
lab6_dom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d510  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  0800d710  0800d710  0001d710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd04  0800dd04  0002022c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd04  0800dd04  0001dd04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd0c  0800dd0c  0002022c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd0c  0800dd0c  0001dd0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dd10  0800dd10  0001dd10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  0800dd14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a4  2000022c  0800df40  0002022c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  0800df40  000208d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d8b7  00000000  00000000  0002025a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ff5  00000000  00000000  0003db11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  00041b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014a8  00000000  00000000  00043150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c533  00000000  00000000  000445f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aed6  00000000  00000000  00070b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001065cf  00000000  00000000  0008ba01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cc  00000000  00000000  00191fd0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000727c  00000000  00000000  0019209c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000022c 	.word	0x2000022c
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d6f8 	.word	0x0800d6f8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000230 	.word	0x20000230
 800023c:	0800d6f8 	.word	0x0800d6f8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <software_delay>:
/**
* Software busy delay
* @param[in] tick Number of ticks to wait
*/
static void software_delay(uint32_t tick)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
	uint32_t delay;
	while(tick-->0)
 80009d8:	e00c      	b.n	80009f4 <software_delay+0x24>
	{
		for(delay=5; delay>0; delay--){
 80009da:	2305      	movs	r3, #5
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	e006      	b.n	80009ee <software_delay+0x1e>
			asm("nop");
 80009e0:	bf00      	nop
			asm("nop");
 80009e2:	bf00      	nop
			asm("nop");
 80009e4:	bf00      	nop
			asm("nop");
 80009e6:	bf00      	nop
		for(delay=5; delay>0; delay--){
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	3b01      	subs	r3, #1
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d1f5      	bne.n	80009e0 <software_delay+0x10>
	while(tick-->0)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	1e5a      	subs	r2, r3, #1
 80009f8:	607a      	str	r2, [r7, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1ed      	bne.n	80009da <software_delay+0xa>
		}
	}
}
 80009fe:	bf00      	nop
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr

08000a0c <LCD_init>:
/**
* Initialization of LCD display in 4 bits mode
* @details Before use initialize GPIOs
*/
void LCD_init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08c      	sub	sp, #48	; 0x30
 8000a10:	af00      	add	r7, sp, #0
	software_delay(1000000);
 8000a12:	4849      	ldr	r0, [pc, #292]	; (8000b38 <LCD_init+0x12c>)
 8000a14:	f7ff ffdc 	bl	80009d0 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(1000000);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2003      	movs	r0, #3
 8000a1e:	f000 f89d 	bl	8000b5c <LCD_send_4bits>
 8000a22:	4845      	ldr	r0, [pc, #276]	; (8000b38 <LCD_init+0x12c>)
 8000a24:	f7ff ffd4 	bl	80009d0 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(1000000);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	2003      	movs	r0, #3
 8000a2e:	f000 f895 	bl	8000b5c <LCD_send_4bits>
 8000a32:	4841      	ldr	r0, [pc, #260]	; (8000b38 <LCD_init+0x12c>)
 8000a34:	f7ff ffcc 	bl	80009d0 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(400000);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2003      	movs	r0, #3
 8000a3e:	f000 f88d 	bl	8000b5c <LCD_send_4bits>
 8000a42:	483e      	ldr	r0, [pc, #248]	; (8000b3c <LCD_init+0x130>)
 8000a44:	f7ff ffc4 	bl	80009d0 <software_delay>
	//Set 4-bit
	LCD_send_4bits(0x02,0,0);	software_delay(400000);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	2002      	movs	r0, #2
 8000a4e:	f000 f885 	bl	8000b5c <LCD_send_4bits>
 8000a52:	483a      	ldr	r0, [pc, #232]	; (8000b3c <LCD_init+0x130>)
 8000a54:	f7ff ffbc 	bl	80009d0 <software_delay>

	//Function SET
	LCD_write_command(LCD_FUNCTION_INSTRUCTION | LCD_FUNCTION_DL_4BIT | LCD_FUNCTION_LINE_NUMBER_2 | LCD_FUNCTION_FONT_5x8); software_delay(50000);
 8000a58:	2028      	movs	r0, #40	; 0x28
 8000a5a:	f000 f916 	bl	8000c8a <LCD_write_command>
 8000a5e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a62:	f7ff ffb5 	bl	80009d0 <software_delay>
	//Display on
	LCD_write_command(LCD_DISPLAY_INSTRUCTION | LCD_DISPLAY_ON | LCD_DISPLAY_CURSOR_OFF | LCD_DISPLAY_BLINK_OFF);software_delay(100000);
 8000a66:	200c      	movs	r0, #12
 8000a68:	f000 f90f 	bl	8000c8a <LCD_write_command>
 8000a6c:	4834      	ldr	r0, [pc, #208]	; (8000b40 <LCD_init+0x134>)
 8000a6e:	f7ff ffaf 	bl	80009d0 <software_delay>
	//Display clear
	LCD_write_command(LCD_CLEAR_INSTRUCTION);software_delay(100000);
 8000a72:	2001      	movs	r0, #1
 8000a74:	f000 f909 	bl	8000c8a <LCD_write_command>
 8000a78:	4831      	ldr	r0, [pc, #196]	; (8000b40 <LCD_init+0x134>)
 8000a7a:	f7ff ffa9 	bl	80009d0 <software_delay>
	//Entry mode
	LCD_write_command(LCD_ENTRY_MODE_INSTRUCTION | LCD_ENTRY_MODE_INCREMENT | LCD_ENTRY_MODE_SHIFT_DISPLAY_OFF);software_delay(100000);
 8000a7e:	2006      	movs	r0, #6
 8000a80:	f000 f903 	bl	8000c8a <LCD_write_command>
 8000a84:	482e      	ldr	r0, [pc, #184]	; (8000b40 <LCD_init+0x134>)
 8000a86:	f7ff ffa3 	bl	80009d0 <software_delay>
	//Init end

	//Return home
	LCD_write_command(LCD_HOME_INSTRUCTION);	software_delay(100000);
 8000a8a:	2002      	movs	r0, #2
 8000a8c:	f000 f8fd 	bl	8000c8a <LCD_write_command>
 8000a90:	482b      	ldr	r0, [pc, #172]	; (8000b40 <LCD_init+0x134>)
 8000a92:	f7ff ff9d 	bl	80009d0 <software_delay>
	
	uint8_t custom_char1[] = LCD_CUSTOM_CHAR_ARROW_UP_PATERN;
 8000a96:	4a2b      	ldr	r2, [pc, #172]	; (8000b44 <LCD_init+0x138>)
 8000a98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aa0:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char1, 0);
 8000aa4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 f98f 	bl	8000dce <LCD_create_custom_character>
	uint8_t custom_char2[] = LCD_CUSTOM_CHAR_ARROW_DOWN_PATERN;
 8000ab0:	4a25      	ldr	r2, [pc, #148]	; (8000b48 <LCD_init+0x13c>)
 8000ab2:	f107 0320 	add.w	r3, r7, #32
 8000ab6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aba:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char2, 1);
 8000abe:	f107 0320 	add.w	r3, r7, #32
 8000ac2:	2101      	movs	r1, #1
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f000 f982 	bl	8000dce <LCD_create_custom_character>
	uint8_t custom_char3[] = LCD_CUSTOM_CHAR_ARROW_OUT_PATERN;
 8000aca:	4a20      	ldr	r2, [pc, #128]	; (8000b4c <LCD_init+0x140>)
 8000acc:	f107 0318 	add.w	r3, r7, #24
 8000ad0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ad4:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char3, 2);
 8000ad8:	f107 0318 	add.w	r3, r7, #24
 8000adc:	2102      	movs	r1, #2
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f000 f975 	bl	8000dce <LCD_create_custom_character>
	uint8_t custom_char4[] = LCD_CUSTOM_CHAR_ARROW_INTO_PATERN;
 8000ae4:	4a1a      	ldr	r2, [pc, #104]	; (8000b50 <LCD_init+0x144>)
 8000ae6:	f107 0310 	add.w	r3, r7, #16
 8000aea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aee:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char4, 3);
 8000af2:	f107 0310 	add.w	r3, r7, #16
 8000af6:	2103      	movs	r1, #3
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 f968 	bl	8000dce <LCD_create_custom_character>
	uint8_t custom_char5[] = LCD_CUSTOM_CHAR_ARROW_ENTER_PATERN;
 8000afe:	4a15      	ldr	r2, [pc, #84]	; (8000b54 <LCD_init+0x148>)
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b08:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char5, 4);
 8000b0c:	f107 0308 	add.w	r3, r7, #8
 8000b10:	2104      	movs	r1, #4
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 f95b 	bl	8000dce <LCD_create_custom_character>
	uint8_t custom_char6[] = LCD_CUSTOM_CHAR_ARROW_PLUS_MINUS_PATERN;
 8000b18:	4a0f      	ldr	r2, [pc, #60]	; (8000b58 <LCD_init+0x14c>)
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b20:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char6, 5);
 8000b24:	463b      	mov	r3, r7
 8000b26:	2105      	movs	r1, #5
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f000 f950 	bl	8000dce <LCD_create_custom_character>


}
 8000b2e:	bf00      	nop
 8000b30:	3730      	adds	r7, #48	; 0x30
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	000f4240 	.word	0x000f4240
 8000b3c:	00061a80 	.word	0x00061a80
 8000b40:	000186a0 	.word	0x000186a0
 8000b44:	0800d710 	.word	0x0800d710
 8000b48:	0800d718 	.word	0x0800d718
 8000b4c:	0800d720 	.word	0x0800d720
 8000b50:	0800d728 	.word	0x0800d728
 8000b54:	0800d730 	.word	0x0800d730
 8000b58:	0800d738 	.word	0x0800d738

08000b5c <LCD_send_4bits>:


void LCD_send_4bits(uint8_t data_to_send, char RS, char RW)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
 8000b66:	460b      	mov	r3, r1
 8000b68:	71bb      	strb	r3, [r7, #6]
 8000b6a:	4613      	mov	r3, r2
 8000b6c:	717b      	strb	r3, [r7, #5]
	LCD_GPIO_SET_VALUE(LCD_GPIO_RS_Pin, RS, LCD_GPIO_RS_Port);
 8000b6e:	79bb      	ldrb	r3, [r7, #6]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d105      	bne.n	8000b80 <LCD_send_4bits+0x24>
 8000b74:	2200      	movs	r2, #0
 8000b76:	2108      	movs	r1, #8
 8000b78:	4834      	ldr	r0, [pc, #208]	; (8000c4c <LCD_send_4bits+0xf0>)
 8000b7a:	f002 ff01 	bl	8003980 <HAL_GPIO_WritePin>
 8000b7e:	e004      	b.n	8000b8a <LCD_send_4bits+0x2e>
 8000b80:	2201      	movs	r2, #1
 8000b82:	2108      	movs	r1, #8
 8000b84:	4831      	ldr	r0, [pc, #196]	; (8000c4c <LCD_send_4bits+0xf0>)
 8000b86:	f002 fefb 	bl	8003980 <HAL_GPIO_WritePin>
	//set RW to LOW (GND) by hardware

	if(data_to_send&(0x01<<0)){LCD_DATABIT_ON(4);}else{LCD_DATABIT_OFF(4);}
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	f003 0301 	and.w	r3, r3, #1
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d005      	beq.n	8000ba0 <LCD_send_4bits+0x44>
 8000b94:	2201      	movs	r2, #1
 8000b96:	2110      	movs	r1, #16
 8000b98:	482d      	ldr	r0, [pc, #180]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000b9a:	f002 fef1 	bl	8003980 <HAL_GPIO_WritePin>
 8000b9e:	e004      	b.n	8000baa <LCD_send_4bits+0x4e>
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2110      	movs	r1, #16
 8000ba4:	482a      	ldr	r0, [pc, #168]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000ba6:	f002 feeb 	bl	8003980 <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<1)){LCD_DATABIT_ON(5);}else{LCD_DATABIT_OFF(5);}
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	f003 0302 	and.w	r3, r3, #2
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d005      	beq.n	8000bc0 <LCD_send_4bits+0x64>
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2120      	movs	r1, #32
 8000bb8:	4825      	ldr	r0, [pc, #148]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000bba:	f002 fee1 	bl	8003980 <HAL_GPIO_WritePin>
 8000bbe:	e004      	b.n	8000bca <LCD_send_4bits+0x6e>
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2120      	movs	r1, #32
 8000bc4:	4822      	ldr	r0, [pc, #136]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000bc6:	f002 fedb 	bl	8003980 <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<2)){LCD_DATABIT_ON(6);}else{LCD_DATABIT_OFF(6);}
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	f003 0304 	and.w	r3, r3, #4
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d005      	beq.n	8000be0 <LCD_send_4bits+0x84>
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	2140      	movs	r1, #64	; 0x40
 8000bd8:	481d      	ldr	r0, [pc, #116]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000bda:	f002 fed1 	bl	8003980 <HAL_GPIO_WritePin>
 8000bde:	e004      	b.n	8000bea <LCD_send_4bits+0x8e>
 8000be0:	2200      	movs	r2, #0
 8000be2:	2140      	movs	r1, #64	; 0x40
 8000be4:	481a      	ldr	r0, [pc, #104]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000be6:	f002 fecb 	bl	8003980 <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<3)){LCD_DATABIT_ON(7);}else{LCD_DATABIT_OFF(7);}
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	f003 0308 	and.w	r3, r3, #8
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d005      	beq.n	8000c00 <LCD_send_4bits+0xa4>
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	4815      	ldr	r0, [pc, #84]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000bfa:	f002 fec1 	bl	8003980 <HAL_GPIO_WritePin>
 8000bfe:	e004      	b.n	8000c0a <LCD_send_4bits+0xae>
 8000c00:	2200      	movs	r2, #0
 8000c02:	2180      	movs	r1, #128	; 0x80
 8000c04:	4812      	ldr	r0, [pc, #72]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000c06:	f002 febb 	bl	8003980 <HAL_GPIO_WritePin>
	software_delay(100);
 8000c0a:	2064      	movs	r0, #100	; 0x64
 8000c0c:	f7ff fee0 	bl	80009d0 <software_delay>
	
	LCD_GPIO_ON(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(100);
 8000c10:	2201      	movs	r2, #1
 8000c12:	2108      	movs	r1, #8
 8000c14:	480e      	ldr	r0, [pc, #56]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000c16:	f002 feb3 	bl	8003980 <HAL_GPIO_WritePin>
 8000c1a:	2064      	movs	r0, #100	; 0x64
 8000c1c:	f7ff fed8 	bl	80009d0 <software_delay>
	LCD_GPIO_OFF(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(100);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2108      	movs	r1, #8
 8000c24:	480a      	ldr	r0, [pc, #40]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000c26:	f002 feab 	bl	8003980 <HAL_GPIO_WritePin>
 8000c2a:	2064      	movs	r0, #100	; 0x64
 8000c2c:	f7ff fed0 	bl	80009d0 <software_delay>
	LCD_GPIO_ON(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(1000);
 8000c30:	2201      	movs	r2, #1
 8000c32:	2108      	movs	r1, #8
 8000c34:	4806      	ldr	r0, [pc, #24]	; (8000c50 <LCD_send_4bits+0xf4>)
 8000c36:	f002 fea3 	bl	8003980 <HAL_GPIO_WritePin>
 8000c3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c3e:	f7ff fec7 	bl	80009d0 <software_delay>
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40020c00 	.word	0x40020c00

08000c54 <LCD_send_8bits_twice_4bits>:

void LCD_send_8bits_twice_4bits(uint8_t data, char RS, char RW)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
 8000c5e:	460b      	mov	r3, r1
 8000c60:	71bb      	strb	r3, [r7, #6]
 8000c62:	4613      	mov	r3, r2
 8000c64:	717b      	strb	r3, [r7, #5]
	LCD_send_4bits((data>>4), RS, RW);	//high part
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	091b      	lsrs	r3, r3, #4
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	797a      	ldrb	r2, [r7, #5]
 8000c6e:	79b9      	ldrb	r1, [r7, #6]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff ff73 	bl	8000b5c <LCD_send_4bits>
	LCD_send_4bits(data, RS, RW);		//low part
 8000c76:	797a      	ldrb	r2, [r7, #5]
 8000c78:	79b9      	ldrb	r1, [r7, #6]
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff6d 	bl	8000b5c <LCD_send_4bits>
}
 8000c82:	bf00      	nop
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <LCD_write_command>:

void LCD_write_command(uint8_t command)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	4603      	mov	r3, r0
 8000c92:	71fb      	strb	r3, [r7, #7]
	LCD_send_8bits_twice_4bits(command, 0, 0);
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	2200      	movs	r2, #0
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff ffda 	bl	8000c54 <LCD_send_8bits_twice_4bits>
	software_delay(10000);
 8000ca0:	f242 7010 	movw	r0, #10000	; 0x2710
 8000ca4:	f7ff fe94 	bl	80009d0 <software_delay>
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <LCD_write_data>:

void LCD_write_data(char byte_data)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
	LCD_send_8bits_twice_4bits(byte_data, 1, 0);
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ffc7 	bl	8000c54 <LCD_send_8bits_twice_4bits>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <LCD_write_char>:

void LCD_write_char(char character)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
	if(isprint(character))	LCD_write_data(character);
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	4a07      	ldr	r2, [pc, #28]	; (8000cfc <LCD_write_char+0x2c>)
 8000ce0:	4413      	add	r3, r2
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	f003 0397 	and.w	r3, r3, #151	; 0x97
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d003      	beq.n	8000cf4 <LCD_write_char+0x24>
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff ffde 	bl	8000cb0 <LCD_write_data>
}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	0800d838 	.word	0x0800d838

08000d00 <LCD_write_text>:



void LCD_write_text(char* pText){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	while(*pText!='\0')
 8000d08:	e007      	b.n	8000d1a <LCD_write_text+0x1a>
	{
		LCD_write_char(*pText);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff ffde 	bl	8000cd0 <LCD_write_char>
		pText++;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	3301      	adds	r3, #1
 8000d18:	607b      	str	r3, [r7, #4]
	while(*pText!='\0')
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d1f3      	bne.n	8000d0a <LCD_write_text+0xa>
	}
}
 8000d22:	bf00      	nop
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <LCD_goto_xy>:

void LCD_goto_xy(uint8_t line, uint8_t y)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	460a      	mov	r2, r1
 8000d36:	71fb      	strb	r3, [r7, #7]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	71bb      	strb	r3, [r7, #6]
	switch(line){
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d002      	beq.n	8000d48 <LCD_goto_xy+0x1c>
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d003      	beq.n	8000d4e <LCD_goto_xy+0x22>
 8000d46:	e005      	b.n	8000d54 <LCD_goto_xy+0x28>
		case 0: line=0x00; break;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	71fb      	strb	r3, [r7, #7]
 8000d4c:	e004      	b.n	8000d58 <LCD_goto_xy+0x2c>
		case 1: line=0x40; break;
 8000d4e:	2340      	movs	r3, #64	; 0x40
 8000d50:	71fb      	strb	r3, [r7, #7]
 8000d52:	e001      	b.n	8000d58 <LCD_goto_xy+0x2c>
		default: line=0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	71fb      	strb	r3, [r7, #7]
	}
	LCD_write_command(LCD_DDRAM_ADDRESS | (line+y));
 8000d58:	79fa      	ldrb	r2, [r7, #7]
 8000d5a:	79bb      	ldrb	r3, [r7, #6]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	b25b      	sxtb	r3, r3
 8000d62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d66:	b25b      	sxtb	r3, r3
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ff8d 	bl	8000c8a <LCD_write_command>
}
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <LCD_goto_line>:

void LCD_goto_line(uint8_t line)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
	LCD_goto_xy(line, 0);
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	2100      	movs	r1, #0
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff ffd0 	bl	8000d2c <LCD_goto_xy>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <LCD_printf>:
		LCD_write_text(text_buffer);
	}
}

uint8_t LCD_printf(const char * format, ... )
{
 8000d94:	b40f      	push	{r0, r1, r2, r3}
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b086      	sub	sp, #24
 8000d9a:	af00      	add	r7, sp, #0
	#define LCD_BUFFER_SIZE (LCD_MAXIMUM_LINE_LENGTH+1)
	char text_buffer[LCD_BUFFER_SIZE];
	uint8_t length=0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	75fb      	strb	r3, [r7, #23]
	va_list args;
	va_start (args, format);
 8000da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da4:	603b      	str	r3, [r7, #0]
	length=vsnprintf(text_buffer, LCD_BUFFER_SIZE, format, args);
 8000da6:	1d38      	adds	r0, r7, #4
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	6a3a      	ldr	r2, [r7, #32]
 8000dac:	2111      	movs	r1, #17
 8000dae:	f009 fa6d 	bl	800a28c <vsniprintf>
 8000db2:	4603      	mov	r3, r0
 8000db4:	75fb      	strb	r3, [r7, #23]
	LCD_write_text(text_buffer);
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff ffa1 	bl	8000d00 <LCD_write_text>
	va_end (args);
	return length;
 8000dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3718      	adds	r7, #24
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dca:	b004      	add	sp, #16
 8000dcc:	4770      	bx	lr

08000dce <LCD_create_custom_character>:


void LCD_create_custom_character(uint8_t* pPattern, uint8_t position)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b084      	sub	sp, #16
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	70fb      	strb	r3, [r7, #3]
	LCD_write_command(LCD_CGRAM_ADDRESS | (position*8));
 8000dda:	78fb      	ldrb	r3, [r7, #3]
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	b25b      	sxtb	r3, r3
 8000de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000de6:	b25b      	sxtb	r3, r3
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff ff4d 	bl	8000c8a <LCD_write_command>
	for (uint8_t i=0; i<8; i++)
 8000df0:	2300      	movs	r3, #0
 8000df2:	73fb      	strb	r3, [r7, #15]
 8000df4:	e009      	b.n	8000e0a <LCD_create_custom_character+0x3c>
		LCD_write_data(pPattern[i]);
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff56 	bl	8000cb0 <LCD_write_data>
	for (uint8_t i=0; i<8; i++)
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	3301      	adds	r3, #1
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	2b07      	cmp	r3, #7
 8000e0e:	d9f2      	bls.n	8000df6 <LCD_create_custom_character+0x28>
}
 8000e10:	bf00      	nop
 8000e12:	bf00      	nop
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b084      	sub	sp, #16
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f000 fa4c 	bl	80012c0 <null_ptr_check>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d117      	bne.n	8000e64 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000e34:	6879      	ldr	r1, [r7, #4]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	20d0      	movs	r0, #208	; 0xd0
 8000e3c:	f000 f818 	bl	8000e70 <bmp2_get_regs>
 8000e40:	4603      	mov	r3, r0
 8000e42:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000e44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d10b      	bne.n	8000e64 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b58      	cmp	r3, #88	; 0x58
 8000e52:	d105      	bne.n	8000e60 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f000 fa7e 	bl	8001356 <get_calib_param>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	73fb      	strb	r3, [r7, #15]
 8000e5e:	e001      	b.n	8000e64 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000e60:	23fc      	movs	r3, #252	; 0xfc
 8000e62:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b087      	sub	sp, #28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60b9      	str	r1, [r7, #8]
 8000e78:	607a      	str	r2, [r7, #4]
 8000e7a:	603b      	str	r3, [r7, #0]
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000e80:	6838      	ldr	r0, [r7, #0]
 8000e82:	f000 fa1d 	bl	80012c0 <null_ptr_check>
 8000e86:	4603      	mov	r3, r0
 8000e88:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000e8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d11e      	bne.n	8000ed0 <bmp2_get_regs+0x60>
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d01b      	beq.n	8000ed0 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	785b      	ldrb	r3, [r3, #1]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d103      	bne.n	8000ea8 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
 8000ea2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ea6:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	68dc      	ldr	r4, [r3, #12]
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	7bf8      	ldrb	r0, [r7, #15]
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68b9      	ldr	r1, [r7, #8]
 8000eb6:	47a0      	blx	r4
 8000eb8:	4603      	mov	r3, r0
 8000eba:	461a      	mov	r2, r3
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d004      	beq.n	8000ed4 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8000eca:	23fe      	movs	r3, #254	; 0xfe
 8000ecc:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000ece:	e001      	b.n	8000ed4 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000ed0:	23ff      	movs	r3, #255	; 0xff
 8000ed2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000ed4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	371c      	adds	r7, #28
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd90      	pop	{r4, r7, pc}

08000ee0 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b08b      	sub	sp, #44	; 0x2c
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
 8000eec:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b04      	cmp	r3, #4
 8000ef2:	d901      	bls.n	8000ef8 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8000ef8:	6838      	ldr	r0, [r7, #0]
 8000efa:	f000 f9e1 	bl	80012c0 <null_ptr_check>
 8000efe:	4603      	mov	r3, r0
 8000f00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8000f04:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d150      	bne.n	8000fae <bmp2_set_regs+0xce>
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d04d      	beq.n	8000fae <bmp2_set_regs+0xce>
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d04a      	beq.n	8000fae <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d043      	beq.n	8000fa6 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	785b      	ldrb	r3, [r3, #1]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d114      	bne.n	8000f56 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	77fb      	strb	r3, [r7, #31]
 8000f30:	e00d      	b.n	8000f4e <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8000f32:	7ffb      	ldrb	r3, [r7, #31]
 8000f34:	68fa      	ldr	r2, [r7, #12]
 8000f36:	4413      	add	r3, r2
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	7ffb      	ldrb	r3, [r7, #31]
 8000f3c:	68f9      	ldr	r1, [r7, #12]
 8000f3e:	440b      	add	r3, r1
 8000f40:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000f44:	b2d2      	uxtb	r2, r2
 8000f46:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000f48:	7ffb      	ldrb	r3, [r7, #31]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	77fb      	strb	r3, [r7, #31]
 8000f4e:	7ffb      	ldrb	r3, [r7, #31]
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d8ed      	bhi.n	8000f32 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d90b      	bls.n	8000f74 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8000f5c:	f107 0114 	add.w	r1, r7, #20
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	68f8      	ldr	r0, [r7, #12]
 8000f66:	f000 f9cb 	bl	8001300 <interleave_data>
                temp_len = ((len * 2) - 1);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	623b      	str	r3, [r7, #32]
 8000f72:	e001      	b.n	8000f78 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	691c      	ldr	r4, [r3, #16]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	7818      	ldrb	r0, [r3, #0]
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f107 0114 	add.w	r1, r7, #20
 8000f88:	6a3a      	ldr	r2, [r7, #32]
 8000f8a:	47a0      	blx	r4
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d00b      	beq.n	8000fb6 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8000f9e:	23fe      	movs	r3, #254	; 0xfe
 8000fa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8000fa4:	e007      	b.n	8000fb6 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8000fa6:	23fd      	movs	r3, #253	; 0xfd
 8000fa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8000fac:	e003      	b.n	8000fb6 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000fae:	23ff      	movs	r3, #255	; 0xff
 8000fb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000fb4:	e000      	b.n	8000fb8 <bmp2_set_regs+0xd8>
        if (len > 0)
 8000fb6:	bf00      	nop
    }

    return rslt;
 8000fb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	372c      	adds	r7, #44	; 0x2c
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd90      	pop	{r4, r7, pc}

08000fc4 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 8000fcc:	23e0      	movs	r3, #224	; 0xe0
 8000fce:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8000fd0:	23b6      	movs	r3, #182	; 0xb6
 8000fd2:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8000fd4:	f107 010d 	add.w	r1, r7, #13
 8000fd8:	f107 000e 	add.w	r0, r7, #14
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f7ff ff7e 	bl	8000ee0 <bmp2_set_regs>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8000fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3710      	adds	r7, #16
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000ffe:	2300      	movs	r3, #0
 8001000:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d02d      	beq.n	8001064 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001008:	f107 010c 	add.w	r1, r7, #12
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	2202      	movs	r2, #2
 8001010:	20f4      	movs	r0, #244	; 0xf4
 8001012:	f7ff ff2d 	bl	8000e70 <bmp2_get_regs>
 8001016:	4603      	mov	r3, r0
 8001018:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 800101a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d122      	bne.n	8001068 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001022:	7b3b      	ldrb	r3, [r7, #12]
 8001024:	095b      	lsrs	r3, r3, #5
 8001026:	b2da      	uxtb	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800102c:	7b3b      	ldrb	r3, [r7, #12]
 800102e:	109b      	asrs	r3, r3, #2
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	b2da      	uxtb	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800103c:	7b7b      	ldrb	r3, [r7, #13]
 800103e:	095b      	lsrs	r3, r3, #5
 8001040:	b2da      	uxtb	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001046:	7b7b      	ldrb	r3, [r7, #13]
 8001048:	109b      	asrs	r3, r3, #2
 800104a:	b2db      	uxtb	r3, r3
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	b2da      	uxtb	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001056:	7b7b      	ldrb	r3, [r7, #13]
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	b2da      	uxtb	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	715a      	strb	r2, [r3, #5]
 8001062:	e001      	b.n	8001068 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001064:	23ff      	movs	r3, #255	; 0xff
 8001066:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001068:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 800107e:	683a      	ldr	r2, [r7, #0]
 8001080:	6879      	ldr	r1, [r7, #4]
 8001082:	2000      	movs	r0, #0
 8001084:	f000 fa02 	bl	800148c <conf_sensor>
 8001088:	4603      	mov	r3, r0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b084      	sub	sp, #16
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01b      	beq.n	80010da <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80010a2:	f107 010e 	add.w	r1, r7, #14
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	2201      	movs	r2, #1
 80010aa:	20f3      	movs	r0, #243	; 0xf3
 80010ac:	f7ff fee0 	bl	8000e70 <bmp2_get_regs>
 80010b0:	4603      	mov	r3, r0
 80010b2:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80010b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d110      	bne.n	80010de <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80010bc:	7bbb      	ldrb	r3, [r7, #14]
 80010be:	10db      	asrs	r3, r3, #3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80010cc:	7bbb      	ldrb	r3, [r7, #14]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	705a      	strb	r2, [r3, #1]
 80010d8:	e001      	b.n	80010de <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010da:	23ff      	movs	r3, #255	; 0xff
 80010dc:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80010de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b086      	sub	sp, #24
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4603      	mov	r3, r0
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	68b9      	ldr	r1, [r7, #8]
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f9c4 	bl	800148c <conf_sensor>
 8001104:	4603      	mov	r3, r0
 8001106:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3718      	adds	r7, #24
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800111e:	2300      	movs	r3, #0
 8001120:	613b      	str	r3, [r7, #16]
 8001122:	2300      	movs	r3, #0
 8001124:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d024      	beq.n	8001180 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001136:	f107 0110 	add.w	r1, r7, #16
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	2206      	movs	r2, #6
 800113e:	20f7      	movs	r0, #247	; 0xf7
 8001140:	f7ff fe96 	bl	8000e70 <bmp2_get_regs>
 8001144:	4603      	mov	r3, r0
 8001146:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001148:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d119      	bne.n	8001184 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8001150:	f107 0208 	add.w	r2, r7, #8
 8001154:	f107 0310 	add.w	r3, r7, #16
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f000 fabe 	bl	80016dc <parse_sensor_data>
 8001160:	4603      	mov	r3, r0
 8001162:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001164:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d10b      	bne.n	8001184 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 800116c:	f107 0308 	add.w	r3, r7, #8
 8001170:	683a      	ldr	r2, [r7, #0]
 8001172:	6879      	ldr	r1, [r7, #4]
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f80b 	bl	8001190 <bmp2_compensate_data>
 800117a:	4603      	mov	r3, r0
 800117c:	75fb      	strb	r3, [r7, #23]
 800117e:	e001      	b.n	8001184 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001180:	23ff      	movs	r3, #255	; 0xff
 8001182:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001184:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 f88f 	bl	80012c0 <null_ptr_check>
 80011a2:	4603      	mov	r3, r0
 80011a4:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80011a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d129      	bne.n	8001202 <bmp2_compensate_data+0x72>
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d026      	beq.n	8001202 <bmp2_compensate_data+0x72>
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d023      	beq.n	8001202 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80011ba:	68b9      	ldr	r1, [r7, #8]
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	f04f 0300 	mov.w	r3, #0
 80011c4:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80011c8:	68b9      	ldr	r1, [r7, #8]
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	f04f 0300 	mov.w	r3, #0
 80011d2:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	3308      	adds	r3, #8
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	68f9      	ldr	r1, [r7, #12]
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 fac2 	bl	8001768 <compensate_temperature>
 80011e4:	4603      	mov	r3, r0
 80011e6:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80011e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10a      	bne.n	8001206 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	68f9      	ldr	r1, [r7, #12]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 fb82 	bl	8001900 <compensate_pressure>
 80011fc:	4603      	mov	r3, r0
 80011fe:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8001200:	e001      	b.n	8001206 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001202:	23ff      	movs	r3, #255	; 0xff
 8001204:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001206:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3718      	adds	r7, #24
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001214:	b5b0      	push	{r4, r5, r7, lr}
 8001216:	b092      	sub	sp, #72	; 0x48
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001220:	4b25      	ldr	r3, [pc, #148]	; (80012b8 <bmp2_compute_meas_time+0xa4>)
 8001222:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001226:	461d      	mov	r5, r3
 8001228:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800122a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800122c:	682b      	ldr	r3, [r5, #0]
 800122e:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001230:	4b22      	ldr	r3, [pc, #136]	; (80012bc <bmp2_compute_meas_time+0xa8>)
 8001232:	f107 0410 	add.w	r4, r7, #16
 8001236:	461d      	mov	r5, r3
 8001238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800123a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800123c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001240:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 f83b 	bl	80012c0 <null_ptr_check>
 800124a:	4603      	mov	r3, r0
 800124c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001250:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001254:	2b00      	cmp	r3, #0
 8001256:	d125      	bne.n	80012a4 <bmp2_compute_meas_time+0x90>
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d022      	beq.n	80012a4 <bmp2_compute_meas_time+0x90>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	7e1b      	ldrb	r3, [r3, #24]
 8001262:	2b03      	cmp	r3, #3
 8001264:	d113      	bne.n	800128e <bmp2_compute_meas_time+0x7a>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	78db      	ldrb	r3, [r3, #3]
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001270:	4413      	add	r3, r2
 8001272:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	789b      	ldrb	r3, [r3, #2]
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001280:	440b      	add	r3, r1
 8001282:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8001286:	441a      	add	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800128c:	e00d      	b.n	80012aa <bmp2_compute_meas_time+0x96>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	78db      	ldrb	r3, [r3, #3]
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001298:	4413      	add	r3, r2
 800129a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80012a2:	e002      	b.n	80012aa <bmp2_compute_meas_time+0x96>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012a4:	23ff      	movs	r3, #255	; 0xff
 80012a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 80012aa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3748      	adds	r7, #72	; 0x48
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bdb0      	pop	{r4, r5, r7, pc}
 80012b6:	bf00      	nop
 80012b8:	0800d744 	.word	0x0800d744
 80012bc:	0800d758 	.word	0x0800d758

080012c0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00b      	beq.n	80012e6 <null_ptr_check+0x26>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d007      	beq.n	80012e6 <null_ptr_check+0x26>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	691b      	ldr	r3, [r3, #16]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <null_ptr_check+0x26>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	695b      	ldr	r3, [r3, #20]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d102      	bne.n	80012ec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80012e6:	23ff      	movs	r3, #255	; 0xff
 80012e8:	73fb      	strb	r3, [r7, #15]
 80012ea:	e001      	b.n	80012f0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001300:	b480      	push	{r7}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
 800130c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 800130e:	2301      	movs	r3, #1
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	e015      	b.n	8001340 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001314:	68fa      	ldr	r2, [r7, #12]
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	441a      	add	r2, r3
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	3b01      	subs	r3, #1
 8001320:	68b9      	ldr	r1, [r7, #8]
 8001322:	440b      	add	r3, r1
 8001324:	7812      	ldrb	r2, [r2, #0]
 8001326:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	441a      	add	r2, r3
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	68b9      	ldr	r1, [r7, #8]
 8001334:	440b      	add	r3, r1
 8001336:	7812      	ldrb	r2, [r2, #0]
 8001338:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	3301      	adds	r3, #1
 800133e:	617b      	str	r3, [r7, #20]
 8001340:	697a      	ldr	r2, [r7, #20]
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	429a      	cmp	r2, r3
 8001346:	d3e5      	bcc.n	8001314 <interleave_data+0x14>
    }
}
 8001348:	bf00      	nop
 800134a:	bf00      	nop
 800134c:	371c      	adds	r7, #28
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b08a      	sub	sp, #40	; 0x28
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	f107 0310 	add.w	r3, r7, #16
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]
 8001372:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001374:	f107 010c 	add.w	r1, r7, #12
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2219      	movs	r2, #25
 800137c:	2088      	movs	r0, #136	; 0x88
 800137e:	f7ff fd77 	bl	8000e70 <bmp2_get_regs>
 8001382:	4603      	mov	r3, r0
 8001384:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 8001388:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800138c:	2b00      	cmp	r3, #0
 800138e:	d177      	bne.n	8001480 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001390:	7b7b      	ldrb	r3, [r7, #13]
 8001392:	021b      	lsls	r3, r3, #8
 8001394:	b21a      	sxth	r2, r3
 8001396:	7b3b      	ldrb	r3, [r7, #12]
 8001398:	b21b      	sxth	r3, r3
 800139a:	4313      	orrs	r3, r2
 800139c:	b21b      	sxth	r3, r3
 800139e:	b29a      	uxth	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80013a4:	7bfb      	ldrb	r3, [r7, #15]
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	4313      	orrs	r3, r2
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80013b6:	7c7b      	ldrb	r3, [r7, #17]
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	b21a      	sxth	r2, r3
 80013bc:	7c3b      	ldrb	r3, [r7, #16]
 80013be:	b21b      	sxth	r3, r3
 80013c0:	4313      	orrs	r3, r2
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80013c8:	7cfb      	ldrb	r3, [r7, #19]
 80013ca:	021b      	lsls	r3, r3, #8
 80013cc:	b21a      	sxth	r2, r3
 80013ce:	7cbb      	ldrb	r3, [r7, #18]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	4313      	orrs	r3, r2
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80013dc:	7d7b      	ldrb	r3, [r7, #21]
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b21a      	sxth	r2, r3
 80013e2:	7d3b      	ldrb	r3, [r7, #20]
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	4313      	orrs	r3, r2
 80013e8:	b21a      	sxth	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80013ee:	7dfb      	ldrb	r3, [r7, #23]
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	b21a      	sxth	r2, r3
 80013f4:	7dbb      	ldrb	r3, [r7, #22]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	4313      	orrs	r3, r2
 80013fa:	b21a      	sxth	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001400:	7e7b      	ldrb	r3, [r7, #25]
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	b21a      	sxth	r2, r3
 8001406:	7e3b      	ldrb	r3, [r7, #24]
 8001408:	b21b      	sxth	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b21a      	sxth	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001412:	7efb      	ldrb	r3, [r7, #27]
 8001414:	021b      	lsls	r3, r3, #8
 8001416:	b21a      	sxth	r2, r3
 8001418:	7ebb      	ldrb	r3, [r7, #26]
 800141a:	b21b      	sxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b21a      	sxth	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001424:	7f7b      	ldrb	r3, [r7, #29]
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	7f3b      	ldrb	r3, [r7, #28]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	b21a      	sxth	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001436:	7ffb      	ldrb	r3, [r7, #31]
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	b21a      	sxth	r2, r3
 800143c:	7fbb      	ldrb	r3, [r7, #30]
 800143e:	b21b      	sxth	r3, r3
 8001440:	4313      	orrs	r3, r2
 8001442:	b21a      	sxth	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001448:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	b21a      	sxth	r2, r3
 8001450:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001454:	b21b      	sxth	r3, r3
 8001456:	4313      	orrs	r3, r2
 8001458:	b21a      	sxth	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 800145e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001462:	021b      	lsls	r3, r3, #8
 8001464:	b21a      	sxth	r2, r3
 8001466:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800146a:	b21b      	sxth	r3, r3
 800146c:	4313      	orrs	r3, r2
 800146e:	b21a      	sxth	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001474:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001478:	b25a      	sxtb	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 8001480:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001484:	4618      	mov	r0, r3
 8001486:	3728      	adds	r7, #40	; 0x28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
 8001498:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800149a:	2300      	movs	r3, #0
 800149c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 800149e:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 80014a2:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d074      	beq.n	8001594 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80014aa:	f107 0114 	add.w	r1, r7, #20
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2202      	movs	r2, #2
 80014b2:	20f4      	movs	r0, #244	; 0xf4
 80014b4:	f7ff fcdc 	bl	8000e70 <bmp2_get_regs>
 80014b8:	4603      	mov	r3, r0
 80014ba:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80014bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d169      	bne.n	8001598 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff fd7d 	bl	8000fc4 <bmp2_soft_reset>
 80014ca:	4603      	mov	r3, r0
 80014cc:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80014ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d160      	bne.n	8001598 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 f861 	bl	80015a4 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80014e2:	7d7b      	ldrb	r3, [r7, #21]
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	f003 031f 	and.w	r3, r3, #31
 80014ea:	b25a      	sxtb	r2, r3
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	789b      	ldrb	r3, [r3, #2]
 80014f0:	015b      	lsls	r3, r3, #5
 80014f2:	b25b      	sxtb	r3, r3
 80014f4:	4313      	orrs	r3, r2
 80014f6:	b25b      	sxtb	r3, r3
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80014fc:	7d7b      	ldrb	r3, [r7, #21]
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	f023 031c 	bic.w	r3, r3, #28
 8001504:	b25a      	sxtb	r2, r3
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	791b      	ldrb	r3, [r3, #4]
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	b25b      	sxtb	r3, r3
 800150e:	f003 031c 	and.w	r3, r3, #28
 8001512:	b25b      	sxtb	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	b25b      	sxtb	r3, r3
 8001518:	b2db      	uxtb	r3, r3
 800151a:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 800151c:	7d7b      	ldrb	r3, [r7, #21]
 800151e:	b25b      	sxtb	r3, r3
 8001520:	f023 0301 	bic.w	r3, r3, #1
 8001524:	b25a      	sxtb	r2, r3
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	795b      	ldrb	r3, [r3, #5]
 800152a:	b25b      	sxtb	r3, r3
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	b25b      	sxtb	r3, r3
 8001532:	4313      	orrs	r3, r2
 8001534:	b25b      	sxtb	r3, r3
 8001536:	b2db      	uxtb	r3, r3
 8001538:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800153a:	f107 0114 	add.w	r1, r7, #20
 800153e:	f107 0010 	add.w	r0, r7, #16
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2202      	movs	r2, #2
 8001546:	f7ff fccb 	bl	8000ee0 <bmp2_set_regs>
 800154a:	4603      	mov	r3, r0
 800154c:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800154e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d120      	bne.n	8001598 <conf_sensor+0x10c>
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d01d      	beq.n	8001598 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7bfa      	ldrb	r2, [r7, #15]
 8001560:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001562:	7d3b      	ldrb	r3, [r7, #20]
 8001564:	b25b      	sxtb	r3, r3
 8001566:	f023 0303 	bic.w	r3, r3, #3
 800156a:	b25a      	sxtb	r2, r3
 800156c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001570:	f003 0303 	and.w	r3, r3, #3
 8001574:	b25b      	sxtb	r3, r3
 8001576:	4313      	orrs	r3, r2
 8001578:	b25b      	sxtb	r3, r3
 800157a:	b2db      	uxtb	r3, r3
 800157c:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800157e:	f107 0114 	add.w	r1, r7, #20
 8001582:	f107 0010 	add.w	r0, r7, #16
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2201      	movs	r2, #1
 800158a:	f7ff fca9 	bl	8000ee0 <bmp2_set_regs>
 800158e:	4603      	mov	r3, r0
 8001590:	75fb      	strb	r3, [r7, #23]
 8001592:	e001      	b.n	8001598 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001594:	23ff      	movs	r3, #255	; 0xff
 8001596:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001598:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	78db      	ldrb	r3, [r3, #3]
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	f200 808b 	bhi.w	80016ce <set_os_mode+0x12a>
 80015b8:	a201      	add	r2, pc, #4	; (adr r2, 80015c0 <set_os_mode+0x1c>)
 80015ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015be:	bf00      	nop
 80015c0:	080015d5 	.word	0x080015d5
 80015c4:	08001607 	.word	0x08001607
 80015c8:	08001639 	.word	0x08001639
 80015cc:	0800166b 	.word	0x0800166b
 80015d0:	0800169d 	.word	0x0800169d
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	b25b      	sxtb	r3, r3
 80015da:	f003 031f 	and.w	r3, r3, #31
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	f043 0320 	orr.w	r3, r3, #32
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	f023 031c 	bic.w	r3, r3, #28
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	f043 0304 	orr.w	r3, r3, #4
 80015fc:	b25b      	sxtb	r3, r3
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	701a      	strb	r2, [r3, #0]
            break;
 8001604:	e064      	b.n	80016d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	b25b      	sxtb	r3, r3
 800160c:	f003 031f 	and.w	r3, r3, #31
 8001610:	b25b      	sxtb	r3, r3
 8001612:	f043 0320 	orr.w	r3, r3, #32
 8001616:	b25b      	sxtb	r3, r3
 8001618:	b2da      	uxtb	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	b25b      	sxtb	r3, r3
 8001624:	f023 031c 	bic.w	r3, r3, #28
 8001628:	b25b      	sxtb	r3, r3
 800162a:	f043 0308 	orr.w	r3, r3, #8
 800162e:	b25b      	sxtb	r3, r3
 8001630:	b2da      	uxtb	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	701a      	strb	r2, [r3, #0]
            break;
 8001636:	e04b      	b.n	80016d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b25b      	sxtb	r3, r3
 800163e:	f003 031f 	and.w	r3, r3, #31
 8001642:	b25b      	sxtb	r3, r3
 8001644:	f043 0320 	orr.w	r3, r3, #32
 8001648:	b25b      	sxtb	r3, r3
 800164a:	b2da      	uxtb	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	b25b      	sxtb	r3, r3
 8001656:	f023 031c 	bic.w	r3, r3, #28
 800165a:	b25b      	sxtb	r3, r3
 800165c:	f043 030c 	orr.w	r3, r3, #12
 8001660:	b25b      	sxtb	r3, r3
 8001662:	b2da      	uxtb	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	701a      	strb	r2, [r3, #0]
            break;
 8001668:	e032      	b.n	80016d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	b25b      	sxtb	r3, r3
 8001670:	f003 031f 	and.w	r3, r3, #31
 8001674:	b25b      	sxtb	r3, r3
 8001676:	f043 0320 	orr.w	r3, r3, #32
 800167a:	b25b      	sxtb	r3, r3
 800167c:	b2da      	uxtb	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	b25b      	sxtb	r3, r3
 8001688:	f023 031c 	bic.w	r3, r3, #28
 800168c:	b25b      	sxtb	r3, r3
 800168e:	f043 0310 	orr.w	r3, r3, #16
 8001692:	b25b      	sxtb	r3, r3
 8001694:	b2da      	uxtb	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	701a      	strb	r2, [r3, #0]
            break;
 800169a:	e019      	b.n	80016d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	b25b      	sxtb	r3, r3
 80016a2:	f003 031f 	and.w	r3, r3, #31
 80016a6:	b25b      	sxtb	r3, r3
 80016a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	f023 031c 	bic.w	r3, r3, #28
 80016be:	b25b      	sxtb	r3, r3
 80016c0:	f043 0314 	orr.w	r3, r3, #20
 80016c4:	b25b      	sxtb	r3, r3
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	701a      	strb	r2, [r3, #0]
            break;
 80016cc:	e000      	b.n	80016d0 <set_os_mode+0x12c>
        default:
            break;
 80016ce:	bf00      	nop
    }
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	031b      	lsls	r3, r3, #12
 80016ec:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3301      	adds	r3, #1
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	011b      	lsls	r3, r3, #4
 80016f6:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	3302      	adds	r3, #2
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	091b      	lsrs	r3, r3, #4
 8001700:	b2db      	uxtb	r3, r3
 8001702:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	431a      	orrs	r2, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	431a      	orrs	r2, r3
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	3303      	adds	r3, #3
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	031b      	lsls	r3, r3, #12
 800171a:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3304      	adds	r3, #4
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	011b      	lsls	r3, r3, #4
 8001724:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3305      	adds	r3, #5
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	091b      	lsrs	r3, r3, #4
 800172e:	b2db      	uxtb	r3, r3
 8001730:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	431a      	orrs	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4313      	orrs	r3, r2
 800173c:	461a      	mov	r2, r3
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4619      	mov	r1, r3
 800174c:	4610      	mov	r0, r2
 800174e:	f000 fa33 	bl	8001bb8 <st_check_boundaries>
 8001752:	4603      	mov	r3, r0
 8001754:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001756:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	0000      	movs	r0, r0
 8001764:	0000      	movs	r0, r0
	...

08001768 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001768:	b480      	push	{r7}
 800176a:	b08d      	sub	sp, #52	; 0x34
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001774:	2300      	movs	r3, #0
 8001776:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	ee07 3a90 	vmov	s15, r3
 8001782:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001786:	ed9f 5b4e 	vldr	d5, [pc, #312]	; 80018c0 <compensate_temperature+0x158>
 800178a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	8b9b      	ldrh	r3, [r3, #28]
 8001792:	ee07 3a90 	vmov	s15, r3
 8001796:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800179a:	ed9f 4b4b 	vldr	d4, [pc, #300]	; 80018c8 <compensate_temperature+0x160>
 800179e:	ee85 7b04 	vdiv.f64	d7, d5, d4
 80017a2:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80017ac:	ee07 3a90 	vmov	s15, r3
 80017b0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80017b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80017b8:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	ee07 3a90 	vmov	s15, r3
 80017c4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80017c8:	ed9f 5b41 	vldr	d5, [pc, #260]	; 80018d0 <compensate_temperature+0x168>
 80017cc:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	8b9b      	ldrh	r3, [r3, #28]
 80017d4:	ee07 3a90 	vmov	s15, r3
 80017d8:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80017dc:	ed9f 4b3e 	vldr	d4, [pc, #248]	; 80018d8 <compensate_temperature+0x170>
 80017e0:	ee85 7b04 	vdiv.f64	d7, d5, d4
 80017e4:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80017f4:	ed9f 4b36 	vldr	d4, [pc, #216]	; 80018d0 <compensate_temperature+0x168>
 80017f8:	ee87 5b04 	vdiv.f64	d5, d7, d4
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	8b9b      	ldrh	r3, [r3, #28]
 8001800:	ee07 3a90 	vmov	s15, r3
 8001804:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 8001808:	ed9f 3b33 	vldr	d3, [pc, #204]	; 80018d8 <compensate_temperature+0x170>
 800180c:	ee84 7b03 	vdiv.f64	d7, d4, d3
 8001810:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001814:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 8001826:	ee26 7b07 	vmul.f64	d7, d6, d7
 800182a:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 800182e:	ed97 6b06 	vldr	d6, [r7, #24]
 8001832:	ed97 7b04 	vldr	d7, [r7, #16]
 8001836:	ee36 7b07 	vadd.f64	d7, d6, d7
 800183a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800183e:	ee17 2a90 	vmov	r2, s15
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 8001846:	ed97 6b06 	vldr	d6, [r7, #24]
 800184a:	ed97 7b04 	vldr	d7, [r7, #16]
 800184e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001852:	ed9f 5b23 	vldr	d5, [pc, #140]	; 80018e0 <compensate_temperature+0x178>
 8001856:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800185a:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 800185e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001862:	ed9f 6b21 	vldr	d6, [pc, #132]	; 80018e8 <compensate_temperature+0x180>
 8001866:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800186a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186e:	d507      	bpl.n	8001880 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <compensate_temperature+0x190>)
 8001876:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 800187a:	2301      	movs	r3, #1
 800187c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001880:	ed97 7b08 	vldr	d7, [r7, #32]
 8001884:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 80018f0 <compensate_temperature+0x188>
 8001888:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800188c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001890:	dd07      	ble.n	80018a2 <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	4b19      	ldr	r3, [pc, #100]	; (80018fc <compensate_temperature+0x194>)
 8001898:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 800189c:	2302      	movs	r3, #2
 800189e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 80018a2:	68f9      	ldr	r1, [r7, #12]
 80018a4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018a8:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 80018ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3734      	adds	r7, #52	; 0x34
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	f3af 8000 	nop.w
 80018c0:	00000000 	.word	0x00000000
 80018c4:	40d00000 	.word	0x40d00000
 80018c8:	00000000 	.word	0x00000000
 80018cc:	40900000 	.word	0x40900000
 80018d0:	00000000 	.word	0x00000000
 80018d4:	41000000 	.word	0x41000000
 80018d8:	00000000 	.word	0x00000000
 80018dc:	40c00000 	.word	0x40c00000
 80018e0:	00000000 	.word	0x00000000
 80018e4:	40b40000 	.word	0x40b40000
 80018e8:	00000000 	.word	0x00000000
 80018ec:	c0440000 	.word	0xc0440000
 80018f0:	00000000 	.word	0x00000000
 80018f4:	40554000 	.word	0x40554000
 80018f8:	c0440000 	.word	0xc0440000
 80018fc:	40554000 	.word	0x40554000

08001900 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001900:	b480      	push	{r7}
 8001902:	b08d      	sub	sp, #52	; 0x34
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 800190c:	2300      	movs	r3, #0
 800190e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001922:	ee07 3a90 	vmov	s15, r3
 8001926:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800192a:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800192e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001932:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 8001b68 <compensate_pressure+0x268>
 8001936:	ee37 7b46 	vsub.f64	d7, d7, d6
 800193a:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 800193e:	ed97 7b06 	vldr	d7, [r7, #24]
 8001942:	ee27 6b07 	vmul.f64	d6, d7, d7
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 800194c:	ee07 3a90 	vmov	s15, r3
 8001950:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001954:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001958:	ed9f 5b85 	vldr	d5, [pc, #532]	; 8001b70 <compensate_pressure+0x270>
 800195c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001960:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 800196a:	ee07 3a90 	vmov	s15, r3
 800196e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001972:	ed97 7b06 	vldr	d7, [r7, #24]
 8001976:	ee26 7b07 	vmul.f64	d7, d6, d7
 800197a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800197e:	ed97 6b04 	vldr	d6, [r7, #16]
 8001982:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001986:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 800198a:	ed97 7b04 	vldr	d7, [r7, #16]
 800198e:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001992:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80019a4:	ed9f 5b74 	vldr	d5, [pc, #464]	; 8001b78 <compensate_pressure+0x278>
 80019a8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80019ac:	ee36 7b07 	vadd.f64	d7, d6, d7
 80019b0:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80019ba:	ee07 3a90 	vmov	s15, r3
 80019be:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80019c2:	ed97 7b06 	vldr	d7, [r7, #24]
 80019c6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80019ca:	ed97 7b06 	vldr	d7, [r7, #24]
 80019ce:	ee26 7b07 	vmul.f64	d7, d6, d7
 80019d2:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 8001b80 <compensate_pressure+0x280>
 80019d6:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80019e0:	ee07 3a90 	vmov	s15, r3
 80019e4:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80019e8:	ed97 7b06 	vldr	d7, [r7, #24]
 80019ec:	ee25 7b07 	vmul.f64	d7, d5, d7
 80019f0:	ee36 6b07 	vadd.f64	d6, d6, d7
 80019f4:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8001b80 <compensate_pressure+0x280>
 80019f8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80019fc:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001a00:	ed97 6b06 	vldr	d6, [r7, #24]
 8001a04:	ed9f 5b5a 	vldr	d5, [pc, #360]	; 8001b70 <compensate_pressure+0x270>
 8001a08:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a0c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001a10:	ee37 6b06 	vadd.f64	d6, d7, d6
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001a20:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001a24:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001a28:	ed97 7b06 	vldr	d7, [r7, #24]
 8001a2c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a34:	d407      	bmi.n	8001a46 <compensate_pressure+0x146>
 8001a36:	ed97 7b06 	vldr	d7, [r7, #24]
 8001a3a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a42:	f340 8086 	ble.w	8001b52 <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	ee07 3a90 	vmov	s15, r3
 8001a4e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001a52:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8001b88 <compensate_pressure+0x288>
 8001a56:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001a5a:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001a5e:	ed97 6b04 	vldr	d6, [r7, #16]
 8001a62:	ed9f 5b4b 	vldr	d5, [pc, #300]	; 8001b90 <compensate_pressure+0x290>
 8001a66:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a6a:	ed97 6b08 	vldr	d6, [r7, #32]
 8001a6e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001a72:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8001b98 <compensate_pressure+0x298>
 8001a76:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001a7a:	ed97 6b06 	vldr	d6, [r7, #24]
 8001a7e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001a82:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8001a8c:	ee07 3a90 	vmov	s15, r3
 8001a90:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a94:	ed97 7b08 	vldr	d7, [r7, #32]
 8001a98:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001a9c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001aa0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001aa4:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8001ba0 <compensate_pressure+0x2a0>
 8001aa8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001aac:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001ab6:	ee07 3a90 	vmov	s15, r3
 8001aba:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001abe:	ed97 7b08 	vldr	d7, [r7, #32]
 8001ac2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001ac6:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8001b70 <compensate_pressure+0x270>
 8001aca:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ace:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001ad2:	ed97 6b06 	vldr	d6, [r7, #24]
 8001ad6:	ed97 7b04 	vldr	d7, [r7, #16]
 8001ada:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8001ae4:	ee07 3a90 	vmov	s15, r3
 8001ae8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001aec:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001af0:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 8001af4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001af8:	ed97 6b08 	vldr	d6, [r7, #32]
 8001afc:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001b00:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001b04:	ed97 7b08 	vldr	d7, [r7, #32]
 8001b08:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8001ba8 <compensate_pressure+0x2a8>
 8001b0c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b14:	d507      	bpl.n	8001b26 <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001b16:	a324      	add	r3, pc, #144	; (adr r3, 8001ba8 <compensate_pressure+0x2a8>)
 8001b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001b20:	2303      	movs	r3, #3
 8001b22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001b26:	ed97 7b08 	vldr	d7, [r7, #32]
 8001b2a:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8001bb0 <compensate_pressure+0x2b0>
 8001b2e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b36:	dd07      	ble.n	8001b48 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001b38:	a31d      	add	r3, pc, #116	; (adr r3, 8001bb0 <compensate_pressure+0x2b0>)
 8001b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3e:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001b42:	2304      	movs	r3, #4
 8001b44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8001b48:	68f9      	ldr	r1, [r7, #12]
 8001b4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b4e:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001b52:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3734      	adds	r7, #52	; 0x34
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	f3af 8000 	nop.w
 8001b68:	00000000 	.word	0x00000000
 8001b6c:	40ef4000 	.word	0x40ef4000
 8001b70:	00000000 	.word	0x00000000
 8001b74:	40e00000 	.word	0x40e00000
 8001b78:	00000000 	.word	0x00000000
 8001b7c:	40f00000 	.word	0x40f00000
 8001b80:	00000000 	.word	0x00000000
 8001b84:	41200000 	.word	0x41200000
 8001b88:	00000000 	.word	0x00000000
 8001b8c:	41300000 	.word	0x41300000
 8001b90:	00000000 	.word	0x00000000
 8001b94:	40b00000 	.word	0x40b00000
 8001b98:	00000000 	.word	0x00000000
 8001b9c:	40b86a00 	.word	0x40b86a00
 8001ba0:	00000000 	.word	0x00000000
 8001ba4:	41e00000 	.word	0x41e00000
 8001ba8:	00000000 	.word	0x00000000
 8001bac:	40dd4c00 	.word	0x40dd4c00
 8001bb0:	00000000 	.word	0x00000000
 8001bb4:	40fadb00 	.word	0x40fadb00

08001bb8 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	db03      	blt.n	8001bd4 <st_check_boundaries+0x1c>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <st_check_boundaries+0x88>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	dd09      	ble.n	8001be8 <st_check_boundaries+0x30>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	db06      	blt.n	8001be8 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a18      	ldr	r2, [pc, #96]	; (8001c40 <st_check_boundaries+0x88>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	dc02      	bgt.n	8001be8 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001be2:	23fa      	movs	r3, #250	; 0xfa
 8001be4:	73fb      	strb	r3, [r7, #15]
 8001be6:	e023      	b.n	8001c30 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	db03      	blt.n	8001bf6 <st_check_boundaries+0x3e>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a13      	ldr	r2, [pc, #76]	; (8001c40 <st_check_boundaries+0x88>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	dd09      	ble.n	8001c0a <st_check_boundaries+0x52>
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db06      	blt.n	8001c0a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	4a10      	ldr	r2, [pc, #64]	; (8001c40 <st_check_boundaries+0x88>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	dc02      	bgt.n	8001c0a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001c04:	23fb      	movs	r3, #251	; 0xfb
 8001c06:	73fb      	strb	r3, [r7, #15]
 8001c08:	e012      	b.n	8001c30 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	db03      	blt.n	8001c18 <st_check_boundaries+0x60>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	4a0b      	ldr	r2, [pc, #44]	; (8001c40 <st_check_boundaries+0x88>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	dd09      	ble.n	8001c2c <st_check_boundaries+0x74>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	db03      	blt.n	8001c26 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a07      	ldr	r2, [pc, #28]	; (8001c40 <st_check_boundaries+0x88>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	dd02      	ble.n	8001c2c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001c26:	23f9      	movs	r3, #249	; 0xf9
 8001c28:	73fb      	strb	r3, [r7, #15]
 8001c2a:	e001      	b.n	8001c30 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001c30:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	000ffff0 	.word	0x000ffff0

08001c44 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff f8e4 	bl	8000e1a <bmp2_init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001c56:	f107 0308 	add.w	r3, r7, #8
 8001c5a:	6879      	ldr	r1, [r7, #4]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff f9c9 	bl	8000ff4 <bmp2_get_config>
 8001c62:	4603      	mov	r3, r0
 8001c64:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_OFF;
 8001c66:	2300      	movs	r3, #0
 8001c68:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001c72:	f107 0308 	add.w	r3, r7, #8
 8001c76:	6879      	ldr	r1, [r7, #4]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff f9fb 	bl	8001074 <bmp2_set_config>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001c82:	f107 0308 	add.w	r3, r7, #8
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	2003      	movs	r0, #3
 8001c8c:	f7ff fa2d 	bl	80010ea <bmp2_set_power_mode>
 8001c90:	4603      	mov	r3, r0
 8001c92:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001c94:	f107 0108 	add.w	r1, r7, #8
 8001c98:	f107 0310 	add.w	r3, r7, #16
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff fab8 	bl	8001214 <bmp2_compute_meas_time>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001ca8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b096      	sub	sp, #88	; 0x58
 8001cb8:	af02      	add	r7, sp, #8
 8001cba:	60b9      	str	r1, [r7, #8]
 8001cbc:	607a      	str	r2, [r7, #4]
 8001cbe:	603b      	str	r3, [r7, #0]
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	633b      	str	r3, [r7, #48]	; 0x30
 8001cd4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
 8001ce4:	615a      	str	r2, [r3, #20]
  uint8_t rxarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	f107 0318 	add.w	r3, r7, #24
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]
 8001cfa:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8001d04:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 8001d06:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 8001d0a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001d0e:	4a26      	ldr	r2, [pc, #152]	; (8001da8 <bmp2_spi_read+0xf4>)
 8001d10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001d14:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001d18:	4a24      	ldr	r2, [pc, #144]	; (8001dac <bmp2_spi_read+0xf8>)
 8001d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	4619      	mov	r1, r3
 8001d22:	f001 fe2d 	bl	8003980 <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_TransmitReceive(BMP2_SPI, (uint8_t*)(&txarray), (uint8_t*)(&rxarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	f107 0214 	add.w	r2, r7, #20
 8001d32:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001d36:	2005      	movs	r0, #5
 8001d38:	9000      	str	r0, [sp, #0]
 8001d3a:	481d      	ldr	r0, [pc, #116]	; (8001db0 <bmp2_spi_read+0xfc>)
 8001d3c:	f003 faf7 	bl	800532e <HAL_SPI_TransmitReceive>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001d4c:	e012      	b.n	8001d74 <bmp2_spi_read+0xc0>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 8001d4e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001d52:	4a15      	ldr	r2, [pc, #84]	; (8001da8 <bmp2_spi_read+0xf4>)
 8001d54:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001d58:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001d5c:	4a13      	ldr	r2, [pc, #76]	; (8001dac <bmp2_spi_read+0xf8>)
 8001d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d62:	2201      	movs	r2, #1
 8001d64:	4619      	mov	r1, r3
 8001d66:	f001 fe0b 	bl	8003980 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001d6a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001d6e:	3301      	adds	r3, #1
 8001d70:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001d74:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d9e8      	bls.n	8001d4e <bmp2_spi_read+0x9a>
  }

  if (status != HAL_OK)
 8001d7c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <bmp2_spi_read+0xd6>
  {
    // The BME2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 8001d84:	23ff      	movs	r3, #255	; 0xff
 8001d86:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  /* Copy data content from receive buffer */
  memcpy(reg_data, &rxarray[BMP2_DATA_INDEX], length);
 8001d8a:	f107 0314 	add.w	r3, r7, #20
 8001d8e:	3301      	adds	r3, #1
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	4619      	mov	r1, r3
 8001d94:	68b8      	ldr	r0, [r7, #8]
 8001d96:	f006 fcdd 	bl	8008754 <memcpy>

  return iError;
 8001d9a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3750      	adds	r7, #80	; 0x50
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000004 	.word	0x20000004
 8001dac:	2000000c 	.word	0x2000000c
 8001db0:	200002a0 	.word	0x200002a0

08001db4 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08c      	sub	sp, #48	; 0x30
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60b9      	str	r1, [r7, #8]
 8001dbc:	607a      	str	r2, [r7, #4]
 8001dbe:	603b      	str	r3, [r7, #0]
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
 8001de4:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001dee:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address and data content to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 8001df0:	743b      	strb	r3, [r7, #16]
  memcpy(&txarray[BMP2_DATA_INDEX],       reg_data,  length);
 8001df2:	f107 0310 	add.w	r3, r7, #16
 8001df6:	3301      	adds	r3, #1
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	68b9      	ldr	r1, [r7, #8]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f006 fca9 	bl	8008754 <memcpy>

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 8001e02:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e06:	4a20      	ldr	r2, [pc, #128]	; (8001e88 <bmp2_spi_write+0xd4>)
 8001e08:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001e0c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e10:	4a1e      	ldr	r2, [pc, #120]	; (8001e8c <bmp2_spi_write+0xd8>)
 8001e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e16:	2200      	movs	r2, #0
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f001 fdb1 	bl	8003980 <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_Transmit(BMP2_SPI, (uint8_t*)(&txarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	3301      	adds	r3, #1
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	f107 0110 	add.w	r1, r7, #16
 8001e2a:	2305      	movs	r3, #5
 8001e2c:	4818      	ldr	r0, [pc, #96]	; (8001e90 <bmp2_spi_write+0xdc>)
 8001e2e:	f003 f910 	bl	8005052 <HAL_SPI_Transmit>
 8001e32:	4603      	mov	r3, r0
 8001e34:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001e3e:	e012      	b.n	8001e66 <bmp2_spi_write+0xb2>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 8001e40:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001e44:	4a10      	ldr	r2, [pc, #64]	; (8001e88 <bmp2_spi_write+0xd4>)
 8001e46:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001e4a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001e4e:	4a0f      	ldr	r2, [pc, #60]	; (8001e8c <bmp2_spi_write+0xd8>)
 8001e50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e54:	2201      	movs	r2, #1
 8001e56:	4619      	mov	r1, r3
 8001e58:	f001 fd92 	bl	8003980 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001e5c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001e60:	3301      	adds	r3, #1
 8001e62:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001e66:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d9e8      	bls.n	8001e40 <bmp2_spi_write+0x8c>
  }

  if (status != HAL_OK)
 8001e6e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <bmp2_spi_write+0xc8>
  {
    // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 8001e76:	23ff      	movs	r3, #255	; 0xff
 8001e78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return iError;
 8001e7c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3730      	adds	r7, #48	; 0x30
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000004 	.word	0x20000004
 8001e8c:	2000000c 	.word	0x2000000c
 8001e90:	200002a0 	.word	0x200002a0

08001e94 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a05      	ldr	r2, [pc, #20]	; (8001eb8 <bmp2_delay_us+0x24>)
 8001ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea6:	099b      	lsrs	r3, r3, #6
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f001 f9f5 	bl	8003298 <HAL_Delay>
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	10624dd3 	.word	0x10624dd3

08001ebc <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08c      	sub	sp, #48	; 0x30
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMP2_E_NULL_PTR;
 8001ec4:	23ff      	movs	r3, #255	; 0xff
 8001ec6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    struct bmp2_status status;
    struct bmp2_data comp_data;
    double temp = -1.0;
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	4b19      	ldr	r3, [pc, #100]	; (8001f34 <BMP2_ReadTemperature_degC+0x78>)
 8001ed0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    int8_t try = 10;
 8001ed4:	230a      	movs	r3, #10
 8001ed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    do {
      /* Read sensor status */
      rslt = bmp2_get_status(&status, dev);
 8001eda:	f107 031c 	add.w	r3, r7, #28
 8001ede:	6879      	ldr	r1, [r7, #4]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff f8d6 	bl	8001092 <bmp2_get_status>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      /* Read compensated data */
      rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001eec:	f107 0308 	add.w	r3, r7, #8
 8001ef0:	6879      	ldr	r1, [r7, #4]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff f90e 	bl	8001114 <bmp2_get_sensor_data>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      temp = comp_data.temperature;
 8001efe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f02:	e9c7 2308 	strd	r2, r3, [r7, #32]
      try--;
 8001f06:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001f14:	7f3b      	ldrb	r3, [r7, #28]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <BMP2_ReadTemperature_degC+0x66>
 8001f1a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	dcdb      	bgt.n	8001eda <BMP2_ReadTemperature_degC+0x1e>

    return temp;
 8001f22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f26:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f2a:	eeb0 0b47 	vmov.f64	d0, d7
 8001f2e:	3730      	adds	r7, #48	; 0x30
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	bff00000 	.word	0xbff00000

08001f38 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08c      	sub	sp, #48	; 0x30
 8001f3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	60da      	str	r2, [r3, #12]
 8001f4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f4e:	4b85      	ldr	r3, [pc, #532]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	4a84      	ldr	r2, [pc, #528]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f54:	f043 0310 	orr.w	r3, r3, #16
 8001f58:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5a:	4b82      	ldr	r3, [pc, #520]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	f003 0310 	and.w	r3, r3, #16
 8001f62:	61bb      	str	r3, [r7, #24]
 8001f64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f66:	4b7f      	ldr	r3, [pc, #508]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	4a7e      	ldr	r2, [pc, #504]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f6c:	f043 0304 	orr.w	r3, r3, #4
 8001f70:	6313      	str	r3, [r2, #48]	; 0x30
 8001f72:	4b7c      	ldr	r3, [pc, #496]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	f003 0304 	and.w	r3, r3, #4
 8001f7a:	617b      	str	r3, [r7, #20]
 8001f7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f7e:	4b79      	ldr	r3, [pc, #484]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a78      	ldr	r2, [pc, #480]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b76      	ldr	r3, [pc, #472]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f96:	4b73      	ldr	r3, [pc, #460]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a72      	ldr	r2, [pc, #456]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b70      	ldr	r3, [pc, #448]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fae:	4b6d      	ldr	r3, [pc, #436]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a6c      	ldr	r2, [pc, #432]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fb4:	f043 0302 	orr.w	r3, r3, #2
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b6a      	ldr	r3, [pc, #424]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fc6:	4b67      	ldr	r3, [pc, #412]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	4a66      	ldr	r2, [pc, #408]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fcc:	f043 0308 	orr.w	r3, r3, #8
 8001fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd2:	4b64      	ldr	r3, [pc, #400]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fde:	4b61      	ldr	r3, [pc, #388]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a60      	ldr	r2, [pc, #384]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b5e      	ldr	r3, [pc, #376]	; (8002164 <MX_GPIO_Init+0x22c>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ff2:	603b      	str	r3, [r7, #0]
 8001ff4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_RS_Pin|BMP280_CS1_Pin|BMP280_CS2_Pin, GPIO_PIN_RESET);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f640 0118 	movw	r1, #2072	; 0x818
 8001ffc:	485a      	ldr	r0, [pc, #360]	; (8002168 <MX_GPIO_Init+0x230>)
 8001ffe:	f001 fcbf 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002002:	2200      	movs	r2, #0
 8002004:	f244 0181 	movw	r1, #16513	; 0x4081
 8002008:	4858      	ldr	r0, [pc, #352]	; (800216c <MX_GPIO_Init+0x234>)
 800200a:	f001 fcb9 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800200e:	2200      	movs	r2, #0
 8002010:	2140      	movs	r1, #64	; 0x40
 8002012:	4857      	ldr	r0, [pc, #348]	; (8002170 <MX_GPIO_Init+0x238>)
 8002014:	f001 fcb4 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_Enable_Pin|LCD_DATA4_Pin|LCD_DATA5_Pin|LCD_DATA6_Pin
 8002018:	2200      	movs	r2, #0
 800201a:	21f8      	movs	r1, #248	; 0xf8
 800201c:	4855      	ldr	r0, [pc, #340]	; (8002174 <MX_GPIO_Init+0x23c>)
 800201e:	f001 fcaf 	bl	8003980 <HAL_GPIO_WritePin>
                          |LCD_DATA7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|BMP280_CS1_Pin|BMP280_CS2_Pin;
 8002022:	f640 0318 	movw	r3, #2072	; 0x818
 8002026:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002028:	2301      	movs	r3, #1
 800202a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002030:	2300      	movs	r3, #0
 8002032:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002034:	f107 031c 	add.w	r3, r7, #28
 8002038:	4619      	mov	r1, r3
 800203a:	484b      	ldr	r0, [pc, #300]	; (8002168 <MX_GPIO_Init+0x230>)
 800203c:	f001 faf4 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8002040:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002046:	4b4c      	ldr	r3, [pc, #304]	; (8002178 <MX_GPIO_Init+0x240>)
 8002048:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800204e:	f107 031c 	add.w	r3, r7, #28
 8002052:	4619      	mov	r1, r3
 8002054:	4849      	ldr	r0, [pc, #292]	; (800217c <MX_GPIO_Init+0x244>)
 8002056:	f001 fae7 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800205a:	2332      	movs	r3, #50	; 0x32
 800205c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800206a:	230b      	movs	r3, #11
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	4841      	ldr	r0, [pc, #260]	; (800217c <MX_GPIO_Init+0x244>)
 8002076:	f001 fad7 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800207a:	2386      	movs	r3, #134	; 0x86
 800207c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207e:	2302      	movs	r3, #2
 8002080:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002082:	2300      	movs	r3, #0
 8002084:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002086:	2303      	movs	r3, #3
 8002088:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800208a:	230b      	movs	r3, #11
 800208c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208e:	f107 031c 	add.w	r3, r7, #28
 8002092:	4619      	mov	r1, r3
 8002094:	483a      	ldr	r0, [pc, #232]	; (8002180 <MX_GPIO_Init+0x248>)
 8002096:	f001 fac7 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800209a:	f244 0381 	movw	r3, #16513	; 0x4081
 800209e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a0:	2301      	movs	r3, #1
 80020a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a8:	2300      	movs	r3, #0
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ac:	f107 031c 	add.w	r3, r7, #28
 80020b0:	4619      	mov	r1, r3
 80020b2:	482e      	ldr	r0, [pc, #184]	; (800216c <MX_GPIO_Init+0x234>)
 80020b4:	f001 fab8 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80020b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c6:	2303      	movs	r3, #3
 80020c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020ca:	230b      	movs	r3, #11
 80020cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80020ce:	f107 031c 	add.w	r3, r7, #28
 80020d2:	4619      	mov	r1, r3
 80020d4:	4825      	ldr	r0, [pc, #148]	; (800216c <MX_GPIO_Init+0x234>)
 80020d6:	f001 faa7 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80020da:	2340      	movs	r3, #64	; 0x40
 80020dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020de:	2301      	movs	r3, #1
 80020e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e6:	2300      	movs	r3, #0
 80020e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80020ea:	f107 031c 	add.w	r3, r7, #28
 80020ee:	4619      	mov	r1, r3
 80020f0:	481f      	ldr	r0, [pc, #124]	; (8002170 <MX_GPIO_Init+0x238>)
 80020f2:	f001 fa99 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80020f6:	2380      	movs	r3, #128	; 0x80
 80020f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020fa:	2300      	movs	r3, #0
 80020fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002102:	f107 031c 	add.w	r3, r7, #28
 8002106:	4619      	mov	r1, r3
 8002108:	4819      	ldr	r0, [pc, #100]	; (8002170 <MX_GPIO_Init+0x238>)
 800210a:	f001 fa8d 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LCD_Enable_Pin|LCD_DATA4_Pin|LCD_DATA5_Pin|LCD_DATA6_Pin
 800210e:	23f8      	movs	r3, #248	; 0xf8
 8002110:	61fb      	str	r3, [r7, #28]
                          |LCD_DATA7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002112:	2301      	movs	r3, #1
 8002114:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211a:	2300      	movs	r3, #0
 800211c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800211e:	f107 031c 	add.w	r3, r7, #28
 8002122:	4619      	mov	r1, r3
 8002124:	4813      	ldr	r0, [pc, #76]	; (8002174 <MX_GPIO_Init+0x23c>)
 8002126:	f001 fa7f 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800212a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800212e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002130:	2302      	movs	r3, #2
 8002132:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002138:	2303      	movs	r3, #3
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800213c:	230b      	movs	r3, #11
 800213e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002140:	f107 031c 	add.w	r3, r7, #28
 8002144:	4619      	mov	r1, r3
 8002146:	480a      	ldr	r0, [pc, #40]	; (8002170 <MX_GPIO_Init+0x238>)
 8002148:	f001 fa6e 	bl	8003628 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800214c:	2200      	movs	r2, #0
 800214e:	2100      	movs	r1, #0
 8002150:	2028      	movs	r0, #40	; 0x28
 8002152:	f001 f9a0 	bl	8003496 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002156:	2028      	movs	r0, #40	; 0x28
 8002158:	f001 f9b9 	bl	80034ce <HAL_NVIC_EnableIRQ>

}
 800215c:	bf00      	nop
 800215e:	3730      	adds	r7, #48	; 0x30
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40023800 	.word	0x40023800
 8002168:	40021000 	.word	0x40021000
 800216c:	40020400 	.word	0x40020400
 8002170:	40021800 	.word	0x40021800
 8002174:	40020c00 	.word	0x40020c00
 8002178:	10110000 	.word	0x10110000
 800217c:	40020800 	.word	0x40020800
 8002180:	40020000 	.word	0x40020000

08002184 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08e      	sub	sp, #56	; 0x38
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a2b      	ldr	r2, [pc, #172]	; (8002240 <HAL_UART_RxCpltCallback+0xbc>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d14f      	bne.n	8002236 <HAL_UART_RxCpltCallback+0xb2>
	{
		uint8_t tx_buffer[32];
		float temperature_reference_UART;

		sscanf((char*)&Data[0], "%f", &temperature_reference_UART);
 8002196:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800219a:	461a      	mov	r2, r3
 800219c:	4929      	ldr	r1, [pc, #164]	; (8002244 <HAL_UART_RxCpltCallback+0xc0>)
 800219e:	482a      	ldr	r0, [pc, #168]	; (8002248 <HAL_UART_RxCpltCallback+0xc4>)
 80021a0:	f007 f95a 	bl	8009458 <siscanf>

		if(temperature_reference_UART < 20.0 || temperature_reference_UART > 40.0)
 80021a4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80021a8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80021ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b4:	d408      	bmi.n	80021c8 <HAL_UART_RxCpltCallback+0x44>
 80021b6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80021ba:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800224c <HAL_UART_RxCpltCallback+0xc8>
 80021be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c6:	dd17      	ble.n	80021f8 <HAL_UART_RxCpltCallback+0x74>
		{
			int resp_len = sprintf((char*)tx_buffer, "Wrong temperature!\r\n");
 80021c8:	f107 030c 	add.w	r3, r7, #12
 80021cc:	4920      	ldr	r1, [pc, #128]	; (8002250 <HAL_UART_RxCpltCallback+0xcc>)
 80021ce:	4618      	mov	r0, r3
 80021d0:	f007 f922 	bl	8009418 <siprintf>
 80021d4:	6338      	str	r0, [r7, #48]	; 0x30
			HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 80021d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021d8:	b29a      	uxth	r2, r3
 80021da:	f107 010c 	add.w	r1, r7, #12
 80021de:	230a      	movs	r3, #10
 80021e0:	481c      	ldr	r0, [pc, #112]	; (8002254 <HAL_UART_RxCpltCallback+0xd0>)
 80021e2:	f004 ff39 	bl	8007058 <HAL_UART_Transmit>
			HAL_UART_Receive_IT(&huart3, Data, msg_len);
 80021e6:	4b1c      	ldr	r3, [pc, #112]	; (8002258 <HAL_UART_RxCpltCallback+0xd4>)
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	4916      	ldr	r1, [pc, #88]	; (8002248 <HAL_UART_RxCpltCallback+0xc4>)
 80021ee:	4819      	ldr	r0, [pc, #100]	; (8002254 <HAL_UART_RxCpltCallback+0xd0>)
 80021f0:	f004 ffc5 	bl	800717e <HAL_UART_Receive_IT>
		{
 80021f4:	bf00      	nop
			int resp_len = sprintf((char*)tx_buffer, "Temp Ref: %f\r\n", temperature_reference);
			HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
			HAL_UART_Receive_IT(&huart3, Data, msg_len);
		}
	}
}
 80021f6:	e01e      	b.n	8002236 <HAL_UART_RxCpltCallback+0xb2>
			temperature_reference = temperature_reference_UART;
 80021f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021fa:	4a18      	ldr	r2, [pc, #96]	; (800225c <HAL_UART_RxCpltCallback+0xd8>)
 80021fc:	6013      	str	r3, [r2, #0]
			int resp_len = sprintf((char*)tx_buffer, "Temp Ref: %f\r\n", temperature_reference);
 80021fe:	4b17      	ldr	r3, [pc, #92]	; (800225c <HAL_UART_RxCpltCallback+0xd8>)
 8002200:	edd3 7a00 	vldr	s15, [r3]
 8002204:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002208:	f107 000c 	add.w	r0, r7, #12
 800220c:	ec53 2b17 	vmov	r2, r3, d7
 8002210:	4913      	ldr	r1, [pc, #76]	; (8002260 <HAL_UART_RxCpltCallback+0xdc>)
 8002212:	f007 f901 	bl	8009418 <siprintf>
 8002216:	6378      	str	r0, [r7, #52]	; 0x34
			HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 8002218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800221a:	b29a      	uxth	r2, r3
 800221c:	f107 010c 	add.w	r1, r7, #12
 8002220:	230a      	movs	r3, #10
 8002222:	480c      	ldr	r0, [pc, #48]	; (8002254 <HAL_UART_RxCpltCallback+0xd0>)
 8002224:	f004 ff18 	bl	8007058 <HAL_UART_Transmit>
			HAL_UART_Receive_IT(&huart3, Data, msg_len);
 8002228:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_UART_RxCpltCallback+0xd4>)
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	461a      	mov	r2, r3
 800222e:	4906      	ldr	r1, [pc, #24]	; (8002248 <HAL_UART_RxCpltCallback+0xc4>)
 8002230:	4808      	ldr	r0, [pc, #32]	; (8002254 <HAL_UART_RxCpltCallback+0xd0>)
 8002232:	f004 ffa4 	bl	800717e <HAL_UART_Receive_IT>
}
 8002236:	bf00      	nop
 8002238:	3738      	adds	r7, #56	; 0x38
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40004800 	.word	0x40004800
 8002244:	0800d778 	.word	0x0800d778
 8002248:	2000028c 	.word	0x2000028c
 800224c:	42200000 	.word	0x42200000
 8002250:	0800d77c 	.word	0x0800d77c
 8002254:	20000434 	.word	0x20000434
 8002258:	20000286 	.word	0x20000286
 800225c:	20000294 	.word	0x20000294
 8002260:	0800d794 	.word	0x0800d794
 8002264:	00000000 	.word	0x00000000

08002268 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b0a4      	sub	sp, #144	; 0x90
 800226c:	af02      	add	r7, sp, #8
 800226e:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM2)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002278:	d12f      	bne.n	80022da <HAL_TIM_PeriodElapsedCallback+0x72>
	{
		char str_buffer[100];
		int n;

		float temp_cur = BMP2_ReadTemperature_degC(&hbmp2_1);
 800227a:	4877      	ldr	r0, [pc, #476]	; (8002458 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800227c:	f7ff fe1e 	bl	8001ebc <BMP2_ReadTemperature_degC>
 8002280:	eeb0 7b40 	vmov.f64	d7, d0
 8002284:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002288:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		float temp_ref = temperature_reference;
 800228c:	4b73      	ldr	r3, [pc, #460]	; (800245c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		n = sprintf(str_buffer, "{\"Current Temperature\": %2.02f *C} {\"Reference Temperature\": %2.02f *C}\r\n", temp_cur, temp_ref);
 8002294:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002298:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800229c:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80022a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80022a4:	f107 000c 	add.w	r0, r7, #12
 80022a8:	ed8d 7b00 	vstr	d7, [sp]
 80022ac:	ec53 2b16 	vmov	r2, r3, d6
 80022b0:	496b      	ldr	r1, [pc, #428]	; (8002460 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80022b2:	f007 f8b1 	bl	8009418 <siprintf>
 80022b6:	67f8      	str	r0, [r7, #124]	; 0x7c

		str_buffer[n] = '\n';
 80022b8:	f107 020c 	add.w	r2, r7, #12
 80022bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80022be:	4413      	add	r3, r2
 80022c0:	220a      	movs	r2, #10
 80022c2:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*)str_buffer, n+1, 1000);
 80022c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	3301      	adds	r3, #1
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	f107 010c 	add.w	r1, r7, #12
 80022d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022d4:	4863      	ldr	r0, [pc, #396]	; (8002464 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80022d6:	f004 febf 	bl	8007058 <HAL_UART_Transmit>
	//		LCD_write_text("Temp cur:");
	//		LCD_printf("%2.02f",temp_cur);
	//		LCD_write_text(" C");
	//		LCD_goto_line(2);
	//	}
	if(htim->Instance == TIM7)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a62      	ldr	r2, [pc, #392]	; (8002468 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	f040 80b1 	bne.w	8002448 <HAL_TIM_PeriodElapsedCallback+0x1e0>
	{
		temperature_current = BMP2_ReadTemperature_degC(&hbmp2_1);
 80022e6:	485c      	ldr	r0, [pc, #368]	; (8002458 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80022e8:	f7ff fde8 	bl	8001ebc <BMP2_ReadTemperature_degC>
 80022ec:	eeb0 7b40 	vmov.f64	d7, d0
 80022f0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80022f4:	4b5d      	ldr	r3, [pc, #372]	; (800246c <HAL_TIM_PeriodElapsedCallback+0x204>)
 80022f6:	edc3 7a00 	vstr	s15, [r3]
		temperature_error = temperature_reference - temperature_current;
 80022fa:	4b58      	ldr	r3, [pc, #352]	; (800245c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80022fc:	ed93 7a00 	vldr	s14, [r3]
 8002300:	4b5a      	ldr	r3, [pc, #360]	; (800246c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002302:	edd3 7a00 	vldr	s15, [r3]
 8002306:	ee77 7a67 	vsub.f32	s15, s14, s15
 800230a:	4b59      	ldr	r3, [pc, #356]	; (8002470 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800230c:	edc3 7a00 	vstr	s15, [r3]
		PWM_Control_Heater = 999.0*arm_pid_f32(&PID, temperature_error);
 8002310:	4b57      	ldr	r3, [pc, #348]	; (8002470 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a57      	ldr	r2, [pc, #348]	; (8002474 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002316:	67ba      	str	r2, [r7, #120]	; 0x78
 8002318:	677b      	str	r3, [r7, #116]	; 0x74
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 800231a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800231c:	ed93 7a00 	vldr	s14, [r3]
 8002320:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002324:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002328:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800232a:	edd3 6a01 	vldr	s13, [r3, #4]
 800232e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002330:	edd3 7a03 	vldr	s15, [r3, #12]
 8002334:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8002338:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800233c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800233e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002342:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002344:	edd3 7a04 	vldr	s15, [r3, #16]
 8002348:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800234c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002350:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002352:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8002356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800235a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70

    /* Update state */
    S->state[1] = S->state[0];
 800235e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002360:	68da      	ldr	r2, [r3, #12]
 8002362:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002364:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8002366:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002368:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800236a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800236c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800236e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002370:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8002372:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002376:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002478 <HAL_TIM_PeriodElapsedCallback+0x210>
 800237a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800237e:	4b3f      	ldr	r3, [pc, #252]	; (800247c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002380:	edc3 7a00 	vstr	s15, [r3]

		//Saturation limit
		if(PWM_Control_Heater < 0)
 8002384:	4b3d      	ldr	r3, [pc, #244]	; (800247c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002386:	edd3 7a00 	vldr	s15, [r3]
 800238a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800238e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002392:	d503      	bpl.n	800239c <HAL_TIM_PeriodElapsedCallback+0x134>
		{
			Heater_PWM_Duty = 0;
 8002394:	4b3a      	ldr	r3, [pc, #232]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002396:	2200      	movs	r2, #0
 8002398:	801a      	strh	r2, [r3, #0]
 800239a:	e018      	b.n	80023ce <HAL_TIM_PeriodElapsedCallback+0x166>
		}
		else if(PWM_Control_Heater > 999.0)
 800239c:	4b37      	ldr	r3, [pc, #220]	; (800247c <HAL_TIM_PeriodElapsedCallback+0x214>)
 800239e:	edd3 7a00 	vldr	s15, [r3]
 80023a2:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002478 <HAL_TIM_PeriodElapsedCallback+0x210>
 80023a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ae:	dd04      	ble.n	80023ba <HAL_TIM_PeriodElapsedCallback+0x152>
		{
			Heater_PWM_Duty = 999;
 80023b0:	4b33      	ldr	r3, [pc, #204]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80023b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023b6:	801a      	strh	r2, [r3, #0]
 80023b8:	e009      	b.n	80023ce <HAL_TIM_PeriodElapsedCallback+0x166>
		}
		else
		{
			Heater_PWM_Duty = (uint16_t)PWM_Control_Heater;
 80023ba:	4b30      	ldr	r3, [pc, #192]	; (800247c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80023bc:	edd3 7a00 	vldr	s15, [r3]
 80023c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023c4:	ee17 3a90 	vmov	r3, s15
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	4b2d      	ldr	r3, [pc, #180]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80023cc:	801a      	strh	r2, [r3, #0]
		}

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, Heater_PWM_Duty);
 80023ce:	4b2c      	ldr	r3, [pc, #176]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80023d0:	881a      	ldrh	r2, [r3, #0]
 80023d2:	4b2c      	ldr	r3, [pc, #176]	; (8002484 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	635a      	str	r2, [r3, #52]	; 0x34

		if((temperature_reference < temperature_current) && (temperature_current-temperature_reference)>0.3)
 80023d8:	4b20      	ldr	r3, [pc, #128]	; (800245c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80023da:	ed93 7a00 	vldr	s14, [r3]
 80023de:	4b23      	ldr	r3, [pc, #140]	; (800246c <HAL_TIM_PeriodElapsedCallback+0x204>)
 80023e0:	edd3 7a00 	vldr	s15, [r3]
 80023e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ec:	d51e      	bpl.n	800242c <HAL_TIM_PeriodElapsedCallback+0x1c4>
 80023ee:	4b1f      	ldr	r3, [pc, #124]	; (800246c <HAL_TIM_PeriodElapsedCallback+0x204>)
 80023f0:	ed93 7a00 	vldr	s14, [r3]
 80023f4:	4b19      	ldr	r3, [pc, #100]	; (800245c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80023f6:	edd3 7a00 	vldr	s15, [r3]
 80023fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002402:	ed9f 6b13 	vldr	d6, [pc, #76]	; 8002450 <HAL_TIM_PeriodElapsedCallback+0x1e8>
 8002406:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800240a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240e:	dd0d      	ble.n	800242c <HAL_TIM_PeriodElapsedCallback+0x1c4>
		{
			PWM_Control_Fan = 1000;
 8002410:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002412:	4a1e      	ldr	r2, [pc, #120]	; (800248c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002414:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, PWM_Control_Fan);
 8002416:	4b1c      	ldr	r3, [pc, #112]	; (8002488 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002418:	edd3 7a00 	vldr	s15, [r3]
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002424:	ee17 2a90 	vmov	r2, s15
 8002428:	639a      	str	r2, [r3, #56]	; 0x38
			PWM_Control_Fan = 0;
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, PWM_Control_Fan);
		}

	}
}
 800242a:	e00d      	b.n	8002448 <HAL_TIM_PeriodElapsedCallback+0x1e0>
			PWM_Control_Fan = 0;
 800242c:	4b16      	ldr	r3, [pc, #88]	; (8002488 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, PWM_Control_Fan);
 8002434:	4b14      	ldr	r3, [pc, #80]	; (8002488 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002436:	edd3 7a00 	vldr	s15, [r3]
 800243a:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002442:	ee17 2a90 	vmov	r2, s15
 8002446:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002448:	bf00      	nop
 800244a:	3788      	adds	r7, #136	; 0x88
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	33333333 	.word	0x33333333
 8002454:	3fd33333 	.word	0x3fd33333
 8002458:	20000010 	.word	0x20000010
 800245c:	20000294 	.word	0x20000294
 8002460:	0800d7a4 	.word	0x0800d7a4
 8002464:	20000434 	.word	0x20000434
 8002468:	40001400 	.word	0x40001400
 800246c:	2000025c 	.word	0x2000025c
 8002470:	20000288 	.word	0x20000288
 8002474:	20000260 	.word	0x20000260
 8002478:	4479c000 	.word	0x4479c000
 800247c:	2000029c 	.word	0x2000029c
 8002480:	20000284 	.word	0x20000284
 8002484:	20000350 	.word	0x20000350
 8002488:	20000298 	.word	0x20000298
 800248c:	447a0000 	.word	0x447a0000

08002490 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002494:	f000 fea3 	bl	80031de <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002498:	f000 f8ce 	bl	8002638 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800249c:	f7ff fd4c 	bl	8001f38 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 80024a0:	f000 fd6e 	bl	8002f80 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 80024a4:	f000 fde8 	bl	8003078 <MX_USB_OTG_FS_PCD_Init>
	MX_SPI4_Init();
 80024a8:	f000 f966 	bl	8002778 <MX_SPI4_Init>
	MX_TIM2_Init();
 80024ac:	f000 fb58 	bl	8002b60 <MX_TIM2_Init>
	MX_TIM3_Init();
 80024b0:	f000 fba4 	bl	8002bfc <MX_TIM3_Init>
	MX_TIM5_Init();
 80024b4:	f000 fc30 	bl	8002d18 <MX_TIM5_Init>
	MX_TIM7_Init();
 80024b8:	f000 fc7c 	bl	8002db4 <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	BMP2_Init(&hbmp2_1);
 80024bc:	484a      	ldr	r0, [pc, #296]	; (80025e8 <main+0x158>)
 80024be:	f7ff fbc1 	bl	8001c44 <BMP2_Init>

	temperature_reference = 30.00;
 80024c2:	4b4a      	ldr	r3, [pc, #296]	; (80025ec <main+0x15c>)
 80024c4:	4a4a      	ldr	r2, [pc, #296]	; (80025f0 <main+0x160>)
 80024c6:	601a      	str	r2, [r3, #0]

	PID.Kp = 1.3;
 80024c8:	4b4a      	ldr	r3, [pc, #296]	; (80025f4 <main+0x164>)
 80024ca:	4a4b      	ldr	r2, [pc, #300]	; (80025f8 <main+0x168>)
 80024cc:	619a      	str	r2, [r3, #24]
	PID.Ki = 0.001*Tp;
 80024ce:	eddf 7a4b 	vldr	s15, [pc, #300]	; 80025fc <main+0x16c>
 80024d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024d6:	ed9f 6b40 	vldr	d6, [pc, #256]	; 80025d8 <main+0x148>
 80024da:	ee27 7b06 	vmul.f64	d7, d7, d6
 80024de:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024e2:	4b44      	ldr	r3, [pc, #272]	; (80025f4 <main+0x164>)
 80024e4:	edc3 7a07 	vstr	s15, [r3, #28]
	PID.Kd = 3.3/Tp;
 80024e8:	eddf 7a44 	vldr	s15, [pc, #272]	; 80025fc <main+0x16c>
 80024ec:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80024f0:	ed9f 5b3b 	vldr	d5, [pc, #236]	; 80025e0 <main+0x150>
 80024f4:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80024f8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024fc:	4b3d      	ldr	r3, [pc, #244]	; (80025f4 <main+0x164>)
 80024fe:	edc3 7a08 	vstr	s15, [r3, #32]
	arm_pid_init_f32(&PID, 1);
 8002502:	2101      	movs	r1, #1
 8002504:	483b      	ldr	r0, [pc, #236]	; (80025f4 <main+0x164>)
 8002506:	f006 f8dd 	bl	80086c4 <arm_pid_init_f32>

	msg_len = strlen("C000\r");
 800250a:	4b3d      	ldr	r3, [pc, #244]	; (8002600 <main+0x170>)
 800250c:	2205      	movs	r2, #5
 800250e:	801a      	strh	r2, [r3, #0]

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002510:	2100      	movs	r1, #0
 8002512:	483c      	ldr	r0, [pc, #240]	; (8002604 <main+0x174>)
 8002514:	f003 fcd0 	bl	8005eb8 <HAL_TIM_PWM_Start>
	PWM_Control_Heater = 0;
 8002518:	4b3b      	ldr	r3, [pc, #236]	; (8002608 <main+0x178>)
 800251a:	f04f 0200 	mov.w	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_Control_Heater);
 8002520:	4b39      	ldr	r3, [pc, #228]	; (8002608 <main+0x178>)
 8002522:	edd3 7a00 	vldr	s15, [r3]
 8002526:	4b37      	ldr	r3, [pc, #220]	; (8002604 <main+0x174>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800252e:	ee17 2a90 	vmov	r2, s15
 8002532:	635a      	str	r2, [r3, #52]	; 0x34

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002534:	2104      	movs	r1, #4
 8002536:	4833      	ldr	r0, [pc, #204]	; (8002604 <main+0x174>)
 8002538:	f003 fcbe 	bl	8005eb8 <HAL_TIM_PWM_Start>
	PWM_Control_Fan = 0;
 800253c:	4b33      	ldr	r3, [pc, #204]	; (800260c <main+0x17c>)
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, PWM_Control_Fan);
 8002544:	4b31      	ldr	r3, [pc, #196]	; (800260c <main+0x17c>)
 8002546:	edd3 7a00 	vldr	s15, [r3]
 800254a:	4b2e      	ldr	r3, [pc, #184]	; (8002604 <main+0x174>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002552:	ee17 2a90 	vmov	r2, s15
 8002556:	639a      	str	r2, [r3, #56]	; 0x38

	LCD_init();
 8002558:	f7fe fa58 	bl	8000a0c <LCD_init>
	LCD_write_command(LCD_CLEAR_INSTRUCTION);
 800255c:	2001      	movs	r0, #1
 800255e:	f7fe fb94 	bl	8000c8a <LCD_write_command>

	HAL_TIM_Base_Start_IT(&htim2);
 8002562:	482b      	ldr	r0, [pc, #172]	; (8002610 <main+0x180>)
 8002564:	f003 fbce 	bl	8005d04 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim5);
 8002568:	482a      	ldr	r0, [pc, #168]	; (8002614 <main+0x184>)
 800256a:	f003 fbcb 	bl	8005d04 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800256e:	482a      	ldr	r0, [pc, #168]	; (8002618 <main+0x188>)
 8002570:	f003 fbc8 	bl	8005d04 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart3, Data, msg_len);
 8002574:	4b22      	ldr	r3, [pc, #136]	; (8002600 <main+0x170>)
 8002576:	881b      	ldrh	r3, [r3, #0]
 8002578:	461a      	mov	r2, r3
 800257a:	4928      	ldr	r1, [pc, #160]	; (800261c <main+0x18c>)
 800257c:	4828      	ldr	r0, [pc, #160]	; (8002620 <main+0x190>)
 800257e:	f004 fdfe 	bl	800717e <HAL_UART_Receive_IT>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		LCD_write_text("Temp ref:");
 8002582:	4828      	ldr	r0, [pc, #160]	; (8002624 <main+0x194>)
 8002584:	f7fe fbbc 	bl	8000d00 <LCD_write_text>
		LCD_printf("%2.02f",temperature_reference);
 8002588:	4b18      	ldr	r3, [pc, #96]	; (80025ec <main+0x15c>)
 800258a:	edd3 7a00 	vldr	s15, [r3]
 800258e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002592:	ec53 2b17 	vmov	r2, r3, d7
 8002596:	4824      	ldr	r0, [pc, #144]	; (8002628 <main+0x198>)
 8002598:	f7fe fbfc 	bl	8000d94 <LCD_printf>
		LCD_printf(" C");
 800259c:	4823      	ldr	r0, [pc, #140]	; (800262c <main+0x19c>)
 800259e:	f7fe fbf9 	bl	8000d94 <LCD_printf>
		LCD_goto_line(1);
 80025a2:	2001      	movs	r0, #1
 80025a4:	f7fe fbe8 	bl	8000d78 <LCD_goto_line>
		LCD_write_text("Temp cur:");
 80025a8:	4821      	ldr	r0, [pc, #132]	; (8002630 <main+0x1a0>)
 80025aa:	f7fe fba9 	bl	8000d00 <LCD_write_text>
		LCD_printf("%2.02f",temperature_current);
 80025ae:	4b21      	ldr	r3, [pc, #132]	; (8002634 <main+0x1a4>)
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025b8:	ec53 2b17 	vmov	r2, r3, d7
 80025bc:	481a      	ldr	r0, [pc, #104]	; (8002628 <main+0x198>)
 80025be:	f7fe fbe9 	bl	8000d94 <LCD_printf>
		LCD_write_text(" C");
 80025c2:	481a      	ldr	r0, [pc, #104]	; (800262c <main+0x19c>)
 80025c4:	f7fe fb9c 	bl	8000d00 <LCD_write_text>
		LCD_goto_line(2);
 80025c8:	2002      	movs	r0, #2
 80025ca:	f7fe fbd5 	bl	8000d78 <LCD_goto_line>
		HAL_Delay(100);
 80025ce:	2064      	movs	r0, #100	; 0x64
 80025d0:	f000 fe62 	bl	8003298 <HAL_Delay>
		LCD_write_text("Temp ref:");
 80025d4:	e7d5      	b.n	8002582 <main+0xf2>
 80025d6:	bf00      	nop
 80025d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80025dc:	3f50624d 	.word	0x3f50624d
 80025e0:	66666666 	.word	0x66666666
 80025e4:	400a6666 	.word	0x400a6666
 80025e8:	20000010 	.word	0x20000010
 80025ec:	20000294 	.word	0x20000294
 80025f0:	41f00000 	.word	0x41f00000
 80025f4:	20000260 	.word	0x20000260
 80025f8:	3fa66666 	.word	0x3fa66666
 80025fc:	3c1374bc 	.word	0x3c1374bc
 8002600:	20000286 	.word	0x20000286
 8002604:	20000350 	.word	0x20000350
 8002608:	2000029c 	.word	0x2000029c
 800260c:	20000298 	.word	0x20000298
 8002610:	2000039c 	.word	0x2000039c
 8002614:	20000304 	.word	0x20000304
 8002618:	200003e8 	.word	0x200003e8
 800261c:	2000028c 	.word	0x2000028c
 8002620:	20000434 	.word	0x20000434
 8002624:	0800d7f0 	.word	0x0800d7f0
 8002628:	0800d7fc 	.word	0x0800d7fc
 800262c:	0800d804 	.word	0x0800d804
 8002630:	0800d808 	.word	0x0800d808
 8002634:	2000025c 	.word	0x2000025c

08002638 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b0b8      	sub	sp, #224	; 0xe0
 800263c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800263e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002642:	2234      	movs	r2, #52	; 0x34
 8002644:	2100      	movs	r1, #0
 8002646:	4618      	mov	r0, r3
 8002648:	f006 f892 	bl	8008770 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800264c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800265c:	f107 0308 	add.w	r3, r7, #8
 8002660:	2290      	movs	r2, #144	; 0x90
 8002662:	2100      	movs	r1, #0
 8002664:	4618      	mov	r0, r3
 8002666:	f006 f883 	bl	8008770 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800266a:	f001 fb0f 	bl	8003c8c <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800266e:	4b3c      	ldr	r3, [pc, #240]	; (8002760 <SystemClock_Config+0x128>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	4a3b      	ldr	r2, [pc, #236]	; (8002760 <SystemClock_Config+0x128>)
 8002674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002678:	6413      	str	r3, [r2, #64]	; 0x40
 800267a:	4b39      	ldr	r3, [pc, #228]	; (8002760 <SystemClock_Config+0x128>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002682:	607b      	str	r3, [r7, #4]
 8002684:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002686:	4b37      	ldr	r3, [pc, #220]	; (8002764 <SystemClock_Config+0x12c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800268e:	4a35      	ldr	r2, [pc, #212]	; (8002764 <SystemClock_Config+0x12c>)
 8002690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002694:	6013      	str	r3, [r2, #0]
 8002696:	4b33      	ldr	r3, [pc, #204]	; (8002764 <SystemClock_Config+0x12c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800269e:	603b      	str	r3, [r7, #0]
 80026a0:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026a2:	2301      	movs	r3, #1
 80026a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80026a8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80026ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026b0:	2302      	movs	r3, #2
 80026b2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80026ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 80026be:	2304      	movs	r3, #4
 80026c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 96;
 80026c4:	2360      	movs	r3, #96	; 0x60
 80026c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026ca:	2302      	movs	r3, #2
 80026cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80026d0:	2304      	movs	r3, #4
 80026d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = 2;
 80026d6:	2302      	movs	r3, #2
 80026d8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026dc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80026e0:	4618      	mov	r0, r3
 80026e2:	f001 fb33 	bl	8003d4c <HAL_RCC_OscConfig>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <SystemClock_Config+0xb8>
	{
		Error_Handler();
 80026ec:	f000 f83e 	bl	800276c <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80026f0:	f001 fadc 	bl	8003cac <HAL_PWREx_EnableOverDrive>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <SystemClock_Config+0xc6>
	{
		Error_Handler();
 80026fa:	f000 f837 	bl	800276c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026fe:	230f      	movs	r3, #15
 8002700:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002704:	2302      	movs	r3, #2
 8002706:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800270a:	2300      	movs	r3, #0
 800270c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002714:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002718:	2300      	movs	r3, #0
 800271a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800271e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002722:	2103      	movs	r1, #3
 8002724:	4618      	mov	r0, r3
 8002726:	f001 fdbf 	bl	80042a8 <HAL_RCC_ClockConfig>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <SystemClock_Config+0xfc>
	{
		Error_Handler();
 8002730:	f000 f81c 	bl	800276c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8002734:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <SystemClock_Config+0x130>)
 8002736:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002738:	2300      	movs	r3, #0
 800273a:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800273c:	2300      	movs	r3, #0
 800273e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002742:	f107 0308 	add.w	r3, r7, #8
 8002746:	4618      	mov	r0, r3
 8002748:	f001 ffb0 	bl	80046ac <HAL_RCCEx_PeriphCLKConfig>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <SystemClock_Config+0x11e>
	{
		Error_Handler();
 8002752:	f000 f80b 	bl	800276c <Error_Handler>
	}
}
 8002756:	bf00      	nop
 8002758:	37e0      	adds	r7, #224	; 0xe0
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40023800 	.word	0x40023800
 8002764:	40007000 	.word	0x40007000
 8002768:	00200100 	.word	0x00200100

0800276c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002770:	b672      	cpsid	i
}
 8002772:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002774:	e7fe      	b.n	8002774 <Error_Handler+0x8>
	...

08002778 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800277c:	4b1b      	ldr	r3, [pc, #108]	; (80027ec <MX_SPI4_Init+0x74>)
 800277e:	4a1c      	ldr	r2, [pc, #112]	; (80027f0 <MX_SPI4_Init+0x78>)
 8002780:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002782:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <MX_SPI4_Init+0x74>)
 8002784:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002788:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800278a:	4b18      	ldr	r3, [pc, #96]	; (80027ec <MX_SPI4_Init+0x74>)
 800278c:	2200      	movs	r2, #0
 800278e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002790:	4b16      	ldr	r3, [pc, #88]	; (80027ec <MX_SPI4_Init+0x74>)
 8002792:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002796:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002798:	4b14      	ldr	r3, [pc, #80]	; (80027ec <MX_SPI4_Init+0x74>)
 800279a:	2202      	movs	r2, #2
 800279c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800279e:	4b13      	ldr	r3, [pc, #76]	; (80027ec <MX_SPI4_Init+0x74>)
 80027a0:	2201      	movs	r2, #1
 80027a2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <MX_SPI4_Init+0x74>)
 80027a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027aa:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80027ac:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <MX_SPI4_Init+0x74>)
 80027ae:	2210      	movs	r2, #16
 80027b0:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027b2:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <MX_SPI4_Init+0x74>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80027b8:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <MX_SPI4_Init+0x74>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027be:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <MX_SPI4_Init+0x74>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 80027c4:	4b09      	ldr	r3, [pc, #36]	; (80027ec <MX_SPI4_Init+0x74>)
 80027c6:	2207      	movs	r2, #7
 80027c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027ca:	4b08      	ldr	r3, [pc, #32]	; (80027ec <MX_SPI4_Init+0x74>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <MX_SPI4_Init+0x74>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80027d6:	4805      	ldr	r0, [pc, #20]	; (80027ec <MX_SPI4_Init+0x74>)
 80027d8:	f002 fb90 	bl	8004efc <HAL_SPI_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80027e2:	f7ff ffc3 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200002a0 	.word	0x200002a0
 80027f0:	40013400 	.word	0x40013400

080027f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08a      	sub	sp, #40	; 0x28
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	f107 0314 	add.w	r3, r7, #20
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a1b      	ldr	r2, [pc, #108]	; (8002880 <HAL_SPI_MspInit+0x8c>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d12f      	bne.n	8002876 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002816:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <HAL_SPI_MspInit+0x90>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281a:	4a1a      	ldr	r2, [pc, #104]	; (8002884 <HAL_SPI_MspInit+0x90>)
 800281c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002820:	6453      	str	r3, [r2, #68]	; 0x44
 8002822:	4b18      	ldr	r3, [pc, #96]	; (8002884 <HAL_SPI_MspInit+0x90>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002826:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <HAL_SPI_MspInit+0x90>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	4a14      	ldr	r2, [pc, #80]	; (8002884 <HAL_SPI_MspInit+0x90>)
 8002834:	f043 0310 	orr.w	r3, r3, #16
 8002838:	6313      	str	r3, [r2, #48]	; 0x30
 800283a:	4b12      	ldr	r3, [pc, #72]	; (8002884 <HAL_SPI_MspInit+0x90>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f003 0310 	and.w	r3, r3, #16
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002846:	2364      	movs	r3, #100	; 0x64
 8002848:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284a:	2302      	movs	r3, #2
 800284c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002852:	2303      	movs	r3, #3
 8002854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002856:	2305      	movs	r3, #5
 8002858:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800285a:	f107 0314 	add.w	r3, r7, #20
 800285e:	4619      	mov	r1, r3
 8002860:	4809      	ldr	r0, [pc, #36]	; (8002888 <HAL_SPI_MspInit+0x94>)
 8002862:	f000 fee1 	bl	8003628 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002866:	2200      	movs	r2, #0
 8002868:	2100      	movs	r1, #0
 800286a:	2054      	movs	r0, #84	; 0x54
 800286c:	f000 fe13 	bl	8003496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8002870:	2054      	movs	r0, #84	; 0x54
 8002872:	f000 fe2c 	bl	80034ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002876:	bf00      	nop
 8002878:	3728      	adds	r7, #40	; 0x28
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40013400 	.word	0x40013400
 8002884:	40023800 	.word	0x40023800
 8002888:	40021000 	.word	0x40021000

0800288c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002892:	4b0f      	ldr	r3, [pc, #60]	; (80028d0 <HAL_MspInit+0x44>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	4a0e      	ldr	r2, [pc, #56]	; (80028d0 <HAL_MspInit+0x44>)
 8002898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800289c:	6413      	str	r3, [r2, #64]	; 0x40
 800289e:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <HAL_MspInit+0x44>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a6:	607b      	str	r3, [r7, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028aa:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <HAL_MspInit+0x44>)
 80028ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ae:	4a08      	ldr	r2, [pc, #32]	; (80028d0 <HAL_MspInit+0x44>)
 80028b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028b4:	6453      	str	r3, [r2, #68]	; 0x44
 80028b6:	4b06      	ldr	r3, [pc, #24]	; (80028d0 <HAL_MspInit+0x44>)
 80028b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028be:	603b      	str	r3, [r7, #0]
 80028c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	40023800 	.word	0x40023800

080028d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028d8:	e7fe      	b.n	80028d8 <NMI_Handler+0x4>

080028da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028da:	b480      	push	{r7}
 80028dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028de:	e7fe      	b.n	80028de <HardFault_Handler+0x4>

080028e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e4:	e7fe      	b.n	80028e4 <MemManage_Handler+0x4>

080028e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e6:	b480      	push	{r7}
 80028e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028ea:	e7fe      	b.n	80028ea <BusFault_Handler+0x4>

080028ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028f0:	e7fe      	b.n	80028f0 <UsageFault_Handler+0x4>

080028f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028f2:	b480      	push	{r7}
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f6:	bf00      	nop
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800290e:	b480      	push	{r7}
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002920:	f000 fc9a 	bl	8003258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}

08002928 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800292c:	4802      	ldr	r0, [pc, #8]	; (8002938 <TIM2_IRQHandler+0x10>)
 800292e:	f003 fbbd 	bl	80060ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	2000039c 	.word	0x2000039c

0800293c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002940:	4802      	ldr	r0, [pc, #8]	; (800294c <TIM3_IRQHandler+0x10>)
 8002942:	f003 fbb3 	bl	80060ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000350 	.word	0x20000350

08002950 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002954:	4802      	ldr	r0, [pc, #8]	; (8002960 <USART3_IRQHandler+0x10>)
 8002956:	f004 fc4f 	bl	80071f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000434 	.word	0x20000434

08002964 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002968:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800296c:	f001 f822 	bl	80039b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002970:	bf00      	nop
 8002972:	bd80      	pop	{r7, pc}

08002974 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002978:	4802      	ldr	r0, [pc, #8]	; (8002984 <TIM5_IRQHandler+0x10>)
 800297a:	f003 fb97 	bl	80060ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000304 	.word	0x20000304

08002988 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800298c:	4802      	ldr	r0, [pc, #8]	; (8002998 <TIM7_IRQHandler+0x10>)
 800298e:	f003 fb8d 	bl	80060ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	200003e8 	.word	0x200003e8

0800299c <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80029a0:	4802      	ldr	r0, [pc, #8]	; (80029ac <SPI4_IRQHandler+0x10>)
 80029a2:	f002 fed7 	bl	8005754 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200002a0 	.word	0x200002a0

080029b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
	return 1;
 80029b4:	2301      	movs	r3, #1
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <_kill>:

int _kill(int pid, int sig)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029ca:	f005 fe99 	bl	8008700 <__errno>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2216      	movs	r2, #22
 80029d2:	601a      	str	r2, [r3, #0]
	return -1;
 80029d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <_exit>:

void _exit (int status)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029e8:	f04f 31ff 	mov.w	r1, #4294967295
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7ff ffe7 	bl	80029c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80029f2:	e7fe      	b.n	80029f2 <_exit+0x12>

080029f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
 8002a04:	e00a      	b.n	8002a1c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a06:	f3af 8000 	nop.w
 8002a0a:	4601      	mov	r1, r0
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	60ba      	str	r2, [r7, #8]
 8002a12:	b2ca      	uxtb	r2, r1
 8002a14:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	617b      	str	r3, [r7, #20]
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	dbf0      	blt.n	8002a06 <_read+0x12>
	}

return len;
 8002a24:	687b      	ldr	r3, [r7, #4]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3718      	adds	r7, #24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b086      	sub	sp, #24
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	60f8      	str	r0, [r7, #12]
 8002a36:	60b9      	str	r1, [r7, #8]
 8002a38:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
 8002a3e:	e009      	b.n	8002a54 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	1c5a      	adds	r2, r3, #1
 8002a44:	60ba      	str	r2, [r7, #8]
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	3301      	adds	r3, #1
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	dbf1      	blt.n	8002a40 <_write+0x12>
	}
	return len;
 8002a5c:	687b      	ldr	r3, [r7, #4]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <_close>:

int _close(int file)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
	return -1;
 8002a6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a8e:	605a      	str	r2, [r3, #4]
	return 0;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <_isatty>:

int _isatty(int file)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
	return 1;
 8002aa6:	2301      	movs	r3, #1
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
	return 0;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ad8:	4a14      	ldr	r2, [pc, #80]	; (8002b2c <_sbrk+0x5c>)
 8002ada:	4b15      	ldr	r3, [pc, #84]	; (8002b30 <_sbrk+0x60>)
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ae4:	4b13      	ldr	r3, [pc, #76]	; (8002b34 <_sbrk+0x64>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d102      	bne.n	8002af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aec:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <_sbrk+0x64>)
 8002aee:	4a12      	ldr	r2, [pc, #72]	; (8002b38 <_sbrk+0x68>)
 8002af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002af2:	4b10      	ldr	r3, [pc, #64]	; (8002b34 <_sbrk+0x64>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4413      	add	r3, r2
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d207      	bcs.n	8002b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b00:	f005 fdfe 	bl	8008700 <__errno>
 8002b04:	4603      	mov	r3, r0
 8002b06:	220c      	movs	r2, #12
 8002b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0e:	e009      	b.n	8002b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <_sbrk+0x64>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b16:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <_sbrk+0x64>)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	4a05      	ldr	r2, [pc, #20]	; (8002b34 <_sbrk+0x64>)
 8002b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b22:	68fb      	ldr	r3, [r7, #12]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3718      	adds	r7, #24
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	20080000 	.word	0x20080000
 8002b30:	00000400 	.word	0x00000400
 8002b34:	20000248 	.word	0x20000248
 8002b38:	200008d0 	.word	0x200008d0

08002b3c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b40:	4b06      	ldr	r3, [pc, #24]	; (8002b5c <SystemInit+0x20>)
 8002b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b46:	4a05      	ldr	r2, [pc, #20]	; (8002b5c <SystemInit+0x20>)
 8002b48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b50:	bf00      	nop
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	e000ed00 	.word	0xe000ed00

08002b60 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b088      	sub	sp, #32
 8002b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b66:	f107 0310 	add.w	r3, r7, #16
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	605a      	str	r2, [r3, #4]
 8002b70:	609a      	str	r2, [r3, #8]
 8002b72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b74:	1d3b      	adds	r3, r7, #4
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	605a      	str	r2, [r3, #4]
 8002b7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b7e:	4b1d      	ldr	r3, [pc, #116]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002b80:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b84:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 8002b86:	4b1b      	ldr	r3, [pc, #108]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002b88:	225f      	movs	r2, #95	; 0x5f
 8002b8a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b8c:	4b19      	ldr	r3, [pc, #100]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 8002b92:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002b94:	4a18      	ldr	r2, [pc, #96]	; (8002bf8 <MX_TIM2_Init+0x98>)
 8002b96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b98:	4b16      	ldr	r3, [pc, #88]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b9e:	4b15      	ldr	r3, [pc, #84]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ba4:	4813      	ldr	r0, [pc, #76]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002ba6:	f003 f855 	bl	8005c54 <HAL_TIM_Base_Init>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002bb0:	f7ff fddc 	bl	800276c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002bba:	f107 0310 	add.w	r3, r7, #16
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	480c      	ldr	r0, [pc, #48]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002bc2:	f003 fca3 	bl	800650c <HAL_TIM_ConfigClockSource>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002bcc:	f7ff fdce 	bl	800276c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002bd8:	1d3b      	adds	r3, r7, #4
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4805      	ldr	r0, [pc, #20]	; (8002bf4 <MX_TIM2_Init+0x94>)
 8002bde:	f004 f941 	bl	8006e64 <HAL_TIMEx_MasterConfigSynchronization>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002be8:	f7ff fdc0 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002bec:	bf00      	nop
 8002bee:	3720      	adds	r7, #32
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	2000039c 	.word	0x2000039c
 8002bf8:	000f423f 	.word	0x000f423f

08002bfc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08e      	sub	sp, #56	; 0x38
 8002c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	605a      	str	r2, [r3, #4]
 8002c0c:	609a      	str	r2, [r3, #8]
 8002c0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c10:	f107 031c 	add.w	r3, r7, #28
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c1c:	463b      	mov	r3, r7
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	605a      	str	r2, [r3, #4]
 8002c24:	609a      	str	r2, [r3, #8]
 8002c26:	60da      	str	r2, [r3, #12]
 8002c28:	611a      	str	r2, [r3, #16]
 8002c2a:	615a      	str	r2, [r3, #20]
 8002c2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c2e:	4b38      	ldr	r3, [pc, #224]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c30:	4a38      	ldr	r2, [pc, #224]	; (8002d14 <MX_TIM3_Init+0x118>)
 8002c32:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8002c34:	4b36      	ldr	r3, [pc, #216]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c36:	225f      	movs	r2, #95	; 0x5f
 8002c38:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c3a:	4b35      	ldr	r3, [pc, #212]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002c40:	4b33      	ldr	r3, [pc, #204]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c42:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c48:	4b31      	ldr	r3, [pc, #196]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c4e:	4b30      	ldr	r3, [pc, #192]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c54:	482e      	ldr	r0, [pc, #184]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c56:	f002 fffd 	bl	8005c54 <HAL_TIM_Base_Init>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002c60:	f7ff fd84 	bl	800276c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c68:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4827      	ldr	r0, [pc, #156]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c72:	f003 fc4b 	bl	800650c <HAL_TIM_ConfigClockSource>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d001      	beq.n	8002c80 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002c7c:	f7ff fd76 	bl	800276c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002c80:	4823      	ldr	r0, [pc, #140]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002c82:	f003 f8b7 	bl	8005df4 <HAL_TIM_PWM_Init>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002c8c:	f7ff fd6e 	bl	800276c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c90:	2300      	movs	r3, #0
 8002c92:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c94:	2300      	movs	r3, #0
 8002c96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c98:	f107 031c 	add.w	r3, r7, #28
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	481c      	ldr	r0, [pc, #112]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002ca0:	f004 f8e0 	bl	8006e64 <HAL_TIMEx_MasterConfigSynchronization>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002caa:	f7ff fd5f 	bl	800276c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cae:	2360      	movs	r3, #96	; 0x60
 8002cb0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cbe:	463b      	mov	r3, r7
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4812      	ldr	r0, [pc, #72]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002cc6:	f003 fb11 	bl	80062ec <HAL_TIM_PWM_ConfigChannel>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002cd0:	f7ff fd4c 	bl	800276c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002cd4:	463b      	mov	r3, r7
 8002cd6:	2204      	movs	r2, #4
 8002cd8:	4619      	mov	r1, r3
 8002cda:	480d      	ldr	r0, [pc, #52]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002cdc:	f003 fb06 	bl	80062ec <HAL_TIM_PWM_ConfigChannel>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002ce6:	f7ff fd41 	bl	800276c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002cea:	463b      	mov	r3, r7
 8002cec:	2208      	movs	r2, #8
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4807      	ldr	r0, [pc, #28]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002cf2:	f003 fafb 	bl	80062ec <HAL_TIM_PWM_ConfigChannel>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8002cfc:	f7ff fd36 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002d00:	4803      	ldr	r0, [pc, #12]	; (8002d10 <MX_TIM3_Init+0x114>)
 8002d02:	f000 f905 	bl	8002f10 <HAL_TIM_MspPostInit>

}
 8002d06:	bf00      	nop
 8002d08:	3738      	adds	r7, #56	; 0x38
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000350 	.word	0x20000350
 8002d14:	40000400 	.word	0x40000400

08002d18 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d1e:	f107 0310 	add.w	r3, r7, #16
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	605a      	str	r2, [r3, #4]
 8002d28:	609a      	str	r2, [r3, #8]
 8002d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d2c:	1d3b      	adds	r3, r7, #4
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002d36:	4b1d      	ldr	r3, [pc, #116]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d38:	4a1d      	ldr	r2, [pc, #116]	; (8002db0 <MX_TIM5_Init+0x98>)
 8002d3a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 95;
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d3e:	225f      	movs	r2, #95	; 0x5f
 8002d40:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d42:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8002d48:	4b18      	ldr	r3, [pc, #96]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d4a:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d4e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d50:	4b16      	ldr	r3, [pc, #88]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d56:	4b15      	ldr	r3, [pc, #84]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002d5c:	4813      	ldr	r0, [pc, #76]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d5e:	f002 ff79 	bl	8005c54 <HAL_TIM_Base_Init>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002d68:	f7ff fd00 	bl	800276c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d70:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002d72:	f107 0310 	add.w	r3, r7, #16
 8002d76:	4619      	mov	r1, r3
 8002d78:	480c      	ldr	r0, [pc, #48]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d7a:	f003 fbc7 	bl	800650c <HAL_TIM_ConfigClockSource>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002d84:	f7ff fcf2 	bl	800276c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002d90:	1d3b      	adds	r3, r7, #4
 8002d92:	4619      	mov	r1, r3
 8002d94:	4805      	ldr	r0, [pc, #20]	; (8002dac <MX_TIM5_Init+0x94>)
 8002d96:	f004 f865 	bl	8006e64 <HAL_TIMEx_MasterConfigSynchronization>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002da0:	f7ff fce4 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002da4:	bf00      	nop
 8002da6:	3720      	adds	r7, #32
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	20000304 	.word	0x20000304
 8002db0:	40000c00 	.word	0x40000c00

08002db4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dba:	1d3b      	adds	r3, r7, #4
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002dc4:	4b14      	ldr	r3, [pc, #80]	; (8002e18 <MX_TIM7_Init+0x64>)
 8002dc6:	4a15      	ldr	r2, [pc, #84]	; (8002e1c <MX_TIM7_Init+0x68>)
 8002dc8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 95;
 8002dca:	4b13      	ldr	r3, [pc, #76]	; (8002e18 <MX_TIM7_Init+0x64>)
 8002dcc:	225f      	movs	r2, #95	; 0x5f
 8002dce:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd0:	4b11      	ldr	r3, [pc, #68]	; (8002e18 <MX_TIM7_Init+0x64>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8999;
 8002dd6:	4b10      	ldr	r3, [pc, #64]	; (8002e18 <MX_TIM7_Init+0x64>)
 8002dd8:	f242 3227 	movw	r2, #8999	; 0x2327
 8002ddc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dde:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <MX_TIM7_Init+0x64>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002de4:	480c      	ldr	r0, [pc, #48]	; (8002e18 <MX_TIM7_Init+0x64>)
 8002de6:	f002 ff35 	bl	8005c54 <HAL_TIM_Base_Init>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002df0:	f7ff fcbc 	bl	800276c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002df4:	2300      	movs	r3, #0
 8002df6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002dfc:	1d3b      	adds	r3, r7, #4
 8002dfe:	4619      	mov	r1, r3
 8002e00:	4805      	ldr	r0, [pc, #20]	; (8002e18 <MX_TIM7_Init+0x64>)
 8002e02:	f004 f82f 	bl	8006e64 <HAL_TIMEx_MasterConfigSynchronization>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002e0c:	f7ff fcae 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002e10:	bf00      	nop
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	200003e8 	.word	0x200003e8
 8002e1c:	40001400 	.word	0x40001400

08002e20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e30:	d114      	bne.n	8002e5c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e32:	4b33      	ldr	r3, [pc, #204]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e36:	4a32      	ldr	r2, [pc, #200]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e3e:	4b30      	ldr	r3, [pc, #192]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	201c      	movs	r0, #28
 8002e50:	f000 fb21 	bl	8003496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e54:	201c      	movs	r0, #28
 8002e56:	f000 fb3a 	bl	80034ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002e5a:	e04c      	b.n	8002ef6 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a28      	ldr	r2, [pc, #160]	; (8002f04 <HAL_TIM_Base_MspInit+0xe4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d114      	bne.n	8002e90 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e66:	4b26      	ldr	r3, [pc, #152]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	4a25      	ldr	r2, [pc, #148]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002e6c:	f043 0302 	orr.w	r3, r3, #2
 8002e70:	6413      	str	r3, [r2, #64]	; 0x40
 8002e72:	4b23      	ldr	r3, [pc, #140]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2100      	movs	r1, #0
 8002e82:	201d      	movs	r0, #29
 8002e84:	f000 fb07 	bl	8003496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e88:	201d      	movs	r0, #29
 8002e8a:	f000 fb20 	bl	80034ce <HAL_NVIC_EnableIRQ>
}
 8002e8e:	e032      	b.n	8002ef6 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM5)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a1c      	ldr	r2, [pc, #112]	; (8002f08 <HAL_TIM_Base_MspInit+0xe8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d114      	bne.n	8002ec4 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002e9a:	4b19      	ldr	r3, [pc, #100]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	4a18      	ldr	r2, [pc, #96]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002ea0:	f043 0308 	orr.w	r3, r3, #8
 8002ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea6:	4b16      	ldr	r3, [pc, #88]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	f003 0308 	and.w	r3, r3, #8
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	2032      	movs	r0, #50	; 0x32
 8002eb8:	f000 faed 	bl	8003496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002ebc:	2032      	movs	r0, #50	; 0x32
 8002ebe:	f000 fb06 	bl	80034ce <HAL_NVIC_EnableIRQ>
}
 8002ec2:	e018      	b.n	8002ef6 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM7)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a10      	ldr	r2, [pc, #64]	; (8002f0c <HAL_TIM_Base_MspInit+0xec>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d113      	bne.n	8002ef6 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002ece:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	4a0b      	ldr	r2, [pc, #44]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002ed4:	f043 0320 	orr.w	r3, r3, #32
 8002ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eda:	4b09      	ldr	r3, [pc, #36]	; (8002f00 <HAL_TIM_Base_MspInit+0xe0>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	f003 0320 	and.w	r3, r3, #32
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2100      	movs	r1, #0
 8002eea:	2037      	movs	r0, #55	; 0x37
 8002eec:	f000 fad3 	bl	8003496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ef0:	2037      	movs	r0, #55	; 0x37
 8002ef2:	f000 faec 	bl	80034ce <HAL_NVIC_EnableIRQ>
}
 8002ef6:	bf00      	nop
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	40023800 	.word	0x40023800
 8002f04:	40000400 	.word	0x40000400
 8002f08:	40000c00 	.word	0x40000c00
 8002f0c:	40001400 	.word	0x40001400

08002f10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f18:	f107 030c 	add.w	r3, r7, #12
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	60da      	str	r2, [r3, #12]
 8002f26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a11      	ldr	r2, [pc, #68]	; (8002f74 <HAL_TIM_MspPostInit+0x64>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d11c      	bne.n	8002f6c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f32:	4b11      	ldr	r3, [pc, #68]	; (8002f78 <HAL_TIM_MspPostInit+0x68>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <HAL_TIM_MspPostInit+0x68>)
 8002f38:	f043 0304 	orr.w	r3, r3, #4
 8002f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3e:	4b0e      	ldr	r3, [pc, #56]	; (8002f78 <HAL_TIM_MspPostInit+0x68>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	f003 0304 	and.w	r3, r3, #4
 8002f46:	60bb      	str	r3, [r7, #8]
 8002f48:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002f4a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002f4e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f50:	2302      	movs	r3, #2
 8002f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f60:	f107 030c 	add.w	r3, r7, #12
 8002f64:	4619      	mov	r1, r3
 8002f66:	4805      	ldr	r0, [pc, #20]	; (8002f7c <HAL_TIM_MspPostInit+0x6c>)
 8002f68:	f000 fb5e 	bl	8003628 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f6c:	bf00      	nop
 8002f6e:	3720      	adds	r7, #32
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40000400 	.word	0x40000400
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	40020800 	.word	0x40020800

08002f80 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f84:	4b14      	ldr	r3, [pc, #80]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002f86:	4a15      	ldr	r2, [pc, #84]	; (8002fdc <MX_USART3_UART_Init+0x5c>)
 8002f88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002f8a:	4b13      	ldr	r3, [pc, #76]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002f8c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002f90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f92:	4b11      	ldr	r3, [pc, #68]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f98:	4b0f      	ldr	r3, [pc, #60]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f9e:	4b0e      	ldr	r3, [pc, #56]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002fa4:	4b0c      	ldr	r3, [pc, #48]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002fa6:	220c      	movs	r2, #12
 8002fa8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002faa:	4b0b      	ldr	r3, [pc, #44]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fb0:	4b09      	ldr	r3, [pc, #36]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fb6:	4b08      	ldr	r3, [pc, #32]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fbc:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002fc2:	4805      	ldr	r0, [pc, #20]	; (8002fd8 <MX_USART3_UART_Init+0x58>)
 8002fc4:	f003 fffa 	bl	8006fbc <HAL_UART_Init>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002fce:	f7ff fbcd 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002fd2:	bf00      	nop
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000434 	.word	0x20000434
 8002fdc:	40004800 	.word	0x40004800

08002fe0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08a      	sub	sp, #40	; 0x28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe8:	f107 0314 	add.w	r3, r7, #20
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	605a      	str	r2, [r3, #4]
 8002ff2:	609a      	str	r2, [r3, #8]
 8002ff4:	60da      	str	r2, [r3, #12]
 8002ff6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a1b      	ldr	r2, [pc, #108]	; (800306c <HAL_UART_MspInit+0x8c>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d130      	bne.n	8003064 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003002:	4b1b      	ldr	r3, [pc, #108]	; (8003070 <HAL_UART_MspInit+0x90>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	4a1a      	ldr	r2, [pc, #104]	; (8003070 <HAL_UART_MspInit+0x90>)
 8003008:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800300c:	6413      	str	r3, [r2, #64]	; 0x40
 800300e:	4b18      	ldr	r3, [pc, #96]	; (8003070 <HAL_UART_MspInit+0x90>)
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800301a:	4b15      	ldr	r3, [pc, #84]	; (8003070 <HAL_UART_MspInit+0x90>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	4a14      	ldr	r2, [pc, #80]	; (8003070 <HAL_UART_MspInit+0x90>)
 8003020:	f043 0308 	orr.w	r3, r3, #8
 8003024:	6313      	str	r3, [r2, #48]	; 0x30
 8003026:	4b12      	ldr	r3, [pc, #72]	; (8003070 <HAL_UART_MspInit+0x90>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003032:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003038:	2302      	movs	r3, #2
 800303a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303c:	2300      	movs	r3, #0
 800303e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003040:	2303      	movs	r3, #3
 8003042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003044:	2307      	movs	r3, #7
 8003046:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003048:	f107 0314 	add.w	r3, r7, #20
 800304c:	4619      	mov	r1, r3
 800304e:	4809      	ldr	r0, [pc, #36]	; (8003074 <HAL_UART_MspInit+0x94>)
 8003050:	f000 faea 	bl	8003628 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003054:	2200      	movs	r2, #0
 8003056:	2100      	movs	r1, #0
 8003058:	2027      	movs	r0, #39	; 0x27
 800305a:	f000 fa1c 	bl	8003496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800305e:	2027      	movs	r0, #39	; 0x27
 8003060:	f000 fa35 	bl	80034ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003064:	bf00      	nop
 8003066:	3728      	adds	r7, #40	; 0x28
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40004800 	.word	0x40004800
 8003070:	40023800 	.word	0x40023800
 8003074:	40020c00 	.word	0x40020c00

08003078 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800307c:	4b14      	ldr	r3, [pc, #80]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800307e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003082:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003084:	4b12      	ldr	r3, [pc, #72]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003086:	2206      	movs	r2, #6
 8003088:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800308a:	4b11      	ldr	r3, [pc, #68]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800308c:	2202      	movs	r2, #2
 800308e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003090:	4b0f      	ldr	r3, [pc, #60]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003092:	2200      	movs	r2, #0
 8003094:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003096:	4b0e      	ldr	r3, [pc, #56]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003098:	2202      	movs	r2, #2
 800309a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800309c:	4b0c      	ldr	r3, [pc, #48]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800309e:	2201      	movs	r2, #1
 80030a0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80030a2:	4b0b      	ldr	r3, [pc, #44]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80030a8:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80030ae:	4b08      	ldr	r3, [pc, #32]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030b0:	2201      	movs	r2, #1
 80030b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80030b4:	4b06      	ldr	r3, [pc, #24]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80030ba:	4805      	ldr	r0, [pc, #20]	; (80030d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030bc:	f000 fc9d 	bl	80039fa <HAL_PCD_Init>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80030c6:	f7ff fb51 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	200004b8 	.word	0x200004b8

080030d4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b08a      	sub	sp, #40	; 0x28
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030dc:	f107 0314 	add.w	r3, r7, #20
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	605a      	str	r2, [r3, #4]
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	60da      	str	r2, [r3, #12]
 80030ea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030f4:	d141      	bne.n	800317a <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f6:	4b23      	ldr	r3, [pc, #140]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	4a22      	ldr	r2, [pc, #136]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6313      	str	r3, [r2, #48]	; 0x30
 8003102:	4b20      	ldr	r3, [pc, #128]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	613b      	str	r3, [r7, #16]
 800310c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800310e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8003112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003114:	2302      	movs	r3, #2
 8003116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003118:	2300      	movs	r3, #0
 800311a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800311c:	2303      	movs	r3, #3
 800311e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003120:	230a      	movs	r3, #10
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003124:	f107 0314 	add.w	r3, r7, #20
 8003128:	4619      	mov	r1, r3
 800312a:	4817      	ldr	r0, [pc, #92]	; (8003188 <HAL_PCD_MspInit+0xb4>)
 800312c:	f000 fa7c 	bl	8003628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003130:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003134:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003136:	2300      	movs	r3, #0
 8003138:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313a:	2300      	movs	r3, #0
 800313c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800313e:	f107 0314 	add.w	r3, r7, #20
 8003142:	4619      	mov	r1, r3
 8003144:	4810      	ldr	r0, [pc, #64]	; (8003188 <HAL_PCD_MspInit+0xb4>)
 8003146:	f000 fa6f 	bl	8003628 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 800314c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800314e:	4a0d      	ldr	r2, [pc, #52]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 8003150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003154:	6353      	str	r3, [r2, #52]	; 0x34
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 8003158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800315a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4b08      	ldr	r3, [pc, #32]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 8003164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003166:	4a07      	ldr	r2, [pc, #28]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 8003168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800316c:	6453      	str	r3, [r2, #68]	; 0x44
 800316e:	4b05      	ldr	r3, [pc, #20]	; (8003184 <HAL_PCD_MspInit+0xb0>)
 8003170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003172:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800317a:	bf00      	nop
 800317c:	3728      	adds	r7, #40	; 0x28
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40023800 	.word	0x40023800
 8003188:	40020000 	.word	0x40020000

0800318c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800318c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003190:	480d      	ldr	r0, [pc, #52]	; (80031c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003192:	490e      	ldr	r1, [pc, #56]	; (80031cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003194:	4a0e      	ldr	r2, [pc, #56]	; (80031d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003198:	e002      	b.n	80031a0 <LoopCopyDataInit>

0800319a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800319a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800319c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800319e:	3304      	adds	r3, #4

080031a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031a4:	d3f9      	bcc.n	800319a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031a6:	4a0b      	ldr	r2, [pc, #44]	; (80031d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031a8:	4c0b      	ldr	r4, [pc, #44]	; (80031d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031ac:	e001      	b.n	80031b2 <LoopFillZerobss>

080031ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031b0:	3204      	adds	r2, #4

080031b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031b4:	d3fb      	bcc.n	80031ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031b6:	f7ff fcc1 	bl	8002b3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031ba:	f005 faa7 	bl	800870c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031be:	f7ff f967 	bl	8002490 <main>
  bx  lr    
 80031c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031c4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80031c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031cc:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 80031d0:	0800dd14 	.word	0x0800dd14
  ldr r2, =_sbss
 80031d4:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 80031d8:	200008d0 	.word	0x200008d0

080031dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031dc:	e7fe      	b.n	80031dc <ADC_IRQHandler>

080031de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031e2:	2003      	movs	r0, #3
 80031e4:	f000 f94c 	bl	8003480 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031e8:	2000      	movs	r0, #0
 80031ea:	f000 f805 	bl	80031f8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80031ee:	f7ff fb4d 	bl	800288c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003200:	4b12      	ldr	r3, [pc, #72]	; (800324c <HAL_InitTick+0x54>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4b12      	ldr	r3, [pc, #72]	; (8003250 <HAL_InitTick+0x58>)
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	4619      	mov	r1, r3
 800320a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800320e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003212:	fbb2 f3f3 	udiv	r3, r2, r3
 8003216:	4618      	mov	r0, r3
 8003218:	f000 f967 	bl	80034ea <HAL_SYSTICK_Config>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e00e      	b.n	8003244 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b0f      	cmp	r3, #15
 800322a:	d80a      	bhi.n	8003242 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800322c:	2200      	movs	r2, #0
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	f04f 30ff 	mov.w	r0, #4294967295
 8003234:	f000 f92f 	bl	8003496 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003238:	4a06      	ldr	r2, [pc, #24]	; (8003254 <HAL_InitTick+0x5c>)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	e000      	b.n	8003244 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
}
 8003244:	4618      	mov	r0, r3
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	2000004c 	.word	0x2000004c
 8003250:	20000054 	.word	0x20000054
 8003254:	20000050 	.word	0x20000050

08003258 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800325c:	4b06      	ldr	r3, [pc, #24]	; (8003278 <HAL_IncTick+0x20>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	461a      	mov	r2, r3
 8003262:	4b06      	ldr	r3, [pc, #24]	; (800327c <HAL_IncTick+0x24>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4413      	add	r3, r2
 8003268:	4a04      	ldr	r2, [pc, #16]	; (800327c <HAL_IncTick+0x24>)
 800326a:	6013      	str	r3, [r2, #0]
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	20000054 	.word	0x20000054
 800327c:	200008bc 	.word	0x200008bc

08003280 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return uwTick;
 8003284:	4b03      	ldr	r3, [pc, #12]	; (8003294 <HAL_GetTick+0x14>)
 8003286:	681b      	ldr	r3, [r3, #0]
}
 8003288:	4618      	mov	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	200008bc 	.word	0x200008bc

08003298 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032a0:	f7ff ffee 	bl	8003280 <HAL_GetTick>
 80032a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b0:	d005      	beq.n	80032be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032b2:	4b0a      	ldr	r3, [pc, #40]	; (80032dc <HAL_Delay+0x44>)
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4413      	add	r3, r2
 80032bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032be:	bf00      	nop
 80032c0:	f7ff ffde 	bl	8003280 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d8f7      	bhi.n	80032c0 <HAL_Delay+0x28>
  {
  }
}
 80032d0:	bf00      	nop
 80032d2:	bf00      	nop
 80032d4:	3710      	adds	r7, #16
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	20000054 	.word	0x20000054

080032e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <__NVIC_SetPriorityGrouping+0x40>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032fc:	4013      	ands	r3, r2
 80032fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003308:	4b06      	ldr	r3, [pc, #24]	; (8003324 <__NVIC_SetPriorityGrouping+0x44>)
 800330a:	4313      	orrs	r3, r2
 800330c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800330e:	4a04      	ldr	r2, [pc, #16]	; (8003320 <__NVIC_SetPriorityGrouping+0x40>)
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	60d3      	str	r3, [r2, #12]
}
 8003314:	bf00      	nop
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000ed00 	.word	0xe000ed00
 8003324:	05fa0000 	.word	0x05fa0000

08003328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800332c:	4b04      	ldr	r3, [pc, #16]	; (8003340 <__NVIC_GetPriorityGrouping+0x18>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	0a1b      	lsrs	r3, r3, #8
 8003332:	f003 0307 	and.w	r3, r3, #7
}
 8003336:	4618      	mov	r0, r3
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	e000ed00 	.word	0xe000ed00

08003344 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800334e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003352:	2b00      	cmp	r3, #0
 8003354:	db0b      	blt.n	800336e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003356:	79fb      	ldrb	r3, [r7, #7]
 8003358:	f003 021f 	and.w	r2, r3, #31
 800335c:	4907      	ldr	r1, [pc, #28]	; (800337c <__NVIC_EnableIRQ+0x38>)
 800335e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003362:	095b      	lsrs	r3, r3, #5
 8003364:	2001      	movs	r0, #1
 8003366:	fa00 f202 	lsl.w	r2, r0, r2
 800336a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	e000e100 	.word	0xe000e100

08003380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	6039      	str	r1, [r7, #0]
 800338a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800338c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003390:	2b00      	cmp	r3, #0
 8003392:	db0a      	blt.n	80033aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	b2da      	uxtb	r2, r3
 8003398:	490c      	ldr	r1, [pc, #48]	; (80033cc <__NVIC_SetPriority+0x4c>)
 800339a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339e:	0112      	lsls	r2, r2, #4
 80033a0:	b2d2      	uxtb	r2, r2
 80033a2:	440b      	add	r3, r1
 80033a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033a8:	e00a      	b.n	80033c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	b2da      	uxtb	r2, r3
 80033ae:	4908      	ldr	r1, [pc, #32]	; (80033d0 <__NVIC_SetPriority+0x50>)
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	3b04      	subs	r3, #4
 80033b8:	0112      	lsls	r2, r2, #4
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	440b      	add	r3, r1
 80033be:	761a      	strb	r2, [r3, #24]
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr
 80033cc:	e000e100 	.word	0xe000e100
 80033d0:	e000ed00 	.word	0xe000ed00

080033d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b089      	sub	sp, #36	; 0x24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	f1c3 0307 	rsb	r3, r3, #7
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	bf28      	it	cs
 80033f2:	2304      	movcs	r3, #4
 80033f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	3304      	adds	r3, #4
 80033fa:	2b06      	cmp	r3, #6
 80033fc:	d902      	bls.n	8003404 <NVIC_EncodePriority+0x30>
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	3b03      	subs	r3, #3
 8003402:	e000      	b.n	8003406 <NVIC_EncodePriority+0x32>
 8003404:	2300      	movs	r3, #0
 8003406:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003408:	f04f 32ff 	mov.w	r2, #4294967295
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	43da      	mvns	r2, r3
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	401a      	ands	r2, r3
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800341c:	f04f 31ff 	mov.w	r1, #4294967295
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	fa01 f303 	lsl.w	r3, r1, r3
 8003426:	43d9      	mvns	r1, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800342c:	4313      	orrs	r3, r2
         );
}
 800342e:	4618      	mov	r0, r3
 8003430:	3724      	adds	r7, #36	; 0x24
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3b01      	subs	r3, #1
 8003448:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800344c:	d301      	bcc.n	8003452 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800344e:	2301      	movs	r3, #1
 8003450:	e00f      	b.n	8003472 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003452:	4a0a      	ldr	r2, [pc, #40]	; (800347c <SysTick_Config+0x40>)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3b01      	subs	r3, #1
 8003458:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800345a:	210f      	movs	r1, #15
 800345c:	f04f 30ff 	mov.w	r0, #4294967295
 8003460:	f7ff ff8e 	bl	8003380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003464:	4b05      	ldr	r3, [pc, #20]	; (800347c <SysTick_Config+0x40>)
 8003466:	2200      	movs	r2, #0
 8003468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800346a:	4b04      	ldr	r3, [pc, #16]	; (800347c <SysTick_Config+0x40>)
 800346c:	2207      	movs	r2, #7
 800346e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	e000e010 	.word	0xe000e010

08003480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f7ff ff29 	bl	80032e0 <__NVIC_SetPriorityGrouping>
}
 800348e:	bf00      	nop
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003496:	b580      	push	{r7, lr}
 8003498:	b086      	sub	sp, #24
 800349a:	af00      	add	r7, sp, #0
 800349c:	4603      	mov	r3, r0
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
 80034a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034a8:	f7ff ff3e 	bl	8003328 <__NVIC_GetPriorityGrouping>
 80034ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	6978      	ldr	r0, [r7, #20]
 80034b4:	f7ff ff8e 	bl	80033d4 <NVIC_EncodePriority>
 80034b8:	4602      	mov	r2, r0
 80034ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff ff5d 	bl	8003380 <__NVIC_SetPriority>
}
 80034c6:	bf00      	nop
 80034c8:	3718      	adds	r7, #24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b082      	sub	sp, #8
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	4603      	mov	r3, r0
 80034d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff ff31 	bl	8003344 <__NVIC_EnableIRQ>
}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b082      	sub	sp, #8
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7ff ffa2 	bl	800343c <SysTick_Config>
 80034f8:	4603      	mov	r3, r0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003502:	b580      	push	{r7, lr}
 8003504:	b084      	sub	sp, #16
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003510:	f7ff feb6 	bl	8003280 <HAL_GetTick>
 8003514:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d008      	beq.n	8003534 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2280      	movs	r2, #128	; 0x80
 8003526:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e052      	b.n	80035da <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0216 	bic.w	r2, r2, #22
 8003542:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695a      	ldr	r2, [r3, #20]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003552:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	2b00      	cmp	r3, #0
 800355a:	d103      	bne.n	8003564 <HAL_DMA_Abort+0x62>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003560:	2b00      	cmp	r3, #0
 8003562:	d007      	beq.n	8003574 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0208 	bic.w	r2, r2, #8
 8003572:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003584:	e013      	b.n	80035ae <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003586:	f7ff fe7b 	bl	8003280 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b05      	cmp	r3, #5
 8003592:	d90c      	bls.n	80035ae <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2220      	movs	r2, #32
 8003598:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2203      	movs	r2, #3
 80035a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e015      	b.n	80035da <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1e4      	bne.n	8003586 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c0:	223f      	movs	r2, #63	; 0x3f
 80035c2:	409a      	lsls	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d004      	beq.n	8003600 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2280      	movs	r2, #128	; 0x80
 80035fa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e00c      	b.n	800361a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2205      	movs	r2, #5
 8003604:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0201 	bic.w	r2, r2, #1
 8003616:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
	...

08003628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003628:	b480      	push	{r7}
 800362a:	b089      	sub	sp, #36	; 0x24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800363e:	2300      	movs	r3, #0
 8003640:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003642:	2300      	movs	r3, #0
 8003644:	61fb      	str	r3, [r7, #28]
 8003646:	e175      	b.n	8003934 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003648:	2201      	movs	r2, #1
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4013      	ands	r3, r2
 800365a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	429a      	cmp	r2, r3
 8003662:	f040 8164 	bne.w	800392e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d00b      	beq.n	8003686 <HAL_GPIO_Init+0x5e>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b02      	cmp	r3, #2
 8003674:	d007      	beq.n	8003686 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800367a:	2b11      	cmp	r3, #17
 800367c:	d003      	beq.n	8003686 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	2b12      	cmp	r3, #18
 8003684:	d130      	bne.n	80036e8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	2203      	movs	r2, #3
 8003692:	fa02 f303 	lsl.w	r3, r2, r3
 8003696:	43db      	mvns	r3, r3
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	4013      	ands	r3, r2
 800369c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036bc:	2201      	movs	r2, #1
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	4013      	ands	r3, r2
 80036ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	091b      	lsrs	r3, r3, #4
 80036d2:	f003 0201 	and.w	r2, r3, #1
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	2203      	movs	r2, #3
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4013      	ands	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4313      	orrs	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b02      	cmp	r3, #2
 800371e:	d003      	beq.n	8003728 <HAL_GPIO_Init+0x100>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	2b12      	cmp	r3, #18
 8003726:	d123      	bne.n	8003770 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	08da      	lsrs	r2, r3, #3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3208      	adds	r2, #8
 8003730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	220f      	movs	r2, #15
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	08da      	lsrs	r2, r3, #3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3208      	adds	r2, #8
 800376a:	69b9      	ldr	r1, [r7, #24]
 800376c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	2203      	movs	r2, #3
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	43db      	mvns	r3, r3
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4013      	ands	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 0203 	and.w	r2, r3, #3
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	4313      	orrs	r3, r2
 800379c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 80be 	beq.w	800392e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037b2:	4b66      	ldr	r3, [pc, #408]	; (800394c <HAL_GPIO_Init+0x324>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b6:	4a65      	ldr	r2, [pc, #404]	; (800394c <HAL_GPIO_Init+0x324>)
 80037b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037bc:	6453      	str	r3, [r2, #68]	; 0x44
 80037be:	4b63      	ldr	r3, [pc, #396]	; (800394c <HAL_GPIO_Init+0x324>)
 80037c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80037ca:	4a61      	ldr	r2, [pc, #388]	; (8003950 <HAL_GPIO_Init+0x328>)
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	089b      	lsrs	r3, r3, #2
 80037d0:	3302      	adds	r3, #2
 80037d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	220f      	movs	r2, #15
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	4013      	ands	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a58      	ldr	r2, [pc, #352]	; (8003954 <HAL_GPIO_Init+0x32c>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d037      	beq.n	8003866 <HAL_GPIO_Init+0x23e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a57      	ldr	r2, [pc, #348]	; (8003958 <HAL_GPIO_Init+0x330>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d031      	beq.n	8003862 <HAL_GPIO_Init+0x23a>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a56      	ldr	r2, [pc, #344]	; (800395c <HAL_GPIO_Init+0x334>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d02b      	beq.n	800385e <HAL_GPIO_Init+0x236>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a55      	ldr	r2, [pc, #340]	; (8003960 <HAL_GPIO_Init+0x338>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d025      	beq.n	800385a <HAL_GPIO_Init+0x232>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a54      	ldr	r2, [pc, #336]	; (8003964 <HAL_GPIO_Init+0x33c>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d01f      	beq.n	8003856 <HAL_GPIO_Init+0x22e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a53      	ldr	r2, [pc, #332]	; (8003968 <HAL_GPIO_Init+0x340>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d019      	beq.n	8003852 <HAL_GPIO_Init+0x22a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a52      	ldr	r2, [pc, #328]	; (800396c <HAL_GPIO_Init+0x344>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d013      	beq.n	800384e <HAL_GPIO_Init+0x226>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a51      	ldr	r2, [pc, #324]	; (8003970 <HAL_GPIO_Init+0x348>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d00d      	beq.n	800384a <HAL_GPIO_Init+0x222>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a50      	ldr	r2, [pc, #320]	; (8003974 <HAL_GPIO_Init+0x34c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d007      	beq.n	8003846 <HAL_GPIO_Init+0x21e>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a4f      	ldr	r2, [pc, #316]	; (8003978 <HAL_GPIO_Init+0x350>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d101      	bne.n	8003842 <HAL_GPIO_Init+0x21a>
 800383e:	2309      	movs	r3, #9
 8003840:	e012      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003842:	230a      	movs	r3, #10
 8003844:	e010      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003846:	2308      	movs	r3, #8
 8003848:	e00e      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800384a:	2307      	movs	r3, #7
 800384c:	e00c      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800384e:	2306      	movs	r3, #6
 8003850:	e00a      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003852:	2305      	movs	r3, #5
 8003854:	e008      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003856:	2304      	movs	r3, #4
 8003858:	e006      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800385a:	2303      	movs	r3, #3
 800385c:	e004      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800385e:	2302      	movs	r3, #2
 8003860:	e002      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003866:	2300      	movs	r3, #0
 8003868:	69fa      	ldr	r2, [r7, #28]
 800386a:	f002 0203 	and.w	r2, r2, #3
 800386e:	0092      	lsls	r2, r2, #2
 8003870:	4093      	lsls	r3, r2
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	4313      	orrs	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003878:	4935      	ldr	r1, [pc, #212]	; (8003950 <HAL_GPIO_Init+0x328>)
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	089b      	lsrs	r3, r3, #2
 800387e:	3302      	adds	r3, #2
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003886:	4b3d      	ldr	r3, [pc, #244]	; (800397c <HAL_GPIO_Init+0x354>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	43db      	mvns	r3, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d003      	beq.n	80038aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038aa:	4a34      	ldr	r2, [pc, #208]	; (800397c <HAL_GPIO_Init+0x354>)
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80038b0:	4b32      	ldr	r3, [pc, #200]	; (800397c <HAL_GPIO_Init+0x354>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	43db      	mvns	r3, r3
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	4013      	ands	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038d4:	4a29      	ldr	r2, [pc, #164]	; (800397c <HAL_GPIO_Init+0x354>)
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038da:	4b28      	ldr	r3, [pc, #160]	; (800397c <HAL_GPIO_Init+0x354>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	43db      	mvns	r3, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4013      	ands	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038fe:	4a1f      	ldr	r2, [pc, #124]	; (800397c <HAL_GPIO_Init+0x354>)
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003904:	4b1d      	ldr	r3, [pc, #116]	; (800397c <HAL_GPIO_Init+0x354>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	43db      	mvns	r3, r3
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4013      	ands	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003928:	4a14      	ldr	r2, [pc, #80]	; (800397c <HAL_GPIO_Init+0x354>)
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	3301      	adds	r3, #1
 8003932:	61fb      	str	r3, [r7, #28]
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	2b0f      	cmp	r3, #15
 8003938:	f67f ae86 	bls.w	8003648 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800393c:	bf00      	nop
 800393e:	bf00      	nop
 8003940:	3724      	adds	r7, #36	; 0x24
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40023800 	.word	0x40023800
 8003950:	40013800 	.word	0x40013800
 8003954:	40020000 	.word	0x40020000
 8003958:	40020400 	.word	0x40020400
 800395c:	40020800 	.word	0x40020800
 8003960:	40020c00 	.word	0x40020c00
 8003964:	40021000 	.word	0x40021000
 8003968:	40021400 	.word	0x40021400
 800396c:	40021800 	.word	0x40021800
 8003970:	40021c00 	.word	0x40021c00
 8003974:	40022000 	.word	0x40022000
 8003978:	40022400 	.word	0x40022400
 800397c:	40013c00 	.word	0x40013c00

08003980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	807b      	strh	r3, [r7, #2]
 800398c:	4613      	mov	r3, r2
 800398e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003990:	787b      	ldrb	r3, [r7, #1]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003996:	887a      	ldrh	r2, [r7, #2]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800399c:	e003      	b.n	80039a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800399e:	887b      	ldrh	r3, [r7, #2]
 80039a0:	041a      	lsls	r2, r3, #16
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	619a      	str	r2, [r3, #24]
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
	...

080039b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80039be:	4b08      	ldr	r3, [pc, #32]	; (80039e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	88fb      	ldrh	r3, [r7, #6]
 80039c4:	4013      	ands	r3, r2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d006      	beq.n	80039d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039ca:	4a05      	ldr	r2, [pc, #20]	; (80039e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039cc:	88fb      	ldrh	r3, [r7, #6]
 80039ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039d0:	88fb      	ldrh	r3, [r7, #6]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 f806 	bl	80039e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80039d8:	bf00      	nop
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40013c00 	.word	0x40013c00

080039e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80039ee:	bf00      	nop
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr

080039fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80039fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039fc:	b08f      	sub	sp, #60	; 0x3c
 80039fe:	af0a      	add	r7, sp, #40	; 0x28
 8003a00:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e116      	b.n	8003c3a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d106      	bne.n	8003a2c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7ff fb54 	bl	80030d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2203      	movs	r2, #3
 8003a30:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d102      	bne.n	8003a46 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f004 fbda 	bl	8008204 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	603b      	str	r3, [r7, #0]
 8003a56:	687e      	ldr	r6, [r7, #4]
 8003a58:	466d      	mov	r5, sp
 8003a5a:	f106 0410 	add.w	r4, r6, #16
 8003a5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a66:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a6a:	e885 0003 	stmia.w	r5, {r0, r1}
 8003a6e:	1d33      	adds	r3, r6, #4
 8003a70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a72:	6838      	ldr	r0, [r7, #0]
 8003a74:	f004 fb6e 	bl	8008154 <USB_CoreInit>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d005      	beq.n	8003a8a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2202      	movs	r2, #2
 8003a82:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e0d7      	b.n	8003c3a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2100      	movs	r1, #0
 8003a90:	4618      	mov	r0, r3
 8003a92:	f004 fbc8 	bl	8008226 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a96:	2300      	movs	r3, #0
 8003a98:	73fb      	strb	r3, [r7, #15]
 8003a9a:	e04a      	b.n	8003b32 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a9c:	7bfa      	ldrb	r2, [r7, #15]
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	1a9b      	subs	r3, r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	333d      	adds	r3, #61	; 0x3d
 8003aac:	2201      	movs	r2, #1
 8003aae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003ab0:	7bfa      	ldrb	r2, [r7, #15]
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	1a9b      	subs	r3, r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	333c      	adds	r3, #60	; 0x3c
 8003ac0:	7bfa      	ldrb	r2, [r7, #15]
 8003ac2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003ac4:	7bfa      	ldrb	r2, [r7, #15]
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
 8003ac8:	b298      	uxth	r0, r3
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	4613      	mov	r3, r2
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	1a9b      	subs	r3, r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	3342      	adds	r3, #66	; 0x42
 8003ad8:	4602      	mov	r2, r0
 8003ada:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003adc:	7bfa      	ldrb	r2, [r7, #15]
 8003ade:	6879      	ldr	r1, [r7, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	1a9b      	subs	r3, r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	440b      	add	r3, r1
 8003aea:	333f      	adds	r3, #63	; 0x3f
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003af0:	7bfa      	ldrb	r2, [r7, #15]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	3344      	adds	r3, #68	; 0x44
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b04:	7bfa      	ldrb	r2, [r7, #15]
 8003b06:	6879      	ldr	r1, [r7, #4]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	1a9b      	subs	r3, r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	3348      	adds	r3, #72	; 0x48
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b18:	7bfa      	ldrb	r2, [r7, #15]
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	1a9b      	subs	r3, r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	3350      	adds	r3, #80	; 0x50
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	73fb      	strb	r3, [r7, #15]
 8003b32:	7bfa      	ldrb	r2, [r7, #15]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d3af      	bcc.n	8003a9c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	73fb      	strb	r3, [r7, #15]
 8003b40:	e044      	b.n	8003bcc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b42:	7bfa      	ldrb	r2, [r7, #15]
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4613      	mov	r3, r2
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	1a9b      	subs	r3, r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003b54:	2200      	movs	r2, #0
 8003b56:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b58:	7bfa      	ldrb	r2, [r7, #15]
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	1a9b      	subs	r3, r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003b6a:	7bfa      	ldrb	r2, [r7, #15]
 8003b6c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b6e:	7bfa      	ldrb	r2, [r7, #15]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003b80:	2200      	movs	r2, #0
 8003b82:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b84:	7bfa      	ldrb	r2, [r7, #15]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b96:	2200      	movs	r2, #0
 8003b98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b9a:	7bfa      	ldrb	r2, [r7, #15]
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003bb0:	7bfa      	ldrb	r2, [r7, #15]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bc6:	7bfb      	ldrb	r3, [r7, #15]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	73fb      	strb	r3, [r7, #15]
 8003bcc:	7bfa      	ldrb	r2, [r7, #15]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d3b5      	bcc.n	8003b42 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	603b      	str	r3, [r7, #0]
 8003bdc:	687e      	ldr	r6, [r7, #4]
 8003bde:	466d      	mov	r5, sp
 8003be0:	f106 0410 	add.w	r4, r6, #16
 8003be4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003be6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003be8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bec:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003bf0:	e885 0003 	stmia.w	r5, {r0, r1}
 8003bf4:	1d33      	adds	r3, r6, #4
 8003bf6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bf8:	6838      	ldr	r0, [r7, #0]
 8003bfa:	f004 fb3f 	bl	800827c <USB_DevInit>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d005      	beq.n	8003c10 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e014      	b.n	8003c3a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d102      	bne.n	8003c2e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 f80b 	bl	8003c44 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f004 fcf1 	bl	800861a <USB_DevDisconnect>

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003c44 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003c72:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <HAL_PCDEx_ActivateLPM+0x44>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	10000003 	.word	0x10000003

08003c8c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c90:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a04      	ldr	r2, [pc, #16]	; (8003ca8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c9a:	6013      	str	r3, [r2, #0]
}
 8003c9c:	bf00      	nop
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	40007000 	.word	0x40007000

08003cac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003cb6:	4b23      	ldr	r3, [pc, #140]	; (8003d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cba:	4a22      	ldr	r2, [pc, #136]	; (8003d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cc2:	4b20      	ldr	r3, [pc, #128]	; (8003d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cca:	603b      	str	r3, [r7, #0]
 8003ccc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003cce:	4b1e      	ldr	r3, [pc, #120]	; (8003d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a1d      	ldr	r2, [pc, #116]	; (8003d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cd8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cda:	f7ff fad1 	bl	8003280 <HAL_GetTick>
 8003cde:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ce0:	e009      	b.n	8003cf6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ce2:	f7ff facd 	bl	8003280 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cf0:	d901      	bls.n	8003cf6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e022      	b.n	8003d3c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cf6:	4b14      	ldr	r3, [pc, #80]	; (8003d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d02:	d1ee      	bne.n	8003ce2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003d04:	4b10      	ldr	r3, [pc, #64]	; (8003d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a0f      	ldr	r2, [pc, #60]	; (8003d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d0e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d10:	f7ff fab6 	bl	8003280 <HAL_GetTick>
 8003d14:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d16:	e009      	b.n	8003d2c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003d18:	f7ff fab2 	bl	8003280 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d26:	d901      	bls.n	8003d2c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e007      	b.n	8003d3c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d2c:	4b06      	ldr	r3, [pc, #24]	; (8003d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d38:	d1ee      	bne.n	8003d18 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40023800 	.word	0x40023800
 8003d48:	40007000 	.word	0x40007000

08003d4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003d54:	2300      	movs	r3, #0
 8003d56:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e29b      	b.n	800429a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 8087 	beq.w	8003e7e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d70:	4b96      	ldr	r3, [pc, #600]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f003 030c 	and.w	r3, r3, #12
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d00c      	beq.n	8003d96 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d7c:	4b93      	ldr	r3, [pc, #588]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 030c 	and.w	r3, r3, #12
 8003d84:	2b08      	cmp	r3, #8
 8003d86:	d112      	bne.n	8003dae <HAL_RCC_OscConfig+0x62>
 8003d88:	4b90      	ldr	r3, [pc, #576]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d94:	d10b      	bne.n	8003dae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d96:	4b8d      	ldr	r3, [pc, #564]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d06c      	beq.n	8003e7c <HAL_RCC_OscConfig+0x130>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d168      	bne.n	8003e7c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e275      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db6:	d106      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x7a>
 8003db8:	4b84      	ldr	r3, [pc, #528]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a83      	ldr	r2, [pc, #524]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003dbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	e02e      	b.n	8003e24 <HAL_RCC_OscConfig+0xd8>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10c      	bne.n	8003de8 <HAL_RCC_OscConfig+0x9c>
 8003dce:	4b7f      	ldr	r3, [pc, #508]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a7e      	ldr	r2, [pc, #504]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003dd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	4b7c      	ldr	r3, [pc, #496]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a7b      	ldr	r2, [pc, #492]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003de0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	e01d      	b.n	8003e24 <HAL_RCC_OscConfig+0xd8>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003df0:	d10c      	bne.n	8003e0c <HAL_RCC_OscConfig+0xc0>
 8003df2:	4b76      	ldr	r3, [pc, #472]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a75      	ldr	r2, [pc, #468]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003df8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	4b73      	ldr	r3, [pc, #460]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a72      	ldr	r2, [pc, #456]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	e00b      	b.n	8003e24 <HAL_RCC_OscConfig+0xd8>
 8003e0c:	4b6f      	ldr	r3, [pc, #444]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a6e      	ldr	r2, [pc, #440]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e16:	6013      	str	r3, [r2, #0]
 8003e18:	4b6c      	ldr	r3, [pc, #432]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a6b      	ldr	r2, [pc, #428]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d013      	beq.n	8003e54 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e2c:	f7ff fa28 	bl	8003280 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e34:	f7ff fa24 	bl	8003280 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b64      	cmp	r3, #100	; 0x64
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e229      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e46:	4b61      	ldr	r3, [pc, #388]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d0f0      	beq.n	8003e34 <HAL_RCC_OscConfig+0xe8>
 8003e52:	e014      	b.n	8003e7e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e54:	f7ff fa14 	bl	8003280 <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e5c:	f7ff fa10 	bl	8003280 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	; 0x64
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e215      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e6e:	4b57      	ldr	r3, [pc, #348]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCC_OscConfig+0x110>
 8003e7a:	e000      	b.n	8003e7e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d069      	beq.n	8003f5e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e8a:	4b50      	ldr	r3, [pc, #320]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00b      	beq.n	8003eae <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e96:	4b4d      	ldr	r3, [pc, #308]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 030c 	and.w	r3, r3, #12
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d11c      	bne.n	8003edc <HAL_RCC_OscConfig+0x190>
 8003ea2:	4b4a      	ldr	r3, [pc, #296]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d116      	bne.n	8003edc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eae:	4b47      	ldr	r3, [pc, #284]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x17a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d001      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e1e9      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec6:	4b41      	ldr	r3, [pc, #260]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	493d      	ldr	r1, [pc, #244]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eda:	e040      	b.n	8003f5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d023      	beq.n	8003f2c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ee4:	4b39      	ldr	r3, [pc, #228]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a38      	ldr	r2, [pc, #224]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003eea:	f043 0301 	orr.w	r3, r3, #1
 8003eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef0:	f7ff f9c6 	bl	8003280 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ef8:	f7ff f9c2 	bl	8003280 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e1c7      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f0a:	4b30      	ldr	r3, [pc, #192]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f16:	4b2d      	ldr	r3, [pc, #180]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	4929      	ldr	r1, [pc, #164]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	600b      	str	r3, [r1, #0]
 8003f2a:	e018      	b.n	8003f5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f2c:	4b27      	ldr	r3, [pc, #156]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a26      	ldr	r2, [pc, #152]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f32:	f023 0301 	bic.w	r3, r3, #1
 8003f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7ff f9a2 	bl	8003280 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f40:	f7ff f99e 	bl	8003280 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e1a3      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f52:	4b1e      	ldr	r3, [pc, #120]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d038      	beq.n	8003fdc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d019      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f72:	4b16      	ldr	r3, [pc, #88]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f76:	4a15      	ldr	r2, [pc, #84]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f78:	f043 0301 	orr.w	r3, r3, #1
 8003f7c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f7e:	f7ff f97f 	bl	8003280 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f84:	e008      	b.n	8003f98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f86:	f7ff f97b 	bl	8003280 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e180      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f98:	4b0c      	ldr	r3, [pc, #48]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003f9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d0f0      	beq.n	8003f86 <HAL_RCC_OscConfig+0x23a>
 8003fa4:	e01a      	b.n	8003fdc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa6:	4b09      	ldr	r3, [pc, #36]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003fa8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003faa:	4a08      	ldr	r2, [pc, #32]	; (8003fcc <HAL_RCC_OscConfig+0x280>)
 8003fac:	f023 0301 	bic.w	r3, r3, #1
 8003fb0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb2:	f7ff f965 	bl	8003280 <HAL_GetTick>
 8003fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb8:	e00a      	b.n	8003fd0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fba:	f7ff f961 	bl	8003280 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d903      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e166      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
 8003fcc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd0:	4b92      	ldr	r3, [pc, #584]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8003fd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1ee      	bne.n	8003fba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0304 	and.w	r3, r3, #4
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 80a4 	beq.w	8004132 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fea:	4b8c      	ldr	r3, [pc, #560]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10d      	bne.n	8004012 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ff6:	4b89      	ldr	r3, [pc, #548]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffa:	4a88      	ldr	r2, [pc, #544]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8003ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004000:	6413      	str	r3, [r2, #64]	; 0x40
 8004002:	4b86      	ldr	r3, [pc, #536]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800400a:	60bb      	str	r3, [r7, #8]
 800400c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800400e:	2301      	movs	r3, #1
 8004010:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004012:	4b83      	ldr	r3, [pc, #524]	; (8004220 <HAL_RCC_OscConfig+0x4d4>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800401a:	2b00      	cmp	r3, #0
 800401c:	d118      	bne.n	8004050 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800401e:	4b80      	ldr	r3, [pc, #512]	; (8004220 <HAL_RCC_OscConfig+0x4d4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a7f      	ldr	r2, [pc, #508]	; (8004220 <HAL_RCC_OscConfig+0x4d4>)
 8004024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004028:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800402a:	f7ff f929 	bl	8003280 <HAL_GetTick>
 800402e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004030:	e008      	b.n	8004044 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004032:	f7ff f925 	bl	8003280 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	2b64      	cmp	r3, #100	; 0x64
 800403e:	d901      	bls.n	8004044 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e12a      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004044:	4b76      	ldr	r3, [pc, #472]	; (8004220 <HAL_RCC_OscConfig+0x4d4>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404c:	2b00      	cmp	r3, #0
 800404e:	d0f0      	beq.n	8004032 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d106      	bne.n	8004066 <HAL_RCC_OscConfig+0x31a>
 8004058:	4b70      	ldr	r3, [pc, #448]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 800405a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405c:	4a6f      	ldr	r2, [pc, #444]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 800405e:	f043 0301 	orr.w	r3, r3, #1
 8004062:	6713      	str	r3, [r2, #112]	; 0x70
 8004064:	e02d      	b.n	80040c2 <HAL_RCC_OscConfig+0x376>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10c      	bne.n	8004088 <HAL_RCC_OscConfig+0x33c>
 800406e:	4b6b      	ldr	r3, [pc, #428]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004072:	4a6a      	ldr	r2, [pc, #424]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004074:	f023 0301 	bic.w	r3, r3, #1
 8004078:	6713      	str	r3, [r2, #112]	; 0x70
 800407a:	4b68      	ldr	r3, [pc, #416]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 800407c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407e:	4a67      	ldr	r2, [pc, #412]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004080:	f023 0304 	bic.w	r3, r3, #4
 8004084:	6713      	str	r3, [r2, #112]	; 0x70
 8004086:	e01c      	b.n	80040c2 <HAL_RCC_OscConfig+0x376>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	2b05      	cmp	r3, #5
 800408e:	d10c      	bne.n	80040aa <HAL_RCC_OscConfig+0x35e>
 8004090:	4b62      	ldr	r3, [pc, #392]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004094:	4a61      	ldr	r2, [pc, #388]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004096:	f043 0304 	orr.w	r3, r3, #4
 800409a:	6713      	str	r3, [r2, #112]	; 0x70
 800409c:	4b5f      	ldr	r3, [pc, #380]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 800409e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a0:	4a5e      	ldr	r2, [pc, #376]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80040a2:	f043 0301 	orr.w	r3, r3, #1
 80040a6:	6713      	str	r3, [r2, #112]	; 0x70
 80040a8:	e00b      	b.n	80040c2 <HAL_RCC_OscConfig+0x376>
 80040aa:	4b5c      	ldr	r3, [pc, #368]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80040ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ae:	4a5b      	ldr	r2, [pc, #364]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80040b0:	f023 0301 	bic.w	r3, r3, #1
 80040b4:	6713      	str	r3, [r2, #112]	; 0x70
 80040b6:	4b59      	ldr	r3, [pc, #356]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80040b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ba:	4a58      	ldr	r2, [pc, #352]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80040bc:	f023 0304 	bic.w	r3, r3, #4
 80040c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d015      	beq.n	80040f6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ca:	f7ff f8d9 	bl	8003280 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040d0:	e00a      	b.n	80040e8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040d2:	f7ff f8d5 	bl	8003280 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d901      	bls.n	80040e8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e0d8      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e8:	4b4c      	ldr	r3, [pc, #304]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80040ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0ee      	beq.n	80040d2 <HAL_RCC_OscConfig+0x386>
 80040f4:	e014      	b.n	8004120 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f6:	f7ff f8c3 	bl	8003280 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040fc:	e00a      	b.n	8004114 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fe:	f7ff f8bf 	bl	8003280 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	f241 3288 	movw	r2, #5000	; 0x1388
 800410c:	4293      	cmp	r3, r2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e0c2      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004114:	4b41      	ldr	r3, [pc, #260]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1ee      	bne.n	80040fe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004120:	7dfb      	ldrb	r3, [r7, #23]
 8004122:	2b01      	cmp	r3, #1
 8004124:	d105      	bne.n	8004132 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004126:	4b3d      	ldr	r3, [pc, #244]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	4a3c      	ldr	r2, [pc, #240]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 800412c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004130:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80ae 	beq.w	8004298 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800413c:	4b37      	ldr	r3, [pc, #220]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f003 030c 	and.w	r3, r3, #12
 8004144:	2b08      	cmp	r3, #8
 8004146:	d06d      	beq.n	8004224 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	2b02      	cmp	r3, #2
 800414e:	d14b      	bne.n	80041e8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004150:	4b32      	ldr	r3, [pc, #200]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a31      	ldr	r2, [pc, #196]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004156:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800415a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800415c:	f7ff f890 	bl	8003280 <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004162:	e008      	b.n	8004176 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004164:	f7ff f88c 	bl	8003280 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b02      	cmp	r3, #2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e091      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004176:	4b29      	ldr	r3, [pc, #164]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1f0      	bne.n	8004164 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69da      	ldr	r2, [r3, #28]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004190:	019b      	lsls	r3, r3, #6
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004198:	085b      	lsrs	r3, r3, #1
 800419a:	3b01      	subs	r3, #1
 800419c:	041b      	lsls	r3, r3, #16
 800419e:	431a      	orrs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a4:	061b      	lsls	r3, r3, #24
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ac:	071b      	lsls	r3, r3, #28
 80041ae:	491b      	ldr	r1, [pc, #108]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b4:	4b19      	ldr	r3, [pc, #100]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a18      	ldr	r2, [pc, #96]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80041ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c0:	f7ff f85e 	bl	8003280 <HAL_GetTick>
 80041c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c8:	f7ff f85a 	bl	8003280 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e05f      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041da:	4b10      	ldr	r3, [pc, #64]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d0f0      	beq.n	80041c8 <HAL_RCC_OscConfig+0x47c>
 80041e6:	e057      	b.n	8004298 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e8:	4b0c      	ldr	r3, [pc, #48]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a0b      	ldr	r2, [pc, #44]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 80041ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f4:	f7ff f844 	bl	8003280 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041fc:	f7ff f840 	bl	8003280 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e045      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800420e:	4b03      	ldr	r3, [pc, #12]	; (800421c <HAL_RCC_OscConfig+0x4d0>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0x4b0>
 800421a:	e03d      	b.n	8004298 <HAL_RCC_OscConfig+0x54c>
 800421c:	40023800 	.word	0x40023800
 8004220:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004224:	4b1f      	ldr	r3, [pc, #124]	; (80042a4 <HAL_RCC_OscConfig+0x558>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d030      	beq.n	8004294 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800423c:	429a      	cmp	r2, r3
 800423e:	d129      	bne.n	8004294 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800424a:	429a      	cmp	r2, r3
 800424c:	d122      	bne.n	8004294 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004254:	4013      	ands	r3, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800425a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800425c:	4293      	cmp	r3, r2
 800425e:	d119      	bne.n	8004294 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426a:	085b      	lsrs	r3, r3, #1
 800426c:	3b01      	subs	r3, #1
 800426e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004270:	429a      	cmp	r2, r3
 8004272:	d10f      	bne.n	8004294 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004280:	429a      	cmp	r2, r3
 8004282:	d107      	bne.n	8004294 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004290:	429a      	cmp	r2, r3
 8004292:	d001      	beq.n	8004298 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e000      	b.n	800429a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3718      	adds	r7, #24
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40023800 	.word	0x40023800

080042a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e0d0      	b.n	8004462 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042c0:	4b6a      	ldr	r3, [pc, #424]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 030f 	and.w	r3, r3, #15
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d910      	bls.n	80042f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ce:	4b67      	ldr	r3, [pc, #412]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f023 020f 	bic.w	r2, r3, #15
 80042d6:	4965      	ldr	r1, [pc, #404]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	4313      	orrs	r3, r2
 80042dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042de:	4b63      	ldr	r3, [pc, #396]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 030f 	and.w	r3, r3, #15
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d001      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0b8      	b.n	8004462 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d020      	beq.n	800433e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0304 	and.w	r3, r3, #4
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004308:	4b59      	ldr	r3, [pc, #356]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	4a58      	ldr	r2, [pc, #352]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800430e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004312:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0308 	and.w	r3, r3, #8
 800431c:	2b00      	cmp	r3, #0
 800431e:	d005      	beq.n	800432c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004320:	4b53      	ldr	r3, [pc, #332]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	4a52      	ldr	r2, [pc, #328]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004326:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800432a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800432c:	4b50      	ldr	r3, [pc, #320]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	494d      	ldr	r1, [pc, #308]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800433a:	4313      	orrs	r3, r2
 800433c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d040      	beq.n	80043cc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d107      	bne.n	8004362 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004352:	4b47      	ldr	r3, [pc, #284]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d115      	bne.n	800438a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e07f      	b.n	8004462 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b02      	cmp	r3, #2
 8004368:	d107      	bne.n	800437a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800436a:	4b41      	ldr	r3, [pc, #260]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d109      	bne.n	800438a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e073      	b.n	8004462 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800437a:	4b3d      	ldr	r3, [pc, #244]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e06b      	b.n	8004462 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800438a:	4b39      	ldr	r3, [pc, #228]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f023 0203 	bic.w	r2, r3, #3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	4936      	ldr	r1, [pc, #216]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004398:	4313      	orrs	r3, r2
 800439a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800439c:	f7fe ff70 	bl	8003280 <HAL_GetTick>
 80043a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043a2:	e00a      	b.n	80043ba <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043a4:	f7fe ff6c 	bl	8003280 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e053      	b.n	8004462 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ba:	4b2d      	ldr	r3, [pc, #180]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 020c 	and.w	r2, r3, #12
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d1eb      	bne.n	80043a4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043cc:	4b27      	ldr	r3, [pc, #156]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 030f 	and.w	r3, r3, #15
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d210      	bcs.n	80043fc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043da:	4b24      	ldr	r3, [pc, #144]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f023 020f 	bic.w	r2, r3, #15
 80043e2:	4922      	ldr	r1, [pc, #136]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ea:	4b20      	ldr	r3, [pc, #128]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d001      	beq.n	80043fc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e032      	b.n	8004462 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b00      	cmp	r3, #0
 8004406:	d008      	beq.n	800441a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004408:	4b19      	ldr	r3, [pc, #100]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	4916      	ldr	r1, [pc, #88]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004416:	4313      	orrs	r3, r2
 8004418:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0308 	and.w	r3, r3, #8
 8004422:	2b00      	cmp	r3, #0
 8004424:	d009      	beq.n	800443a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004426:	4b12      	ldr	r3, [pc, #72]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	490e      	ldr	r1, [pc, #56]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004436:	4313      	orrs	r3, r2
 8004438:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800443a:	f000 f821 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 800443e:	4602      	mov	r2, r0
 8004440:	4b0b      	ldr	r3, [pc, #44]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	091b      	lsrs	r3, r3, #4
 8004446:	f003 030f 	and.w	r3, r3, #15
 800444a:	490a      	ldr	r1, [pc, #40]	; (8004474 <HAL_RCC_ClockConfig+0x1cc>)
 800444c:	5ccb      	ldrb	r3, [r1, r3]
 800444e:	fa22 f303 	lsr.w	r3, r2, r3
 8004452:	4a09      	ldr	r2, [pc, #36]	; (8004478 <HAL_RCC_ClockConfig+0x1d0>)
 8004454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004456:	4b09      	ldr	r3, [pc, #36]	; (800447c <HAL_RCC_ClockConfig+0x1d4>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7fe fecc 	bl	80031f8 <HAL_InitTick>

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	40023c00 	.word	0x40023c00
 8004470:	40023800 	.word	0x40023800
 8004474:	0800d820 	.word	0x0800d820
 8004478:	2000004c 	.word	0x2000004c
 800447c:	20000050 	.word	0x20000050

08004480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004480:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004484:	b084      	sub	sp, #16
 8004486:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004488:	2300      	movs	r3, #0
 800448a:	607b      	str	r3, [r7, #4]
 800448c:	2300      	movs	r3, #0
 800448e:	60fb      	str	r3, [r7, #12]
 8004490:	2300      	movs	r3, #0
 8004492:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004494:	2300      	movs	r3, #0
 8004496:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004498:	4b67      	ldr	r3, [pc, #412]	; (8004638 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 030c 	and.w	r3, r3, #12
 80044a0:	2b08      	cmp	r3, #8
 80044a2:	d00d      	beq.n	80044c0 <HAL_RCC_GetSysClockFreq+0x40>
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	f200 80bd 	bhi.w	8004624 <HAL_RCC_GetSysClockFreq+0x1a4>
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d002      	beq.n	80044b4 <HAL_RCC_GetSysClockFreq+0x34>
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d003      	beq.n	80044ba <HAL_RCC_GetSysClockFreq+0x3a>
 80044b2:	e0b7      	b.n	8004624 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044b4:	4b61      	ldr	r3, [pc, #388]	; (800463c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80044b6:	60bb      	str	r3, [r7, #8]
      break;
 80044b8:	e0b7      	b.n	800462a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044ba:	4b61      	ldr	r3, [pc, #388]	; (8004640 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80044bc:	60bb      	str	r3, [r7, #8]
      break;
 80044be:	e0b4      	b.n	800462a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044c0:	4b5d      	ldr	r3, [pc, #372]	; (8004638 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044c8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80044ca:	4b5b      	ldr	r3, [pc, #364]	; (8004638 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d04d      	beq.n	8004572 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044d6:	4b58      	ldr	r3, [pc, #352]	; (8004638 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	099b      	lsrs	r3, r3, #6
 80044dc:	461a      	mov	r2, r3
 80044de:	f04f 0300 	mov.w	r3, #0
 80044e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80044e6:	f04f 0100 	mov.w	r1, #0
 80044ea:	ea02 0800 	and.w	r8, r2, r0
 80044ee:	ea03 0901 	and.w	r9, r3, r1
 80044f2:	4640      	mov	r0, r8
 80044f4:	4649      	mov	r1, r9
 80044f6:	f04f 0200 	mov.w	r2, #0
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	014b      	lsls	r3, r1, #5
 8004500:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004504:	0142      	lsls	r2, r0, #5
 8004506:	4610      	mov	r0, r2
 8004508:	4619      	mov	r1, r3
 800450a:	ebb0 0008 	subs.w	r0, r0, r8
 800450e:	eb61 0109 	sbc.w	r1, r1, r9
 8004512:	f04f 0200 	mov.w	r2, #0
 8004516:	f04f 0300 	mov.w	r3, #0
 800451a:	018b      	lsls	r3, r1, #6
 800451c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004520:	0182      	lsls	r2, r0, #6
 8004522:	1a12      	subs	r2, r2, r0
 8004524:	eb63 0301 	sbc.w	r3, r3, r1
 8004528:	f04f 0000 	mov.w	r0, #0
 800452c:	f04f 0100 	mov.w	r1, #0
 8004530:	00d9      	lsls	r1, r3, #3
 8004532:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004536:	00d0      	lsls	r0, r2, #3
 8004538:	4602      	mov	r2, r0
 800453a:	460b      	mov	r3, r1
 800453c:	eb12 0208 	adds.w	r2, r2, r8
 8004540:	eb43 0309 	adc.w	r3, r3, r9
 8004544:	f04f 0000 	mov.w	r0, #0
 8004548:	f04f 0100 	mov.w	r1, #0
 800454c:	0259      	lsls	r1, r3, #9
 800454e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004552:	0250      	lsls	r0, r2, #9
 8004554:	4602      	mov	r2, r0
 8004556:	460b      	mov	r3, r1
 8004558:	4610      	mov	r0, r2
 800455a:	4619      	mov	r1, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	461a      	mov	r2, r3
 8004560:	f04f 0300 	mov.w	r3, #0
 8004564:	f7fc f880 	bl	8000668 <__aeabi_uldivmod>
 8004568:	4602      	mov	r2, r0
 800456a:	460b      	mov	r3, r1
 800456c:	4613      	mov	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	e04a      	b.n	8004608 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004572:	4b31      	ldr	r3, [pc, #196]	; (8004638 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	099b      	lsrs	r3, r3, #6
 8004578:	461a      	mov	r2, r3
 800457a:	f04f 0300 	mov.w	r3, #0
 800457e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004582:	f04f 0100 	mov.w	r1, #0
 8004586:	ea02 0400 	and.w	r4, r2, r0
 800458a:	ea03 0501 	and.w	r5, r3, r1
 800458e:	4620      	mov	r0, r4
 8004590:	4629      	mov	r1, r5
 8004592:	f04f 0200 	mov.w	r2, #0
 8004596:	f04f 0300 	mov.w	r3, #0
 800459a:	014b      	lsls	r3, r1, #5
 800459c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80045a0:	0142      	lsls	r2, r0, #5
 80045a2:	4610      	mov	r0, r2
 80045a4:	4619      	mov	r1, r3
 80045a6:	1b00      	subs	r0, r0, r4
 80045a8:	eb61 0105 	sbc.w	r1, r1, r5
 80045ac:	f04f 0200 	mov.w	r2, #0
 80045b0:	f04f 0300 	mov.w	r3, #0
 80045b4:	018b      	lsls	r3, r1, #6
 80045b6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80045ba:	0182      	lsls	r2, r0, #6
 80045bc:	1a12      	subs	r2, r2, r0
 80045be:	eb63 0301 	sbc.w	r3, r3, r1
 80045c2:	f04f 0000 	mov.w	r0, #0
 80045c6:	f04f 0100 	mov.w	r1, #0
 80045ca:	00d9      	lsls	r1, r3, #3
 80045cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045d0:	00d0      	lsls	r0, r2, #3
 80045d2:	4602      	mov	r2, r0
 80045d4:	460b      	mov	r3, r1
 80045d6:	1912      	adds	r2, r2, r4
 80045d8:	eb45 0303 	adc.w	r3, r5, r3
 80045dc:	f04f 0000 	mov.w	r0, #0
 80045e0:	f04f 0100 	mov.w	r1, #0
 80045e4:	0299      	lsls	r1, r3, #10
 80045e6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80045ea:	0290      	lsls	r0, r2, #10
 80045ec:	4602      	mov	r2, r0
 80045ee:	460b      	mov	r3, r1
 80045f0:	4610      	mov	r0, r2
 80045f2:	4619      	mov	r1, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	461a      	mov	r2, r3
 80045f8:	f04f 0300 	mov.w	r3, #0
 80045fc:	f7fc f834 	bl	8000668 <__aeabi_uldivmod>
 8004600:	4602      	mov	r2, r0
 8004602:	460b      	mov	r3, r1
 8004604:	4613      	mov	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004608:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	f003 0303 	and.w	r3, r3, #3
 8004612:	3301      	adds	r3, #1
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004620:	60bb      	str	r3, [r7, #8]
      break;
 8004622:	e002      	b.n	800462a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004624:	4b05      	ldr	r3, [pc, #20]	; (800463c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004626:	60bb      	str	r3, [r7, #8]
      break;
 8004628:	bf00      	nop
    }
  }
  return sysclockfreq;
 800462a:	68bb      	ldr	r3, [r7, #8]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004636:	bf00      	nop
 8004638:	40023800 	.word	0x40023800
 800463c:	00f42400 	.word	0x00f42400
 8004640:	007a1200 	.word	0x007a1200

08004644 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004648:	4b03      	ldr	r3, [pc, #12]	; (8004658 <HAL_RCC_GetHCLKFreq+0x14>)
 800464a:	681b      	ldr	r3, [r3, #0]
}
 800464c:	4618      	mov	r0, r3
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	2000004c 	.word	0x2000004c

0800465c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004660:	f7ff fff0 	bl	8004644 <HAL_RCC_GetHCLKFreq>
 8004664:	4602      	mov	r2, r0
 8004666:	4b05      	ldr	r3, [pc, #20]	; (800467c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	0a9b      	lsrs	r3, r3, #10
 800466c:	f003 0307 	and.w	r3, r3, #7
 8004670:	4903      	ldr	r1, [pc, #12]	; (8004680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004672:	5ccb      	ldrb	r3, [r1, r3]
 8004674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004678:	4618      	mov	r0, r3
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40023800 	.word	0x40023800
 8004680:	0800d830 	.word	0x0800d830

08004684 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004688:	f7ff ffdc 	bl	8004644 <HAL_RCC_GetHCLKFreq>
 800468c:	4602      	mov	r2, r0
 800468e:	4b05      	ldr	r3, [pc, #20]	; (80046a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	0b5b      	lsrs	r3, r3, #13
 8004694:	f003 0307 	and.w	r3, r3, #7
 8004698:	4903      	ldr	r1, [pc, #12]	; (80046a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800469a:	5ccb      	ldrb	r3, [r1, r3]
 800469c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	40023800 	.word	0x40023800
 80046a8:	0800d830 	.word	0x0800d830

080046ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b088      	sub	sp, #32
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80046b4:	2300      	movs	r3, #0
 80046b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80046b8:	2300      	movs	r3, #0
 80046ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80046bc:	2300      	movs	r3, #0
 80046be:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80046c0:	2300      	movs	r3, #0
 80046c2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80046c4:	2300      	movs	r3, #0
 80046c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d012      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80046d4:	4b69      	ldr	r3, [pc, #420]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	4a68      	ldr	r2, [pc, #416]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046da:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80046de:	6093      	str	r3, [r2, #8]
 80046e0:	4b66      	ldr	r3, [pc, #408]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e8:	4964      	ldr	r1, [pc, #400]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80046f6:	2301      	movs	r3, #1
 80046f8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d017      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004706:	4b5d      	ldr	r3, [pc, #372]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004708:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800470c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004714:	4959      	ldr	r1, [pc, #356]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004716:	4313      	orrs	r3, r2
 8004718:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004720:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004724:	d101      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004726:	2301      	movs	r3, #1
 8004728:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004732:	2301      	movs	r3, #1
 8004734:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d017      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004742:	4b4e      	ldr	r3, [pc, #312]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004744:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004748:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004750:	494a      	ldr	r1, [pc, #296]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004752:	4313      	orrs	r3, r2
 8004754:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004760:	d101      	bne.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004762:	2301      	movs	r3, #1
 8004764:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800476e:	2301      	movs	r3, #1
 8004770:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800477e:	2301      	movs	r3, #1
 8004780:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0320 	and.w	r3, r3, #32
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 808b 	beq.w	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004790:	4b3a      	ldr	r3, [pc, #232]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004794:	4a39      	ldr	r2, [pc, #228]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800479a:	6413      	str	r3, [r2, #64]	; 0x40
 800479c:	4b37      	ldr	r3, [pc, #220]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800479e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80047a8:	4b35      	ldr	r3, [pc, #212]	; (8004880 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a34      	ldr	r2, [pc, #208]	; (8004880 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80047ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047b4:	f7fe fd64 	bl	8003280 <HAL_GetTick>
 80047b8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80047ba:	e008      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047bc:	f7fe fd60 	bl	8003280 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b64      	cmp	r3, #100	; 0x64
 80047c8:	d901      	bls.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e38f      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80047ce:	4b2c      	ldr	r3, [pc, #176]	; (8004880 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d0f0      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80047da:	4b28      	ldr	r3, [pc, #160]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047e2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d035      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d02e      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047f8:	4b20      	ldr	r3, [pc, #128]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004800:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004802:	4b1e      	ldr	r3, [pc, #120]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004806:	4a1d      	ldr	r2, [pc, #116]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800480c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800480e:	4b1b      	ldr	r3, [pc, #108]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004812:	4a1a      	ldr	r2, [pc, #104]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004818:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800481a:	4a18      	ldr	r2, [pc, #96]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004820:	4b16      	ldr	r3, [pc, #88]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004824:	f003 0301 	and.w	r3, r3, #1
 8004828:	2b01      	cmp	r3, #1
 800482a:	d114      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482c:	f7fe fd28 	bl	8003280 <HAL_GetTick>
 8004830:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004832:	e00a      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004834:	f7fe fd24 	bl	8003280 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d901      	bls.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e351      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800484a:	4b0c      	ldr	r3, [pc, #48]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800484c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0ee      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800485e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004862:	d111      	bne.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004864:	4b05      	ldr	r3, [pc, #20]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004870:	4b04      	ldr	r3, [pc, #16]	; (8004884 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004872:	400b      	ands	r3, r1
 8004874:	4901      	ldr	r1, [pc, #4]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004876:	4313      	orrs	r3, r2
 8004878:	608b      	str	r3, [r1, #8]
 800487a:	e00b      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800487c:	40023800 	.word	0x40023800
 8004880:	40007000 	.word	0x40007000
 8004884:	0ffffcff 	.word	0x0ffffcff
 8004888:	4bb3      	ldr	r3, [pc, #716]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	4ab2      	ldr	r2, [pc, #712]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800488e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004892:	6093      	str	r3, [r2, #8]
 8004894:	4bb0      	ldr	r3, [pc, #704]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004896:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048a0:	49ad      	ldr	r1, [pc, #692]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0310 	and.w	r3, r3, #16
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d010      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80048b2:	4ba9      	ldr	r3, [pc, #676]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048b8:	4aa7      	ldr	r2, [pc, #668]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048be:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80048c2:	4ba5      	ldr	r3, [pc, #660]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048cc:	49a2      	ldr	r1, [pc, #648]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00a      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048e0:	4b9d      	ldr	r3, [pc, #628]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048ee:	499a      	ldr	r1, [pc, #616]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00a      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004902:	4b95      	ldr	r3, [pc, #596]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004908:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004910:	4991      	ldr	r1, [pc, #580]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004912:	4313      	orrs	r3, r2
 8004914:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00a      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004924:	4b8c      	ldr	r3, [pc, #560]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004932:	4989      	ldr	r1, [pc, #548]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004934:	4313      	orrs	r3, r2
 8004936:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004946:	4b84      	ldr	r3, [pc, #528]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800494c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004954:	4980      	ldr	r1, [pc, #512]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004956:	4313      	orrs	r3, r2
 8004958:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00a      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004968:	4b7b      	ldr	r3, [pc, #492]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800496a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800496e:	f023 0203 	bic.w	r2, r3, #3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004976:	4978      	ldr	r1, [pc, #480]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800498a:	4b73      	ldr	r3, [pc, #460]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800498c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004990:	f023 020c 	bic.w	r2, r3, #12
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004998:	496f      	ldr	r1, [pc, #444]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049ac:	4b6a      	ldr	r3, [pc, #424]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ba:	4967      	ldr	r1, [pc, #412]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049ce:	4b62      	ldr	r3, [pc, #392]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049dc:	495e      	ldr	r1, [pc, #376]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00a      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049f0:	4b59      	ldr	r3, [pc, #356]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fe:	4956      	ldr	r1, [pc, #344]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004a12:	4b51      	ldr	r3, [pc, #324]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a18:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a20:	494d      	ldr	r1, [pc, #308]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004a34:	4b48      	ldr	r3, [pc, #288]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a3a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a42:	4945      	ldr	r1, [pc, #276]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004a56:	4b40      	ldr	r3, [pc, #256]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a64:	493c      	ldr	r1, [pc, #240]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a78:	4b37      	ldr	r3, [pc, #220]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a86:	4934      	ldr	r1, [pc, #208]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d011      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004a9a:	4b2f      	ldr	r3, [pc, #188]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004aa8:	492b      	ldr	r1, [pc, #172]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ab4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ab8:	d101      	bne.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004aba:	2301      	movs	r3, #1
 8004abc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0308 	and.w	r3, r3, #8
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004aca:	2301      	movs	r3, #1
 8004acc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00a      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ada:	4b1f      	ldr	r3, [pc, #124]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ae8:	491b      	ldr	r1, [pc, #108]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00b      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004afc:	4b16      	ldr	r3, [pc, #88]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b02:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b0c:	4912      	ldr	r1, [pc, #72]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00b      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004b20:	4b0d      	ldr	r3, [pc, #52]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b26:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b30:	4909      	ldr	r1, [pc, #36]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00f      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b44:	4b04      	ldr	r3, [pc, #16]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b4a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b54:	e002      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004b56:	bf00      	nop
 8004b58:	40023800 	.word	0x40023800
 8004b5c:	4986      	ldr	r1, [pc, #536]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00b      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b70:	4b81      	ldr	r3, [pc, #516]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b76:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b80:	497d      	ldr	r1, [pc, #500]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d006      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 80d6 	beq.w	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b9c:	4b76      	ldr	r3, [pc, #472]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a75      	ldr	r2, [pc, #468]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ba2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ba6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba8:	f7fe fb6a 	bl	8003280 <HAL_GetTick>
 8004bac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004bb0:	f7fe fb66 	bl	8003280 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b64      	cmp	r3, #100	; 0x64
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e195      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bc2:	4b6d      	ldr	r3, [pc, #436]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1f0      	bne.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d021      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d11d      	bne.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004be2:	4b65      	ldr	r3, [pc, #404]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004be8:	0c1b      	lsrs	r3, r3, #16
 8004bea:	f003 0303 	and.w	r3, r3, #3
 8004bee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004bf0:	4b61      	ldr	r3, [pc, #388]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bf6:	0e1b      	lsrs	r3, r3, #24
 8004bf8:	f003 030f 	and.w	r3, r3, #15
 8004bfc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	019a      	lsls	r2, r3, #6
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	041b      	lsls	r3, r3, #16
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	061b      	lsls	r3, r3, #24
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	071b      	lsls	r3, r3, #28
 8004c16:	4958      	ldr	r1, [pc, #352]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d004      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c32:	d00a      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d02e      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c48:	d129      	bne.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004c4a:	4b4b      	ldr	r3, [pc, #300]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c50:	0c1b      	lsrs	r3, r3, #16
 8004c52:	f003 0303 	and.w	r3, r3, #3
 8004c56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c58:	4b47      	ldr	r3, [pc, #284]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c5e:	0f1b      	lsrs	r3, r3, #28
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	019a      	lsls	r2, r3, #6
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	041b      	lsls	r3, r3, #16
 8004c70:	431a      	orrs	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	061b      	lsls	r3, r3, #24
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	071b      	lsls	r3, r3, #28
 8004c7e:	493e      	ldr	r1, [pc, #248]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004c86:	4b3c      	ldr	r3, [pc, #240]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c8c:	f023 021f 	bic.w	r2, r3, #31
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c94:	3b01      	subs	r3, #1
 8004c96:	4938      	ldr	r1, [pc, #224]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d01d      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004caa:	4b33      	ldr	r3, [pc, #204]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cb0:	0e1b      	lsrs	r3, r3, #24
 8004cb2:	f003 030f 	and.w	r3, r3, #15
 8004cb6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004cb8:	4b2f      	ldr	r3, [pc, #188]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cbe:	0f1b      	lsrs	r3, r3, #28
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	019a      	lsls	r2, r3, #6
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	041b      	lsls	r3, r3, #16
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	061b      	lsls	r3, r3, #24
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	071b      	lsls	r3, r3, #28
 8004cde:	4926      	ldr	r1, [pc, #152]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d011      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	019a      	lsls	r2, r3, #6
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	041b      	lsls	r3, r3, #16
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	061b      	lsls	r3, r3, #24
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	071b      	lsls	r3, r3, #28
 8004d0e:	491a      	ldr	r1, [pc, #104]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d16:	4b18      	ldr	r3, [pc, #96]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a17      	ldr	r2, [pc, #92]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d1c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004d20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d22:	f7fe faad 	bl	8003280 <HAL_GetTick>
 8004d26:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d28:	e008      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d2a:	f7fe faa9 	bl	8003280 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	2b64      	cmp	r3, #100	; 0x64
 8004d36:	d901      	bls.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e0d8      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d3c:	4b0e      	ldr	r3, [pc, #56]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0f0      	beq.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	f040 80ce 	bne.w	8004eec <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004d50:	4b09      	ldr	r3, [pc, #36]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a08      	ldr	r2, [pc, #32]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d5c:	f7fe fa90 	bl	8003280 <HAL_GetTick>
 8004d60:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004d62:	e00b      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004d64:	f7fe fa8c 	bl	8003280 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b64      	cmp	r3, #100	; 0x64
 8004d70:	d904      	bls.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e0bb      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004d76:	bf00      	nop
 8004d78:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004d7c:	4b5e      	ldr	r3, [pc, #376]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d88:	d0ec      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d003      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d009      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d02e      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d12a      	bne.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004db2:	4b51      	ldr	r3, [pc, #324]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db8:	0c1b      	lsrs	r3, r3, #16
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004dc0:	4b4d      	ldr	r3, [pc, #308]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc6:	0f1b      	lsrs	r3, r3, #28
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	019a      	lsls	r2, r3, #6
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	041b      	lsls	r3, r3, #16
 8004dd8:	431a      	orrs	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	061b      	lsls	r3, r3, #24
 8004de0:	431a      	orrs	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	071b      	lsls	r3, r3, #28
 8004de6:	4944      	ldr	r1, [pc, #272]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004dee:	4b42      	ldr	r3, [pc, #264]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004df4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	021b      	lsls	r3, r3, #8
 8004e00:	493d      	ldr	r1, [pc, #244]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d022      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e1c:	d11d      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004e1e:	4b36      	ldr	r3, [pc, #216]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e24:	0e1b      	lsrs	r3, r3, #24
 8004e26:	f003 030f 	and.w	r3, r3, #15
 8004e2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004e2c:	4b32      	ldr	r3, [pc, #200]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e32:	0f1b      	lsrs	r3, r3, #28
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	019a      	lsls	r2, r3, #6
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	041b      	lsls	r3, r3, #16
 8004e46:	431a      	orrs	r2, r3
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	061b      	lsls	r3, r3, #24
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	071b      	lsls	r3, r3, #28
 8004e52:	4929      	ldr	r1, [pc, #164]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0308 	and.w	r3, r3, #8
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d028      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004e66:	4b24      	ldr	r3, [pc, #144]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e6c:	0e1b      	lsrs	r3, r3, #24
 8004e6e:	f003 030f 	and.w	r3, r3, #15
 8004e72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004e74:	4b20      	ldr	r3, [pc, #128]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e7a:	0c1b      	lsrs	r3, r3, #16
 8004e7c:	f003 0303 	and.w	r3, r3, #3
 8004e80:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	019a      	lsls	r2, r3, #6
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	041b      	lsls	r3, r3, #16
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	061b      	lsls	r3, r3, #24
 8004e92:	431a      	orrs	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69db      	ldr	r3, [r3, #28]
 8004e98:	071b      	lsls	r3, r3, #28
 8004e9a:	4917      	ldr	r1, [pc, #92]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ea2:	4b15      	ldr	r3, [pc, #84]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ea8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb0:	4911      	ldr	r1, [pc, #68]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004eb8:	4b0f      	ldr	r3, [pc, #60]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a0e      	ldr	r2, [pc, #56]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ec2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ec4:	f7fe f9dc 	bl	8003280 <HAL_GetTick>
 8004ec8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004eca:	e008      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ecc:	f7fe f9d8 	bl	8003280 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b64      	cmp	r3, #100	; 0x64
 8004ed8:	d901      	bls.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e007      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ede:	4b06      	ldr	r3, [pc, #24]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ee6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004eea:	d1ef      	bne.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3720      	adds	r7, #32
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	40023800 	.word	0x40023800

08004efc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e09d      	b.n	800504a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d108      	bne.n	8004f28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f1e:	d009      	beq.n	8004f34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	61da      	str	r2, [r3, #28]
 8004f26:	e005      	b.n	8004f34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f7fd fc50 	bl	80027f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f74:	d902      	bls.n	8004f7c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	e002      	b.n	8004f82 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f80:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004f8a:	d007      	beq.n	8004f9c <HAL_SPI_Init+0xa0>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f94:	d002      	beq.n	8004f9c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004fac:	431a      	orrs	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fca:	431a      	orrs	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	69db      	ldr	r3, [r3, #28]
 8004fd0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004fd4:	431a      	orrs	r2, r3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fde:	ea42 0103 	orr.w	r1, r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	0c1b      	lsrs	r3, r3, #16
 8004ff8:	f003 0204 	and.w	r2, r3, #4
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	f003 0310 	and.w	r3, r3, #16
 8005004:	431a      	orrs	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800500a:	f003 0308 	and.w	r3, r3, #8
 800500e:	431a      	orrs	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005018:	ea42 0103 	orr.w	r1, r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	69da      	ldr	r2, [r3, #28]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005038:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b088      	sub	sp, #32
 8005056:	af00      	add	r7, sp, #0
 8005058:	60f8      	str	r0, [r7, #12]
 800505a:	60b9      	str	r1, [r7, #8]
 800505c:	603b      	str	r3, [r7, #0]
 800505e:	4613      	mov	r3, r2
 8005060:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005062:	2300      	movs	r3, #0
 8005064:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800506c:	2b01      	cmp	r3, #1
 800506e:	d101      	bne.n	8005074 <HAL_SPI_Transmit+0x22>
 8005070:	2302      	movs	r3, #2
 8005072:	e158      	b.n	8005326 <HAL_SPI_Transmit+0x2d4>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800507c:	f7fe f900 	bl	8003280 <HAL_GetTick>
 8005080:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005082:	88fb      	ldrh	r3, [r7, #6]
 8005084:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b01      	cmp	r3, #1
 8005090:	d002      	beq.n	8005098 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005092:	2302      	movs	r3, #2
 8005094:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005096:	e13d      	b.n	8005314 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <HAL_SPI_Transmit+0x52>
 800509e:	88fb      	ldrh	r3, [r7, #6]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d102      	bne.n	80050aa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80050a8:	e134      	b.n	8005314 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2203      	movs	r2, #3
 80050ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	88fa      	ldrh	r2, [r7, #6]
 80050c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	88fa      	ldrh	r2, [r7, #6]
 80050c8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050f4:	d10f      	bne.n	8005116 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005104:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005114:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005120:	2b40      	cmp	r3, #64	; 0x40
 8005122:	d007      	beq.n	8005134 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005132:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800513c:	d94b      	bls.n	80051d6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <HAL_SPI_Transmit+0xfa>
 8005146:	8afb      	ldrh	r3, [r7, #22]
 8005148:	2b01      	cmp	r3, #1
 800514a:	d13e      	bne.n	80051ca <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005150:	881a      	ldrh	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515c:	1c9a      	adds	r2, r3, #2
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005166:	b29b      	uxth	r3, r3
 8005168:	3b01      	subs	r3, #1
 800516a:	b29a      	uxth	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005170:	e02b      	b.n	80051ca <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b02      	cmp	r3, #2
 800517e:	d112      	bne.n	80051a6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005184:	881a      	ldrh	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005190:	1c9a      	adds	r2, r3, #2
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519a:	b29b      	uxth	r3, r3
 800519c:	3b01      	subs	r3, #1
 800519e:	b29a      	uxth	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051a4:	e011      	b.n	80051ca <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051a6:	f7fe f86b 	bl	8003280 <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d803      	bhi.n	80051be <HAL_SPI_Transmit+0x16c>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d102      	bne.n	80051c4 <HAL_SPI_Transmit+0x172>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d102      	bne.n	80051ca <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80051c8:	e0a4      	b.n	8005314 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1ce      	bne.n	8005172 <HAL_SPI_Transmit+0x120>
 80051d4:	e07c      	b.n	80052d0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <HAL_SPI_Transmit+0x192>
 80051de:	8afb      	ldrh	r3, [r7, #22]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d170      	bne.n	80052c6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d912      	bls.n	8005214 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f2:	881a      	ldrh	r2, [r3, #0]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fe:	1c9a      	adds	r2, r3, #2
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005208:	b29b      	uxth	r3, r3
 800520a:	3b02      	subs	r3, #2
 800520c:	b29a      	uxth	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005212:	e058      	b.n	80052c6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	330c      	adds	r3, #12
 800521e:	7812      	ldrb	r2, [r2, #0]
 8005220:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005230:	b29b      	uxth	r3, r3
 8005232:	3b01      	subs	r3, #1
 8005234:	b29a      	uxth	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800523a:	e044      	b.n	80052c6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b02      	cmp	r3, #2
 8005248:	d12b      	bne.n	80052a2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800524e:	b29b      	uxth	r3, r3
 8005250:	2b01      	cmp	r3, #1
 8005252:	d912      	bls.n	800527a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005258:	881a      	ldrh	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005264:	1c9a      	adds	r2, r3, #2
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b02      	subs	r3, #2
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005278:	e025      	b.n	80052c6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	330c      	adds	r3, #12
 8005284:	7812      	ldrb	r2, [r2, #0]
 8005286:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528c:	1c5a      	adds	r2, r3, #1
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052a0:	e011      	b.n	80052c6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052a2:	f7fd ffed 	bl	8003280 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d803      	bhi.n	80052ba <HAL_SPI_Transmit+0x268>
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b8:	d102      	bne.n	80052c0 <HAL_SPI_Transmit+0x26e>
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d102      	bne.n	80052c6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80052c4:	e026      	b.n	8005314 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1b5      	bne.n	800523c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052d0:	69ba      	ldr	r2, [r7, #24]
 80052d2:	6839      	ldr	r1, [r7, #0]
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f000 fc77 	bl	8005bc8 <SPI_EndRxTxTransaction>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d002      	beq.n	80052e6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2220      	movs	r2, #32
 80052e4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10a      	bne.n	8005304 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ee:	2300      	movs	r3, #0
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	77fb      	strb	r3, [r7, #31]
 8005310:	e000      	b.n	8005314 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005312:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005324:	7ffb      	ldrb	r3, [r7, #31]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3720      	adds	r7, #32
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b08a      	sub	sp, #40	; 0x28
 8005332:	af00      	add	r7, sp, #0
 8005334:	60f8      	str	r0, [r7, #12]
 8005336:	60b9      	str	r1, [r7, #8]
 8005338:	607a      	str	r2, [r7, #4]
 800533a:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800533c:	2301      	movs	r3, #1
 800533e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800534c:	2b01      	cmp	r3, #1
 800534e:	d101      	bne.n	8005354 <HAL_SPI_TransmitReceive+0x26>
 8005350:	2302      	movs	r3, #2
 8005352:	e1fb      	b.n	800574c <HAL_SPI_TransmitReceive+0x41e>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800535c:	f7fd ff90 	bl	8003280 <HAL_GetTick>
 8005360:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005368:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005370:	887b      	ldrh	r3, [r7, #2]
 8005372:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005374:	887b      	ldrh	r3, [r7, #2]
 8005376:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005378:	7efb      	ldrb	r3, [r7, #27]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d00e      	beq.n	800539c <HAL_SPI_TransmitReceive+0x6e>
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005384:	d106      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d102      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x66>
 800538e:	7efb      	ldrb	r3, [r7, #27]
 8005390:	2b04      	cmp	r3, #4
 8005392:	d003      	beq.n	800539c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005394:	2302      	movs	r3, #2
 8005396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800539a:	e1cd      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d005      	beq.n	80053ae <HAL_SPI_TransmitReceive+0x80>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d002      	beq.n	80053ae <HAL_SPI_TransmitReceive+0x80>
 80053a8:	887b      	ldrh	r3, [r7, #2]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80053b4:	e1c0      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d003      	beq.n	80053ca <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2205      	movs	r2, #5
 80053c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	887a      	ldrh	r2, [r7, #2]
 80053da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	887a      	ldrh	r2, [r7, #2]
 80053e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	887a      	ldrh	r2, [r7, #2]
 80053f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	887a      	ldrh	r2, [r7, #2]
 80053f6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800540c:	d802      	bhi.n	8005414 <HAL_SPI_TransmitReceive+0xe6>
 800540e:	8a3b      	ldrh	r3, [r7, #16]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d908      	bls.n	8005426 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005422:	605a      	str	r2, [r3, #4]
 8005424:	e007      	b.n	8005436 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005434:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b40      	cmp	r3, #64	; 0x40
 8005442:	d007      	beq.n	8005454 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005452:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800545c:	d97c      	bls.n	8005558 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <HAL_SPI_TransmitReceive+0x13e>
 8005466:	8a7b      	ldrh	r3, [r7, #18]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d169      	bne.n	8005540 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005470:	881a      	ldrh	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547c:	1c9a      	adds	r2, r3, #2
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005486:	b29b      	uxth	r3, r3
 8005488:	3b01      	subs	r3, #1
 800548a:	b29a      	uxth	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005490:	e056      	b.n	8005540 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b02      	cmp	r3, #2
 800549e:	d11b      	bne.n	80054d8 <HAL_SPI_TransmitReceive+0x1aa>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d016      	beq.n	80054d8 <HAL_SPI_TransmitReceive+0x1aa>
 80054aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d113      	bne.n	80054d8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b4:	881a      	ldrh	r2, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c0:	1c9a      	adds	r2, r3, #2
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	3b01      	subs	r3, #1
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d11c      	bne.n	8005520 <HAL_SPI_TransmitReceive+0x1f2>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d016      	beq.n	8005520 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68da      	ldr	r2, [r3, #12]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	b292      	uxth	r2, r2
 80054fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	1c9a      	adds	r2, r3, #2
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005510:	b29b      	uxth	r3, r3
 8005512:	3b01      	subs	r3, #1
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800551c:	2301      	movs	r3, #1
 800551e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005520:	f7fd feae 	bl	8003280 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800552c:	429a      	cmp	r2, r3
 800552e:	d807      	bhi.n	8005540 <HAL_SPI_TransmitReceive+0x212>
 8005530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005536:	d003      	beq.n	8005540 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800553e:	e0fb      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1a3      	bne.n	8005492 <HAL_SPI_TransmitReceive+0x164>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005550:	b29b      	uxth	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d19d      	bne.n	8005492 <HAL_SPI_TransmitReceive+0x164>
 8005556:	e0df      	b.n	8005718 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <HAL_SPI_TransmitReceive+0x23a>
 8005560:	8a7b      	ldrh	r3, [r7, #18]
 8005562:	2b01      	cmp	r3, #1
 8005564:	f040 80cb 	bne.w	80056fe <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800556c:	b29b      	uxth	r3, r3
 800556e:	2b01      	cmp	r3, #1
 8005570:	d912      	bls.n	8005598 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005576:	881a      	ldrh	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005582:	1c9a      	adds	r2, r3, #2
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800558c:	b29b      	uxth	r3, r3
 800558e:	3b02      	subs	r3, #2
 8005590:	b29a      	uxth	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005596:	e0b2      	b.n	80056fe <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	7812      	ldrb	r2, [r2, #0]
 80055a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055aa:	1c5a      	adds	r2, r3, #1
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	3b01      	subs	r3, #1
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055be:	e09e      	b.n	80056fe <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d134      	bne.n	8005638 <HAL_SPI_TransmitReceive+0x30a>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d02f      	beq.n	8005638 <HAL_SPI_TransmitReceive+0x30a>
 80055d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d12c      	bne.n	8005638 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d912      	bls.n	800560e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ec:	881a      	ldrh	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f8:	1c9a      	adds	r2, r3, #2
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005602:	b29b      	uxth	r3, r3
 8005604:	3b02      	subs	r3, #2
 8005606:	b29a      	uxth	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800560c:	e012      	b.n	8005634 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	330c      	adds	r3, #12
 8005618:	7812      	ldrb	r2, [r2, #0]
 800561a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29a      	uxth	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b01      	cmp	r3, #1
 8005644:	d148      	bne.n	80056d8 <HAL_SPI_TransmitReceive+0x3aa>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800564c:	b29b      	uxth	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d042      	beq.n	80056d8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b01      	cmp	r3, #1
 800565c:	d923      	bls.n	80056a6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68da      	ldr	r2, [r3, #12]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005668:	b292      	uxth	r2, r2
 800566a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005670:	1c9a      	adds	r2, r3, #2
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b02      	subs	r3, #2
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	d81f      	bhi.n	80056d4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80056a2:	605a      	str	r2, [r3, #4]
 80056a4:	e016      	b.n	80056d4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f103 020c 	add.w	r2, r3, #12
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	7812      	ldrb	r2, [r2, #0]
 80056b4:	b2d2      	uxtb	r2, r2
 80056b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056d4:	2301      	movs	r3, #1
 80056d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80056d8:	f7fd fdd2 	bl	8003280 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d803      	bhi.n	80056f0 <HAL_SPI_TransmitReceive+0x3c2>
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ee:	d102      	bne.n	80056f6 <HAL_SPI_TransmitReceive+0x3c8>
 80056f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d103      	bne.n	80056fe <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80056fc:	e01c      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	f47f af5b 	bne.w	80055c0 <HAL_SPI_TransmitReceive+0x292>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	f47f af54 	bne.w	80055c0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005718:	69fa      	ldr	r2, [r7, #28]
 800571a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 fa53 	bl	8005bc8 <SPI_EndRxTxTransaction>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d006      	beq.n	8005736 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2220      	movs	r2, #32
 8005732:	661a      	str	r2, [r3, #96]	; 0x60
 8005734:	e000      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005736:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005748:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800574c:	4618      	mov	r0, r3
 800574e:	3728      	adds	r7, #40	; 0x28
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	099b      	lsrs	r3, r3, #6
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10f      	bne.n	8005798 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	099b      	lsrs	r3, r3, #6
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d004      	beq.n	8005798 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	4798      	blx	r3
    return;
 8005796:	e0d7      	b.n	8005948 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	085b      	lsrs	r3, r3, #1
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00a      	beq.n	80057ba <HAL_SPI_IRQHandler+0x66>
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	09db      	lsrs	r3, r3, #7
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d004      	beq.n	80057ba <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	4798      	blx	r3
    return;
 80057b8:	e0c6      	b.n	8005948 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	095b      	lsrs	r3, r3, #5
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10c      	bne.n	80057e0 <HAL_SPI_IRQHandler+0x8c>
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	099b      	lsrs	r3, r3, #6
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d106      	bne.n	80057e0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	0a1b      	lsrs	r3, r3, #8
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 80b4 	beq.w	8005948 <HAL_SPI_IRQHandler+0x1f4>
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	095b      	lsrs	r3, r3, #5
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f000 80ad 	beq.w	8005948 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	099b      	lsrs	r3, r3, #6
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d023      	beq.n	8005842 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b03      	cmp	r3, #3
 8005804:	d011      	beq.n	800582a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800580a:	f043 0204 	orr.w	r2, r3, #4
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005812:	2300      	movs	r3, #0
 8005814:	617b      	str	r3, [r7, #20]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	617b      	str	r3, [r7, #20]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	617b      	str	r3, [r7, #20]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	e00b      	b.n	8005842 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800582a:	2300      	movs	r3, #0
 800582c:	613b      	str	r3, [r7, #16]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	613b      	str	r3, [r7, #16]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	613b      	str	r3, [r7, #16]
 800583e:	693b      	ldr	r3, [r7, #16]
        return;
 8005840:	e082      	b.n	8005948 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	095b      	lsrs	r3, r3, #5
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d014      	beq.n	8005878 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005852:	f043 0201 	orr.w	r2, r3, #1
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	60fb      	str	r3, [r7, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	0a1b      	lsrs	r3, r3, #8
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00c      	beq.n	800589e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005888:	f043 0208 	orr.w	r2, r3, #8
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005890:	2300      	movs	r3, #0
 8005892:	60bb      	str	r3, [r7, #8]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	60bb      	str	r3, [r7, #8]
 800589c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d04f      	beq.n	8005946 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80058b4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	f003 0302 	and.w	r3, r3, #2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d104      	bne.n	80058d2 <HAL_SPI_IRQHandler+0x17e>
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d034      	beq.n	800593c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	685a      	ldr	r2, [r3, #4]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0203 	bic.w	r2, r2, #3
 80058e0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d011      	beq.n	800590e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ee:	4a18      	ldr	r2, [pc, #96]	; (8005950 <HAL_SPI_IRQHandler+0x1fc>)
 80058f0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7fd fe73 	bl	80035e2 <HAL_DMA_Abort_IT>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d005      	beq.n	800590e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005906:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005912:	2b00      	cmp	r3, #0
 8005914:	d016      	beq.n	8005944 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800591a:	4a0d      	ldr	r2, [pc, #52]	; (8005950 <HAL_SPI_IRQHandler+0x1fc>)
 800591c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005922:	4618      	mov	r0, r3
 8005924:	f7fd fe5d 	bl	80035e2 <HAL_DMA_Abort_IT>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00a      	beq.n	8005944 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005932:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800593a:	e003      	b.n	8005944 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f809 	bl	8005954 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005942:	e000      	b.n	8005946 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005944:	bf00      	nop
    return;
 8005946:	bf00      	nop
  }
}
 8005948:	3720      	adds	r7, #32
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	08005969 	.word	0x08005969

08005954 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005974:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f7ff ffe5 	bl	8005954 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800598a:	bf00      	nop
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b088      	sub	sp, #32
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	603b      	str	r3, [r7, #0]
 80059a0:	4613      	mov	r3, r2
 80059a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80059a4:	f7fd fc6c 	bl	8003280 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ac:	1a9b      	subs	r3, r3, r2
 80059ae:	683a      	ldr	r2, [r7, #0]
 80059b0:	4413      	add	r3, r2
 80059b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80059b4:	f7fd fc64 	bl	8003280 <HAL_GetTick>
 80059b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059ba:	4b39      	ldr	r3, [pc, #228]	; (8005aa0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	015b      	lsls	r3, r3, #5
 80059c0:	0d1b      	lsrs	r3, r3, #20
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	fb02 f303 	mul.w	r3, r2, r3
 80059c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059ca:	e054      	b.n	8005a76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d2:	d050      	beq.n	8005a76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059d4:	f7fd fc54 	bl	8003280 <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	69fa      	ldr	r2, [r7, #28]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d902      	bls.n	80059ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d13d      	bne.n	8005a66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685a      	ldr	r2, [r3, #4]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80059f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a02:	d111      	bne.n	8005a28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a0c:	d004      	beq.n	8005a18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a16:	d107      	bne.n	8005a28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a30:	d10f      	bne.n	8005a52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a40:	601a      	str	r2, [r3, #0]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e017      	b.n	8005a96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d101      	bne.n	8005a70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	3b01      	subs	r3, #1
 8005a74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	4013      	ands	r3, r2
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	bf0c      	ite	eq
 8005a86:	2301      	moveq	r3, #1
 8005a88:	2300      	movne	r3, #0
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	79fb      	ldrb	r3, [r7, #7]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d19b      	bne.n	80059cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3720      	adds	r7, #32
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	2000004c 	.word	0x2000004c

08005aa4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b088      	sub	sp, #32
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005ab2:	f7fd fbe5 	bl	8003280 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aba:	1a9b      	subs	r3, r3, r2
 8005abc:	683a      	ldr	r2, [r7, #0]
 8005abe:	4413      	add	r3, r2
 8005ac0:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ac2:	f7fd fbdd 	bl	8003280 <HAL_GetTick>
 8005ac6:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005ac8:	4b3e      	ldr	r3, [pc, #248]	; (8005bc4 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	4613      	mov	r3, r2
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	4413      	add	r3, r2
 8005ad2:	00da      	lsls	r2, r3, #3
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	0d1b      	lsrs	r3, r3, #20
 8005ad8:	69fa      	ldr	r2, [r7, #28]
 8005ada:	fb02 f303 	mul.w	r3, r2, r3
 8005ade:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005ae0:	e062      	b.n	8005ba8 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005ae8:	d109      	bne.n	8005afe <SPI_WaitFifoStateUntilTimeout+0x5a>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d106      	bne.n	8005afe <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	330c      	adds	r3, #12
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005afc:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b04:	d050      	beq.n	8005ba8 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b06:	f7fd fbbb 	bl	8003280 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	69fa      	ldr	r2, [r7, #28]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d902      	bls.n	8005b1c <SPI_WaitFifoStateUntilTimeout+0x78>
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d13d      	bne.n	8005b98 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b2a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b34:	d111      	bne.n	8005b5a <SPI_WaitFifoStateUntilTimeout+0xb6>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b3e:	d004      	beq.n	8005b4a <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b48:	d107      	bne.n	8005b5a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b58:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b62:	d10f      	bne.n	8005b84 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b72:	601a      	str	r2, [r3, #0]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b82:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e010      	b.n	8005bba <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d101      	bne.n	8005ba2 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d194      	bne.n	8005ae2 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3720      	adds	r7, #32
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	2000004c 	.word	0x2000004c

08005bc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af02      	add	r7, sp, #8
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005be0:	68f8      	ldr	r0, [r7, #12]
 8005be2:	f7ff ff5f 	bl	8005aa4 <SPI_WaitFifoStateUntilTimeout>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d007      	beq.n	8005bfc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bf0:	f043 0220 	orr.w	r2, r3, #32
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e027      	b.n	8005c4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	2200      	movs	r2, #0
 8005c04:	2180      	movs	r1, #128	; 0x80
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f7ff fec4 	bl	8005994 <SPI_WaitFlagStateUntilTimeout>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d007      	beq.n	8005c22 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c16:	f043 0220 	orr.w	r2, r3, #32
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e014      	b.n	8005c4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f7ff ff38 	bl	8005aa4 <SPI_WaitFifoStateUntilTimeout>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d007      	beq.n	8005c4a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c3e:	f043 0220 	orr.w	r2, r3, #32
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e000      	b.n	8005c4c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b082      	sub	sp, #8
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e049      	b.n	8005cfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d106      	bne.n	8005c80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7fd f8d0 	bl	8002e20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2202      	movs	r2, #2
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	4619      	mov	r1, r3
 8005c92:	4610      	mov	r0, r2
 8005c94:	f000 fd28 	bl	80066e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3708      	adds	r7, #8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
	...

08005d04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b085      	sub	sp, #20
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d001      	beq.n	8005d1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e054      	b.n	8005dc6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68da      	ldr	r2, [r3, #12]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f042 0201 	orr.w	r2, r2, #1
 8005d32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a26      	ldr	r2, [pc, #152]	; (8005dd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d022      	beq.n	8005d84 <HAL_TIM_Base_Start_IT+0x80>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d46:	d01d      	beq.n	8005d84 <HAL_TIM_Base_Start_IT+0x80>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a22      	ldr	r2, [pc, #136]	; (8005dd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d018      	beq.n	8005d84 <HAL_TIM_Base_Start_IT+0x80>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a21      	ldr	r2, [pc, #132]	; (8005ddc <HAL_TIM_Base_Start_IT+0xd8>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d013      	beq.n	8005d84 <HAL_TIM_Base_Start_IT+0x80>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a1f      	ldr	r2, [pc, #124]	; (8005de0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d00e      	beq.n	8005d84 <HAL_TIM_Base_Start_IT+0x80>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a1e      	ldr	r2, [pc, #120]	; (8005de4 <HAL_TIM_Base_Start_IT+0xe0>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d009      	beq.n	8005d84 <HAL_TIM_Base_Start_IT+0x80>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a1c      	ldr	r2, [pc, #112]	; (8005de8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d004      	beq.n	8005d84 <HAL_TIM_Base_Start_IT+0x80>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1b      	ldr	r2, [pc, #108]	; (8005dec <HAL_TIM_Base_Start_IT+0xe8>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d115      	bne.n	8005db0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	689a      	ldr	r2, [r3, #8]
 8005d8a:	4b19      	ldr	r3, [pc, #100]	; (8005df0 <HAL_TIM_Base_Start_IT+0xec>)
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2b06      	cmp	r3, #6
 8005d94:	d015      	beq.n	8005dc2 <HAL_TIM_Base_Start_IT+0xbe>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d9c:	d011      	beq.n	8005dc2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f042 0201 	orr.w	r2, r2, #1
 8005dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dae:	e008      	b.n	8005dc2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f042 0201 	orr.w	r2, r2, #1
 8005dbe:	601a      	str	r2, [r3, #0]
 8005dc0:	e000      	b.n	8005dc4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3714      	adds	r7, #20
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	40010000 	.word	0x40010000
 8005dd8:	40000400 	.word	0x40000400
 8005ddc:	40000800 	.word	0x40000800
 8005de0:	40000c00 	.word	0x40000c00
 8005de4:	40010400 	.word	0x40010400
 8005de8:	40014000 	.word	0x40014000
 8005dec:	40001800 	.word	0x40001800
 8005df0:	00010007 	.word	0x00010007

08005df4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e049      	b.n	8005e9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d106      	bne.n	8005e20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f841 	bl	8005ea2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	3304      	adds	r3, #4
 8005e30:	4619      	mov	r1, r3
 8005e32:	4610      	mov	r0, r2
 8005e34:	f000 fc58 	bl	80066e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3708      	adds	r7, #8
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	b083      	sub	sp, #12
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005eaa:	bf00      	nop
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
	...

08005eb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d109      	bne.n	8005edc <HAL_TIM_PWM_Start+0x24>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	bf14      	ite	ne
 8005ed4:	2301      	movne	r3, #1
 8005ed6:	2300      	moveq	r3, #0
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	e03c      	b.n	8005f56 <HAL_TIM_PWM_Start+0x9e>
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	d109      	bne.n	8005ef6 <HAL_TIM_PWM_Start+0x3e>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	bf14      	ite	ne
 8005eee:	2301      	movne	r3, #1
 8005ef0:	2300      	moveq	r3, #0
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	e02f      	b.n	8005f56 <HAL_TIM_PWM_Start+0x9e>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b08      	cmp	r3, #8
 8005efa:	d109      	bne.n	8005f10 <HAL_TIM_PWM_Start+0x58>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	bf14      	ite	ne
 8005f08:	2301      	movne	r3, #1
 8005f0a:	2300      	moveq	r3, #0
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	e022      	b.n	8005f56 <HAL_TIM_PWM_Start+0x9e>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	2b0c      	cmp	r3, #12
 8005f14:	d109      	bne.n	8005f2a <HAL_TIM_PWM_Start+0x72>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	bf14      	ite	ne
 8005f22:	2301      	movne	r3, #1
 8005f24:	2300      	moveq	r3, #0
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	e015      	b.n	8005f56 <HAL_TIM_PWM_Start+0x9e>
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b10      	cmp	r3, #16
 8005f2e:	d109      	bne.n	8005f44 <HAL_TIM_PWM_Start+0x8c>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	bf14      	ite	ne
 8005f3c:	2301      	movne	r3, #1
 8005f3e:	2300      	moveq	r3, #0
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	e008      	b.n	8005f56 <HAL_TIM_PWM_Start+0x9e>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	bf14      	ite	ne
 8005f50:	2301      	movne	r3, #1
 8005f52:	2300      	moveq	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d001      	beq.n	8005f5e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e092      	b.n	8006084 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d104      	bne.n	8005f6e <HAL_TIM_PWM_Start+0xb6>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2202      	movs	r2, #2
 8005f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f6c:	e023      	b.n	8005fb6 <HAL_TIM_PWM_Start+0xfe>
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	2b04      	cmp	r3, #4
 8005f72:	d104      	bne.n	8005f7e <HAL_TIM_PWM_Start+0xc6>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f7c:	e01b      	b.n	8005fb6 <HAL_TIM_PWM_Start+0xfe>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2b08      	cmp	r3, #8
 8005f82:	d104      	bne.n	8005f8e <HAL_TIM_PWM_Start+0xd6>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f8c:	e013      	b.n	8005fb6 <HAL_TIM_PWM_Start+0xfe>
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	2b0c      	cmp	r3, #12
 8005f92:	d104      	bne.n	8005f9e <HAL_TIM_PWM_Start+0xe6>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2202      	movs	r2, #2
 8005f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f9c:	e00b      	b.n	8005fb6 <HAL_TIM_PWM_Start+0xfe>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	2b10      	cmp	r3, #16
 8005fa2:	d104      	bne.n	8005fae <HAL_TIM_PWM_Start+0xf6>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fac:	e003      	b.n	8005fb6 <HAL_TIM_PWM_Start+0xfe>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	6839      	ldr	r1, [r7, #0]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 ff2a 	bl	8006e18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a30      	ldr	r2, [pc, #192]	; (800608c <HAL_TIM_PWM_Start+0x1d4>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d004      	beq.n	8005fd8 <HAL_TIM_PWM_Start+0x120>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a2f      	ldr	r2, [pc, #188]	; (8006090 <HAL_TIM_PWM_Start+0x1d8>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d101      	bne.n	8005fdc <HAL_TIM_PWM_Start+0x124>
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e000      	b.n	8005fde <HAL_TIM_PWM_Start+0x126>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d007      	beq.n	8005ff2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ff0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a25      	ldr	r2, [pc, #148]	; (800608c <HAL_TIM_PWM_Start+0x1d4>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d022      	beq.n	8006042 <HAL_TIM_PWM_Start+0x18a>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006004:	d01d      	beq.n	8006042 <HAL_TIM_PWM_Start+0x18a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a22      	ldr	r2, [pc, #136]	; (8006094 <HAL_TIM_PWM_Start+0x1dc>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d018      	beq.n	8006042 <HAL_TIM_PWM_Start+0x18a>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a20      	ldr	r2, [pc, #128]	; (8006098 <HAL_TIM_PWM_Start+0x1e0>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d013      	beq.n	8006042 <HAL_TIM_PWM_Start+0x18a>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a1f      	ldr	r2, [pc, #124]	; (800609c <HAL_TIM_PWM_Start+0x1e4>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d00e      	beq.n	8006042 <HAL_TIM_PWM_Start+0x18a>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a19      	ldr	r2, [pc, #100]	; (8006090 <HAL_TIM_PWM_Start+0x1d8>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d009      	beq.n	8006042 <HAL_TIM_PWM_Start+0x18a>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a1b      	ldr	r2, [pc, #108]	; (80060a0 <HAL_TIM_PWM_Start+0x1e8>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d004      	beq.n	8006042 <HAL_TIM_PWM_Start+0x18a>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a19      	ldr	r2, [pc, #100]	; (80060a4 <HAL_TIM_PWM_Start+0x1ec>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d115      	bne.n	800606e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	689a      	ldr	r2, [r3, #8]
 8006048:	4b17      	ldr	r3, [pc, #92]	; (80060a8 <HAL_TIM_PWM_Start+0x1f0>)
 800604a:	4013      	ands	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2b06      	cmp	r3, #6
 8006052:	d015      	beq.n	8006080 <HAL_TIM_PWM_Start+0x1c8>
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800605a:	d011      	beq.n	8006080 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f042 0201 	orr.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800606c:	e008      	b.n	8006080 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f042 0201 	orr.w	r2, r2, #1
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	e000      	b.n	8006082 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006080:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	40010000 	.word	0x40010000
 8006090:	40010400 	.word	0x40010400
 8006094:	40000400 	.word	0x40000400
 8006098:	40000800 	.word	0x40000800
 800609c:	40000c00 	.word	0x40000c00
 80060a0:	40014000 	.word	0x40014000
 80060a4:	40001800 	.word	0x40001800
 80060a8:	00010007 	.word	0x00010007

080060ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d122      	bne.n	8006108 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d11b      	bne.n	8006108 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0202 	mvn.w	r2, #2
 80060d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	699b      	ldr	r3, [r3, #24]
 80060e6:	f003 0303 	and.w	r3, r3, #3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 fadc 	bl	80066ac <HAL_TIM_IC_CaptureCallback>
 80060f4:	e005      	b.n	8006102 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 face 	bl	8006698 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 fadf 	bl	80066c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	f003 0304 	and.w	r3, r3, #4
 8006112:	2b04      	cmp	r3, #4
 8006114:	d122      	bne.n	800615c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f003 0304 	and.w	r3, r3, #4
 8006120:	2b04      	cmp	r3, #4
 8006122:	d11b      	bne.n	800615c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f06f 0204 	mvn.w	r2, #4
 800612c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2202      	movs	r2, #2
 8006132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 fab2 	bl	80066ac <HAL_TIM_IC_CaptureCallback>
 8006148:	e005      	b.n	8006156 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 faa4 	bl	8006698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f000 fab5 	bl	80066c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	f003 0308 	and.w	r3, r3, #8
 8006166:	2b08      	cmp	r3, #8
 8006168:	d122      	bne.n	80061b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f003 0308 	and.w	r3, r3, #8
 8006174:	2b08      	cmp	r3, #8
 8006176:	d11b      	bne.n	80061b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f06f 0208 	mvn.w	r2, #8
 8006180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2204      	movs	r2, #4
 8006186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 fa88 	bl	80066ac <HAL_TIM_IC_CaptureCallback>
 800619c:	e005      	b.n	80061aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 fa7a 	bl	8006698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fa8b 	bl	80066c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	f003 0310 	and.w	r3, r3, #16
 80061ba:	2b10      	cmp	r3, #16
 80061bc:	d122      	bne.n	8006204 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	f003 0310 	and.w	r3, r3, #16
 80061c8:	2b10      	cmp	r3, #16
 80061ca:	d11b      	bne.n	8006204 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f06f 0210 	mvn.w	r2, #16
 80061d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2208      	movs	r2, #8
 80061da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 fa5e 	bl	80066ac <HAL_TIM_IC_CaptureCallback>
 80061f0:	e005      	b.n	80061fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 fa50 	bl	8006698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 fa61 	bl	80066c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b01      	cmp	r3, #1
 8006210:	d10e      	bne.n	8006230 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	f003 0301 	and.w	r3, r3, #1
 800621c:	2b01      	cmp	r3, #1
 800621e:	d107      	bne.n	8006230 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f06f 0201 	mvn.w	r2, #1
 8006228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7fc f81c 	bl	8002268 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800623a:	2b80      	cmp	r3, #128	; 0x80
 800623c:	d10e      	bne.n	800625c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006248:	2b80      	cmp	r3, #128	; 0x80
 800624a:	d107      	bne.n	800625c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fe9c 	bl	8006f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006266:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800626a:	d10e      	bne.n	800628a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006276:	2b80      	cmp	r3, #128	; 0x80
 8006278:	d107      	bne.n	800628a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006282:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fe8f 	bl	8006fa8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006294:	2b40      	cmp	r3, #64	; 0x40
 8006296:	d10e      	bne.n	80062b6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a2:	2b40      	cmp	r3, #64	; 0x40
 80062a4:	d107      	bne.n	80062b6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fa0f 	bl	80066d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	691b      	ldr	r3, [r3, #16]
 80062bc:	f003 0320 	and.w	r3, r3, #32
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	d10e      	bne.n	80062e2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f003 0320 	and.w	r3, r3, #32
 80062ce:	2b20      	cmp	r3, #32
 80062d0:	d107      	bne.n	80062e2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f06f 0220 	mvn.w	r2, #32
 80062da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 fe4f 	bl	8006f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062e2:	bf00      	nop
 80062e4:	3708      	adds	r7, #8
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d101      	bne.n	8006306 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006302:	2302      	movs	r3, #2
 8006304:	e0fd      	b.n	8006502 <HAL_TIM_PWM_ConfigChannel+0x216>
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2b14      	cmp	r3, #20
 8006312:	f200 80f0 	bhi.w	80064f6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006316:	a201      	add	r2, pc, #4	; (adr r2, 800631c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631c:	08006371 	.word	0x08006371
 8006320:	080064f7 	.word	0x080064f7
 8006324:	080064f7 	.word	0x080064f7
 8006328:	080064f7 	.word	0x080064f7
 800632c:	080063b1 	.word	0x080063b1
 8006330:	080064f7 	.word	0x080064f7
 8006334:	080064f7 	.word	0x080064f7
 8006338:	080064f7 	.word	0x080064f7
 800633c:	080063f3 	.word	0x080063f3
 8006340:	080064f7 	.word	0x080064f7
 8006344:	080064f7 	.word	0x080064f7
 8006348:	080064f7 	.word	0x080064f7
 800634c:	08006433 	.word	0x08006433
 8006350:	080064f7 	.word	0x080064f7
 8006354:	080064f7 	.word	0x080064f7
 8006358:	080064f7 	.word	0x080064f7
 800635c:	08006475 	.word	0x08006475
 8006360:	080064f7 	.word	0x080064f7
 8006364:	080064f7 	.word	0x080064f7
 8006368:	080064f7 	.word	0x080064f7
 800636c:	080064b5 	.word	0x080064b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68b9      	ldr	r1, [r7, #8]
 8006376:	4618      	mov	r0, r3
 8006378:	f000 fa56 	bl	8006828 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	699a      	ldr	r2, [r3, #24]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f042 0208 	orr.w	r2, r2, #8
 800638a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0204 	bic.w	r2, r2, #4
 800639a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6999      	ldr	r1, [r3, #24]
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	691a      	ldr	r2, [r3, #16]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	619a      	str	r2, [r3, #24]
      break;
 80063ae:	e0a3      	b.n	80064f8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f000 faa8 	bl	800690c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	699a      	ldr	r2, [r3, #24]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699a      	ldr	r2, [r3, #24]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6999      	ldr	r1, [r3, #24]
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	021a      	lsls	r2, r3, #8
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	619a      	str	r2, [r3, #24]
      break;
 80063f0:	e082      	b.n	80064f8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68b9      	ldr	r1, [r7, #8]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f000 faff 	bl	80069fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	69da      	ldr	r2, [r3, #28]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f042 0208 	orr.w	r2, r2, #8
 800640c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	69da      	ldr	r2, [r3, #28]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0204 	bic.w	r2, r2, #4
 800641c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	69d9      	ldr	r1, [r3, #28]
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	691a      	ldr	r2, [r3, #16]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	61da      	str	r2, [r3, #28]
      break;
 8006430:	e062      	b.n	80064f8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68b9      	ldr	r1, [r7, #8]
 8006438:	4618      	mov	r0, r3
 800643a:	f000 fb55 	bl	8006ae8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	69da      	ldr	r2, [r3, #28]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800644c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69da      	ldr	r2, [r3, #28]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800645c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69d9      	ldr	r1, [r3, #28]
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	021a      	lsls	r2, r3, #8
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	430a      	orrs	r2, r1
 8006470:	61da      	str	r2, [r3, #28]
      break;
 8006472:	e041      	b.n	80064f8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68b9      	ldr	r1, [r7, #8]
 800647a:	4618      	mov	r0, r3
 800647c:	f000 fb8c 	bl	8006b98 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0208 	orr.w	r2, r2, #8
 800648e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0204 	bic.w	r2, r2, #4
 800649e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	691a      	ldr	r2, [r3, #16]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80064b2:	e021      	b.n	80064f8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68b9      	ldr	r1, [r7, #8]
 80064ba:	4618      	mov	r0, r3
 80064bc:	f000 fbbe 	bl	8006c3c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	021a      	lsls	r2, r3, #8
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80064f4:	e000      	b.n	80064f8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80064f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop

0800650c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800651c:	2b01      	cmp	r3, #1
 800651e:	d101      	bne.n	8006524 <HAL_TIM_ConfigClockSource+0x18>
 8006520:	2302      	movs	r3, #2
 8006522:	e0b3      	b.n	800668c <HAL_TIM_ConfigClockSource+0x180>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2202      	movs	r2, #2
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	4b55      	ldr	r3, [pc, #340]	; (8006694 <HAL_TIM_ConfigClockSource+0x188>)
 8006540:	4013      	ands	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800654a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800655c:	d03e      	beq.n	80065dc <HAL_TIM_ConfigClockSource+0xd0>
 800655e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006562:	f200 8087 	bhi.w	8006674 <HAL_TIM_ConfigClockSource+0x168>
 8006566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800656a:	f000 8085 	beq.w	8006678 <HAL_TIM_ConfigClockSource+0x16c>
 800656e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006572:	d87f      	bhi.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
 8006574:	2b70      	cmp	r3, #112	; 0x70
 8006576:	d01a      	beq.n	80065ae <HAL_TIM_ConfigClockSource+0xa2>
 8006578:	2b70      	cmp	r3, #112	; 0x70
 800657a:	d87b      	bhi.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
 800657c:	2b60      	cmp	r3, #96	; 0x60
 800657e:	d050      	beq.n	8006622 <HAL_TIM_ConfigClockSource+0x116>
 8006580:	2b60      	cmp	r3, #96	; 0x60
 8006582:	d877      	bhi.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
 8006584:	2b50      	cmp	r3, #80	; 0x50
 8006586:	d03c      	beq.n	8006602 <HAL_TIM_ConfigClockSource+0xf6>
 8006588:	2b50      	cmp	r3, #80	; 0x50
 800658a:	d873      	bhi.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
 800658c:	2b40      	cmp	r3, #64	; 0x40
 800658e:	d058      	beq.n	8006642 <HAL_TIM_ConfigClockSource+0x136>
 8006590:	2b40      	cmp	r3, #64	; 0x40
 8006592:	d86f      	bhi.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
 8006594:	2b30      	cmp	r3, #48	; 0x30
 8006596:	d064      	beq.n	8006662 <HAL_TIM_ConfigClockSource+0x156>
 8006598:	2b30      	cmp	r3, #48	; 0x30
 800659a:	d86b      	bhi.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
 800659c:	2b20      	cmp	r3, #32
 800659e:	d060      	beq.n	8006662 <HAL_TIM_ConfigClockSource+0x156>
 80065a0:	2b20      	cmp	r3, #32
 80065a2:	d867      	bhi.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d05c      	beq.n	8006662 <HAL_TIM_ConfigClockSource+0x156>
 80065a8:	2b10      	cmp	r3, #16
 80065aa:	d05a      	beq.n	8006662 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80065ac:	e062      	b.n	8006674 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6818      	ldr	r0, [r3, #0]
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	6899      	ldr	r1, [r3, #8]
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	685a      	ldr	r2, [r3, #4]
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	f000 fc0b 	bl	8006dd8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80065d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	609a      	str	r2, [r3, #8]
      break;
 80065da:	e04e      	b.n	800667a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6818      	ldr	r0, [r3, #0]
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	6899      	ldr	r1, [r3, #8]
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	685a      	ldr	r2, [r3, #4]
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	f000 fbf4 	bl	8006dd8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689a      	ldr	r2, [r3, #8]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065fe:	609a      	str	r2, [r3, #8]
      break;
 8006600:	e03b      	b.n	800667a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6818      	ldr	r0, [r3, #0]
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	6859      	ldr	r1, [r3, #4]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	461a      	mov	r2, r3
 8006610:	f000 fb68 	bl	8006ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2150      	movs	r1, #80	; 0x50
 800661a:	4618      	mov	r0, r3
 800661c:	f000 fbc1 	bl	8006da2 <TIM_ITRx_SetConfig>
      break;
 8006620:	e02b      	b.n	800667a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6818      	ldr	r0, [r3, #0]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	6859      	ldr	r1, [r3, #4]
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	461a      	mov	r2, r3
 8006630:	f000 fb87 	bl	8006d42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2160      	movs	r1, #96	; 0x60
 800663a:	4618      	mov	r0, r3
 800663c:	f000 fbb1 	bl	8006da2 <TIM_ITRx_SetConfig>
      break;
 8006640:	e01b      	b.n	800667a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6818      	ldr	r0, [r3, #0]
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	6859      	ldr	r1, [r3, #4]
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	461a      	mov	r2, r3
 8006650:	f000 fb48 	bl	8006ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2140      	movs	r1, #64	; 0x40
 800665a:	4618      	mov	r0, r3
 800665c:	f000 fba1 	bl	8006da2 <TIM_ITRx_SetConfig>
      break;
 8006660:	e00b      	b.n	800667a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4619      	mov	r1, r3
 800666c:	4610      	mov	r0, r2
 800666e:	f000 fb98 	bl	8006da2 <TIM_ITRx_SetConfig>
        break;
 8006672:	e002      	b.n	800667a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006674:	bf00      	nop
 8006676:	e000      	b.n	800667a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006678:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3710      	adds	r7, #16
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	fffeff88 	.word	0xfffeff88

08006698 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066b4:	bf00      	nop
 80066b6:	370c      	adds	r7, #12
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a40      	ldr	r2, [pc, #256]	; (80067fc <TIM_Base_SetConfig+0x114>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d013      	beq.n	8006728 <TIM_Base_SetConfig+0x40>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006706:	d00f      	beq.n	8006728 <TIM_Base_SetConfig+0x40>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a3d      	ldr	r2, [pc, #244]	; (8006800 <TIM_Base_SetConfig+0x118>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d00b      	beq.n	8006728 <TIM_Base_SetConfig+0x40>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a3c      	ldr	r2, [pc, #240]	; (8006804 <TIM_Base_SetConfig+0x11c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d007      	beq.n	8006728 <TIM_Base_SetConfig+0x40>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a3b      	ldr	r2, [pc, #236]	; (8006808 <TIM_Base_SetConfig+0x120>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d003      	beq.n	8006728 <TIM_Base_SetConfig+0x40>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a3a      	ldr	r2, [pc, #232]	; (800680c <TIM_Base_SetConfig+0x124>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d108      	bne.n	800673a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800672e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	4313      	orrs	r3, r2
 8006738:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a2f      	ldr	r2, [pc, #188]	; (80067fc <TIM_Base_SetConfig+0x114>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d02b      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006748:	d027      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a2c      	ldr	r2, [pc, #176]	; (8006800 <TIM_Base_SetConfig+0x118>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d023      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a2b      	ldr	r2, [pc, #172]	; (8006804 <TIM_Base_SetConfig+0x11c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d01f      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a2a      	ldr	r2, [pc, #168]	; (8006808 <TIM_Base_SetConfig+0x120>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d01b      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a29      	ldr	r2, [pc, #164]	; (800680c <TIM_Base_SetConfig+0x124>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d017      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a28      	ldr	r2, [pc, #160]	; (8006810 <TIM_Base_SetConfig+0x128>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d013      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a27      	ldr	r2, [pc, #156]	; (8006814 <TIM_Base_SetConfig+0x12c>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00f      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a26      	ldr	r2, [pc, #152]	; (8006818 <TIM_Base_SetConfig+0x130>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d00b      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a25      	ldr	r2, [pc, #148]	; (800681c <TIM_Base_SetConfig+0x134>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d007      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a24      	ldr	r2, [pc, #144]	; (8006820 <TIM_Base_SetConfig+0x138>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d003      	beq.n	800679a <TIM_Base_SetConfig+0xb2>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a23      	ldr	r2, [pc, #140]	; (8006824 <TIM_Base_SetConfig+0x13c>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d108      	bne.n	80067ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a0a      	ldr	r2, [pc, #40]	; (80067fc <TIM_Base_SetConfig+0x114>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d003      	beq.n	80067e0 <TIM_Base_SetConfig+0xf8>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a0c      	ldr	r2, [pc, #48]	; (800680c <TIM_Base_SetConfig+0x124>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d103      	bne.n	80067e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	691a      	ldr	r2, [r3, #16]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	615a      	str	r2, [r3, #20]
}
 80067ee:	bf00      	nop
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	40010000 	.word	0x40010000
 8006800:	40000400 	.word	0x40000400
 8006804:	40000800 	.word	0x40000800
 8006808:	40000c00 	.word	0x40000c00
 800680c:	40010400 	.word	0x40010400
 8006810:	40014000 	.word	0x40014000
 8006814:	40014400 	.word	0x40014400
 8006818:	40014800 	.word	0x40014800
 800681c:	40001800 	.word	0x40001800
 8006820:	40001c00 	.word	0x40001c00
 8006824:	40002000 	.word	0x40002000

08006828 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006828:	b480      	push	{r7}
 800682a:	b087      	sub	sp, #28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	f023 0201 	bic.w	r2, r3, #1
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	4b2b      	ldr	r3, [pc, #172]	; (8006900 <TIM_OC1_SetConfig+0xd8>)
 8006854:	4013      	ands	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f023 0303 	bic.w	r3, r3, #3
 800685e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	4313      	orrs	r3, r2
 8006868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f023 0302 	bic.w	r3, r3, #2
 8006870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	4313      	orrs	r3, r2
 800687a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a21      	ldr	r2, [pc, #132]	; (8006904 <TIM_OC1_SetConfig+0xdc>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d003      	beq.n	800688c <TIM_OC1_SetConfig+0x64>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a20      	ldr	r2, [pc, #128]	; (8006908 <TIM_OC1_SetConfig+0xe0>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d10c      	bne.n	80068a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	f023 0308 	bic.w	r3, r3, #8
 8006892:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	4313      	orrs	r3, r2
 800689c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f023 0304 	bic.w	r3, r3, #4
 80068a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a16      	ldr	r2, [pc, #88]	; (8006904 <TIM_OC1_SetConfig+0xdc>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d003      	beq.n	80068b6 <TIM_OC1_SetConfig+0x8e>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a15      	ldr	r2, [pc, #84]	; (8006908 <TIM_OC1_SetConfig+0xe0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d111      	bne.n	80068da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	699b      	ldr	r3, [r3, #24]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	693a      	ldr	r2, [r7, #16]
 80068de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	697a      	ldr	r2, [r7, #20]
 80068f2:	621a      	str	r2, [r3, #32]
}
 80068f4:	bf00      	nop
 80068f6:	371c      	adds	r7, #28
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	fffeff8f 	.word	0xfffeff8f
 8006904:	40010000 	.word	0x40010000
 8006908:	40010400 	.word	0x40010400

0800690c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800690c:	b480      	push	{r7}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	f023 0210 	bic.w	r2, r3, #16
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a1b      	ldr	r3, [r3, #32]
 8006926:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4b2e      	ldr	r3, [pc, #184]	; (80069f0 <TIM_OC2_SetConfig+0xe4>)
 8006938:	4013      	ands	r3, r2
 800693a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006942:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	021b      	lsls	r3, r3, #8
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	4313      	orrs	r3, r2
 800694e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	f023 0320 	bic.w	r3, r3, #32
 8006956:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	011b      	lsls	r3, r3, #4
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	4313      	orrs	r3, r2
 8006962:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a23      	ldr	r2, [pc, #140]	; (80069f4 <TIM_OC2_SetConfig+0xe8>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d003      	beq.n	8006974 <TIM_OC2_SetConfig+0x68>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a22      	ldr	r2, [pc, #136]	; (80069f8 <TIM_OC2_SetConfig+0xec>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d10d      	bne.n	8006990 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800697a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	011b      	lsls	r3, r3, #4
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	4313      	orrs	r3, r2
 8006986:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800698e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a18      	ldr	r2, [pc, #96]	; (80069f4 <TIM_OC2_SetConfig+0xe8>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d003      	beq.n	80069a0 <TIM_OC2_SetConfig+0x94>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a17      	ldr	r2, [pc, #92]	; (80069f8 <TIM_OC2_SetConfig+0xec>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d113      	bne.n	80069c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	695b      	ldr	r3, [r3, #20]
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	693a      	ldr	r2, [r7, #16]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	feff8fff 	.word	0xfeff8fff
 80069f4:	40010000 	.word	0x40010000
 80069f8:	40010400 	.word	0x40010400

080069fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	69db      	ldr	r3, [r3, #28]
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	4b2d      	ldr	r3, [pc, #180]	; (8006adc <TIM_OC3_SetConfig+0xe0>)
 8006a28:	4013      	ands	r3, r2
 8006a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 0303 	bic.w	r3, r3, #3
 8006a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	021b      	lsls	r3, r3, #8
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a22      	ldr	r2, [pc, #136]	; (8006ae0 <TIM_OC3_SetConfig+0xe4>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d003      	beq.n	8006a62 <TIM_OC3_SetConfig+0x66>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a21      	ldr	r2, [pc, #132]	; (8006ae4 <TIM_OC3_SetConfig+0xe8>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d10d      	bne.n	8006a7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	021b      	lsls	r3, r3, #8
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a17      	ldr	r2, [pc, #92]	; (8006ae0 <TIM_OC3_SetConfig+0xe4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d003      	beq.n	8006a8e <TIM_OC3_SetConfig+0x92>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a16      	ldr	r2, [pc, #88]	; (8006ae4 <TIM_OC3_SetConfig+0xe8>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d113      	bne.n	8006ab6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	011b      	lsls	r3, r3, #4
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	699b      	ldr	r3, [r3, #24]
 8006aae:	011b      	lsls	r3, r3, #4
 8006ab0:	693a      	ldr	r2, [r7, #16]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	685a      	ldr	r2, [r3, #4]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	621a      	str	r2, [r3, #32]
}
 8006ad0:	bf00      	nop
 8006ad2:	371c      	adds	r7, #28
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr
 8006adc:	fffeff8f 	.word	0xfffeff8f
 8006ae0:	40010000 	.word	0x40010000
 8006ae4:	40010400 	.word	0x40010400

08006ae8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a1b      	ldr	r3, [r3, #32]
 8006af6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	69db      	ldr	r3, [r3, #28]
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	4b1e      	ldr	r3, [pc, #120]	; (8006b8c <TIM_OC4_SetConfig+0xa4>)
 8006b14:	4013      	ands	r3, r2
 8006b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	021b      	lsls	r3, r3, #8
 8006b26:	68fa      	ldr	r2, [r7, #12]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	031b      	lsls	r3, r3, #12
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a13      	ldr	r2, [pc, #76]	; (8006b90 <TIM_OC4_SetConfig+0xa8>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d003      	beq.n	8006b50 <TIM_OC4_SetConfig+0x68>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a12      	ldr	r2, [pc, #72]	; (8006b94 <TIM_OC4_SetConfig+0xac>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d109      	bne.n	8006b64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	019b      	lsls	r3, r3, #6
 8006b5e:	697a      	ldr	r2, [r7, #20]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	621a      	str	r2, [r3, #32]
}
 8006b7e:	bf00      	nop
 8006b80:	371c      	adds	r7, #28
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	feff8fff 	.word	0xfeff8fff
 8006b90:	40010000 	.word	0x40010000
 8006b94:	40010400 	.word	0x40010400

08006b98 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	4b1b      	ldr	r3, [pc, #108]	; (8006c30 <TIM_OC5_SetConfig+0x98>)
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006bd8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	041b      	lsls	r3, r3, #16
 8006be0:	693a      	ldr	r2, [r7, #16]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a12      	ldr	r2, [pc, #72]	; (8006c34 <TIM_OC5_SetConfig+0x9c>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d003      	beq.n	8006bf6 <TIM_OC5_SetConfig+0x5e>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a11      	ldr	r2, [pc, #68]	; (8006c38 <TIM_OC5_SetConfig+0xa0>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d109      	bne.n	8006c0a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bfc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	021b      	lsls	r3, r3, #8
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	697a      	ldr	r2, [r7, #20]
 8006c0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	621a      	str	r2, [r3, #32]
}
 8006c24:	bf00      	nop
 8006c26:	371c      	adds	r7, #28
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr
 8006c30:	fffeff8f 	.word	0xfffeff8f
 8006c34:	40010000 	.word	0x40010000
 8006c38:	40010400 	.word	0x40010400

08006c3c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	4b1c      	ldr	r3, [pc, #112]	; (8006cd8 <TIM_OC6_SetConfig+0x9c>)
 8006c68:	4013      	ands	r3, r2
 8006c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	021b      	lsls	r3, r3, #8
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	051b      	lsls	r3, r3, #20
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a13      	ldr	r2, [pc, #76]	; (8006cdc <TIM_OC6_SetConfig+0xa0>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d003      	beq.n	8006c9c <TIM_OC6_SetConfig+0x60>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a12      	ldr	r2, [pc, #72]	; (8006ce0 <TIM_OC6_SetConfig+0xa4>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d109      	bne.n	8006cb0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	029b      	lsls	r3, r3, #10
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	621a      	str	r2, [r3, #32]
}
 8006cca:	bf00      	nop
 8006ccc:	371c      	adds	r7, #28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	feff8fff 	.word	0xfeff8fff
 8006cdc:	40010000 	.word	0x40010000
 8006ce0:	40010400 	.word	0x40010400

08006ce4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	f023 0201 	bic.w	r2, r3, #1
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	699b      	ldr	r3, [r3, #24]
 8006d06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	011b      	lsls	r3, r3, #4
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	f023 030a 	bic.w	r3, r3, #10
 8006d20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	621a      	str	r2, [r3, #32]
}
 8006d36:	bf00      	nop
 8006d38:	371c      	adds	r7, #28
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b087      	sub	sp, #28
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	60f8      	str	r0, [r7, #12]
 8006d4a:	60b9      	str	r1, [r7, #8]
 8006d4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	f023 0210 	bic.w	r2, r3, #16
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6a1b      	ldr	r3, [r3, #32]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	031b      	lsls	r3, r3, #12
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	011b      	lsls	r3, r3, #4
 8006d84:	693a      	ldr	r2, [r7, #16]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	693a      	ldr	r2, [r7, #16]
 8006d94:	621a      	str	r2, [r3, #32]
}
 8006d96:	bf00      	nop
 8006d98:	371c      	adds	r7, #28
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr

08006da2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006da2:	b480      	push	{r7}
 8006da4:	b085      	sub	sp, #20
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
 8006daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006db8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dba:	683a      	ldr	r2, [r7, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	f043 0307 	orr.w	r3, r3, #7
 8006dc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	609a      	str	r2, [r3, #8]
}
 8006dcc:	bf00      	nop
 8006dce:	3714      	adds	r7, #20
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b087      	sub	sp, #28
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	607a      	str	r2, [r7, #4]
 8006de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006df2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	021a      	lsls	r2, r3, #8
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	609a      	str	r2, [r3, #8]
}
 8006e0c:	bf00      	nop
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6a1a      	ldr	r2, [r3, #32]
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	43db      	mvns	r3, r3
 8006e3a:	401a      	ands	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6a1a      	ldr	r2, [r3, #32]
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	f003 031f 	and.w	r3, r3, #31
 8006e4a:	6879      	ldr	r1, [r7, #4]
 8006e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e50:	431a      	orrs	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	621a      	str	r2, [r3, #32]
}
 8006e56:	bf00      	nop
 8006e58:	371c      	adds	r7, #28
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
	...

08006e64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d101      	bne.n	8006e7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e78:	2302      	movs	r3, #2
 8006e7a:	e06d      	b.n	8006f58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a30      	ldr	r2, [pc, #192]	; (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d004      	beq.n	8006eb0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a2f      	ldr	r2, [pc, #188]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d108      	bne.n	8006ec2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006eb6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	68fa      	ldr	r2, [r7, #12]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ec8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a20      	ldr	r2, [pc, #128]	; (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d022      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eee:	d01d      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a1d      	ldr	r2, [pc, #116]	; (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d018      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a1c      	ldr	r2, [pc, #112]	; (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d013      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a1a      	ldr	r2, [pc, #104]	; (8006f74 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d00e      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a15      	ldr	r2, [pc, #84]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d009      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a16      	ldr	r2, [pc, #88]	; (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d004      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a15      	ldr	r2, [pc, #84]	; (8006f7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d10c      	bne.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	40010000 	.word	0x40010000
 8006f68:	40010400 	.word	0x40010400
 8006f6c:	40000400 	.word	0x40000400
 8006f70:	40000800 	.word	0x40000800
 8006f74:	40000c00 	.word	0x40000c00
 8006f78:	40014000 	.word	0x40014000
 8006f7c:	40001800 	.word	0x40001800

08006f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d101      	bne.n	8006fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e040      	b.n	8007050 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d106      	bne.n	8006fe4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f7fb fffe 	bl	8002fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2224      	movs	r2, #36	; 0x24
 8006fe8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0201 	bic.w	r2, r2, #1
 8006ff8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fb26 	bl	800764c <UART_SetConfig>
 8007000:	4603      	mov	r3, r0
 8007002:	2b01      	cmp	r3, #1
 8007004:	d101      	bne.n	800700a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e022      	b.n	8007050 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700e:	2b00      	cmp	r3, #0
 8007010:	d002      	beq.n	8007018 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fd7c 	bl	8007b10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007026:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	689a      	ldr	r2, [r3, #8]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007036:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f042 0201 	orr.w	r2, r2, #1
 8007046:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 fe03 	bl	8007c54 <UART_CheckIdleState>
 800704e:	4603      	mov	r3, r0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3708      	adds	r7, #8
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08a      	sub	sp, #40	; 0x28
 800705c:	af02      	add	r7, sp, #8
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	603b      	str	r3, [r7, #0]
 8007064:	4613      	mov	r3, r2
 8007066:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800706c:	2b20      	cmp	r3, #32
 800706e:	f040 8081 	bne.w	8007174 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d002      	beq.n	800707e <HAL_UART_Transmit+0x26>
 8007078:	88fb      	ldrh	r3, [r7, #6]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e079      	b.n	8007176 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007088:	2b01      	cmp	r3, #1
 800708a:	d101      	bne.n	8007090 <HAL_UART_Transmit+0x38>
 800708c:	2302      	movs	r3, #2
 800708e:	e072      	b.n	8007176 <HAL_UART_Transmit+0x11e>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2221      	movs	r2, #33	; 0x21
 80070a4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070a6:	f7fc f8eb 	bl	8003280 <HAL_GetTick>
 80070aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	88fa      	ldrh	r2, [r7, #6]
 80070b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	88fa      	ldrh	r2, [r7, #6]
 80070b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070c4:	d108      	bne.n	80070d8 <HAL_UART_Transmit+0x80>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d104      	bne.n	80070d8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80070ce:	2300      	movs	r3, #0
 80070d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	61bb      	str	r3, [r7, #24]
 80070d6:	e003      	b.n	80070e0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070dc:	2300      	movs	r3, #0
 80070de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80070e8:	e02c      	b.n	8007144 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	2200      	movs	r2, #0
 80070f2:	2180      	movs	r1, #128	; 0x80
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f000 fdf6 	bl	8007ce6 <UART_WaitOnFlagUntilTimeout>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d001      	beq.n	8007104 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e038      	b.n	8007176 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10b      	bne.n	8007122 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	881b      	ldrh	r3, [r3, #0]
 800710e:	461a      	mov	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007118:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	3302      	adds	r3, #2
 800711e:	61bb      	str	r3, [r7, #24]
 8007120:	e007      	b.n	8007132 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	781a      	ldrb	r2, [r3, #0]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	3301      	adds	r3, #1
 8007130:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007138:	b29b      	uxth	r3, r3
 800713a:	3b01      	subs	r3, #1
 800713c:	b29a      	uxth	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800714a:	b29b      	uxth	r3, r3
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1cc      	bne.n	80070ea <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	2200      	movs	r2, #0
 8007158:	2140      	movs	r1, #64	; 0x40
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 fdc3 	bl	8007ce6 <UART_WaitOnFlagUntilTimeout>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d001      	beq.n	800716a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007166:	2303      	movs	r3, #3
 8007168:	e005      	b.n	8007176 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2220      	movs	r2, #32
 800716e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007170:	2300      	movs	r3, #0
 8007172:	e000      	b.n	8007176 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007174:	2302      	movs	r3, #2
  }
}
 8007176:	4618      	mov	r0, r3
 8007178:	3720      	adds	r7, #32
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}

0800717e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800717e:	b580      	push	{r7, lr}
 8007180:	b084      	sub	sp, #16
 8007182:	af00      	add	r7, sp, #0
 8007184:	60f8      	str	r0, [r7, #12]
 8007186:	60b9      	str	r1, [r7, #8]
 8007188:	4613      	mov	r3, r2
 800718a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007190:	2b20      	cmp	r3, #32
 8007192:	d12c      	bne.n	80071ee <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d002      	beq.n	80071a0 <HAL_UART_Receive_IT+0x22>
 800719a:	88fb      	ldrh	r3, [r7, #6]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d101      	bne.n	80071a4 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e025      	b.n	80071f0 <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d101      	bne.n	80071b2 <HAL_UART_Receive_IT+0x34>
 80071ae:	2302      	movs	r3, #2
 80071b0:	e01e      	b.n	80071f0 <HAL_UART_Receive_IT+0x72>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2201      	movs	r2, #1
 80071b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d007      	beq.n	80071de <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80071dc:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80071de:	88fb      	ldrh	r3, [r7, #6]
 80071e0:	461a      	mov	r2, r3
 80071e2:	68b9      	ldr	r1, [r7, #8]
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f000 fdfb 	bl	8007de0 <UART_Start_Receive_IT>
 80071ea:	4603      	mov	r3, r0
 80071ec:	e000      	b.n	80071f0 <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 80071ee:	2302      	movs	r3, #2
  }
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007218:	69fa      	ldr	r2, [r7, #28]
 800721a:	f640 030f 	movw	r3, #2063	; 0x80f
 800721e:	4013      	ands	r3, r2
 8007220:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d113      	bne.n	8007250 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	f003 0320 	and.w	r3, r3, #32
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00e      	beq.n	8007250 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	f003 0320 	and.w	r3, r3, #32
 8007238:	2b00      	cmp	r3, #0
 800723a:	d009      	beq.n	8007250 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007240:	2b00      	cmp	r3, #0
 8007242:	f000 81cc 	beq.w	80075de <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	4798      	blx	r3
      }
      return;
 800724e:	e1c6      	b.n	80075de <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	2b00      	cmp	r3, #0
 8007254:	f000 80e3 	beq.w	800741e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	f003 0301 	and.w	r3, r3, #1
 800725e:	2b00      	cmp	r3, #0
 8007260:	d105      	bne.n	800726e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007262:	69ba      	ldr	r2, [r7, #24]
 8007264:	4ba5      	ldr	r3, [pc, #660]	; (80074fc <HAL_UART_IRQHandler+0x304>)
 8007266:	4013      	ands	r3, r2
 8007268:	2b00      	cmp	r3, #0
 800726a:	f000 80d8 	beq.w	800741e <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800726e:	69fb      	ldr	r3, [r7, #28]
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	2b00      	cmp	r3, #0
 8007276:	d010      	beq.n	800729a <HAL_UART_IRQHandler+0xa2>
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00b      	beq.n	800729a <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	2201      	movs	r2, #1
 8007288:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007290:	f043 0201 	orr.w	r2, r3, #1
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	f003 0302 	and.w	r3, r3, #2
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d010      	beq.n	80072c6 <HAL_UART_IRQHandler+0xce>
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f003 0301 	and.w	r3, r3, #1
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d00b      	beq.n	80072c6 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2202      	movs	r2, #2
 80072b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072bc:	f043 0204 	orr.w	r2, r3, #4
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072c6:	69fb      	ldr	r3, [r7, #28]
 80072c8:	f003 0304 	and.w	r3, r3, #4
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d010      	beq.n	80072f2 <HAL_UART_IRQHandler+0xfa>
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	f003 0301 	and.w	r3, r3, #1
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00b      	beq.n	80072f2 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2204      	movs	r2, #4
 80072e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072e8:	f043 0202 	orr.w	r2, r3, #2
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	f003 0308 	and.w	r3, r3, #8
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d015      	beq.n	8007328 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	f003 0320 	and.w	r3, r3, #32
 8007302:	2b00      	cmp	r3, #0
 8007304:	d104      	bne.n	8007310 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00b      	beq.n	8007328 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2208      	movs	r2, #8
 8007316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800731e:	f043 0208 	orr.w	r2, r3, #8
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800732e:	2b00      	cmp	r3, #0
 8007330:	d011      	beq.n	8007356 <HAL_UART_IRQHandler+0x15e>
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00c      	beq.n	8007356 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007344:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800734c:	f043 0220 	orr.w	r2, r3, #32
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800735c:	2b00      	cmp	r3, #0
 800735e:	f000 8140 	beq.w	80075e2 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	f003 0320 	and.w	r3, r3, #32
 8007368:	2b00      	cmp	r3, #0
 800736a:	d00c      	beq.n	8007386 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	f003 0320 	and.w	r3, r3, #32
 8007372:	2b00      	cmp	r3, #0
 8007374:	d007      	beq.n	8007386 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800737a:	2b00      	cmp	r3, #0
 800737c:	d003      	beq.n	8007386 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800738c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007398:	2b40      	cmp	r3, #64	; 0x40
 800739a:	d004      	beq.n	80073a6 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d031      	beq.n	800740a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 fda2 	bl	8007ef0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b6:	2b40      	cmp	r3, #64	; 0x40
 80073b8:	d123      	bne.n	8007402 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689a      	ldr	r2, [r3, #8]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073c8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d013      	beq.n	80073fa <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073d6:	4a4a      	ldr	r2, [pc, #296]	; (8007500 <HAL_UART_IRQHandler+0x308>)
 80073d8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073de:	4618      	mov	r0, r3
 80073e0:	f7fc f8ff 	bl	80035e2 <HAL_DMA_Abort_IT>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d017      	beq.n	800741a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80073f4:	4610      	mov	r0, r2
 80073f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f8:	e00f      	b.n	800741a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f906 	bl	800760c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007400:	e00b      	b.n	800741a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f902 	bl	800760c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007408:	e007      	b.n	800741a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f8fe 	bl	800760c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007418:	e0e3      	b.n	80075e2 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800741a:	bf00      	nop
    return;
 800741c:	e0e1      	b.n	80075e2 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007422:	2b01      	cmp	r3, #1
 8007424:	f040 80a7 	bne.w	8007576 <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	f003 0310 	and.w	r3, r3, #16
 800742e:	2b00      	cmp	r3, #0
 8007430:	f000 80a1 	beq.w	8007576 <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	f003 0310 	and.w	r3, r3, #16
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 809b 	beq.w	8007576 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2210      	movs	r2, #16
 8007446:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007452:	2b40      	cmp	r3, #64	; 0x40
 8007454:	d156      	bne.n	8007504 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8007460:	893b      	ldrh	r3, [r7, #8]
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 80bf 	beq.w	80075e6 <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800746e:	893a      	ldrh	r2, [r7, #8]
 8007470:	429a      	cmp	r2, r3
 8007472:	f080 80b8 	bcs.w	80075e6 <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	893a      	ldrh	r2, [r7, #8]
 800747a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007482:	69db      	ldr	r3, [r3, #28]
 8007484:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007488:	d02a      	beq.n	80074e0 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007498:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	689a      	ldr	r2, [r3, #8]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f022 0201 	bic.w	r2, r2, #1
 80074a8:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	689a      	ldr	r2, [r3, #8]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074b8:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2220      	movs	r2, #32
 80074be:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f022 0210 	bic.w	r2, r2, #16
 80074d4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074da:	4618      	mov	r0, r3
 80074dc:	f7fc f811 	bl	8003502 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	1ad3      	subs	r3, r2, r3
 80074f0:	b29b      	uxth	r3, r3
 80074f2:	4619      	mov	r1, r3
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f893 	bl	8007620 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074fa:	e074      	b.n	80075e6 <HAL_UART_IRQHandler+0x3ee>
 80074fc:	04000120 	.word	0x04000120
 8007500:	08007f4f 	.word	0x08007f4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007510:	b29b      	uxth	r3, r3
 8007512:	1ad3      	subs	r3, r2, r3
 8007514:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800751c:	b29b      	uxth	r3, r3
 800751e:	2b00      	cmp	r3, #0
 8007520:	d063      	beq.n	80075ea <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8007522:	897b      	ldrh	r3, [r7, #10]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d060      	beq.n	80075ea <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007536:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	689a      	ldr	r2, [r3, #8]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f022 0201 	bic.w	r2, r2, #1
 8007546:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2220      	movs	r2, #32
 800754c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 0210 	bic.w	r2, r2, #16
 8007568:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800756a:	897b      	ldrh	r3, [r7, #10]
 800756c:	4619      	mov	r1, r3
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f856 	bl	8007620 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007574:	e039      	b.n	80075ea <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007576:	69fb      	ldr	r3, [r7, #28]
 8007578:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00d      	beq.n	800759c <HAL_UART_IRQHandler+0x3a4>
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007586:	2b00      	cmp	r3, #0
 8007588:	d008      	beq.n	800759c <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007592:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f84f 	bl	8007638 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800759a:	e029      	b.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00d      	beq.n	80075c2 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d008      	beq.n	80075c2 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d01a      	beq.n	80075ee <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	4798      	blx	r3
    }
    return;
 80075c0:	e015      	b.n	80075ee <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d011      	beq.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d00c      	beq.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 fccf 	bl	8007f7a <UART_EndTransmit_IT>
    return;
 80075dc:	e008      	b.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
      return;
 80075de:	bf00      	nop
 80075e0:	e006      	b.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
    return;
 80075e2:	bf00      	nop
 80075e4:	e004      	b.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
      return;
 80075e6:	bf00      	nop
 80075e8:	e002      	b.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
      return;
 80075ea:	bf00      	nop
 80075ec:	e000      	b.n	80075f0 <HAL_UART_IRQHandler+0x3f8>
    return;
 80075ee:	bf00      	nop
  }

}
 80075f0:	3720      	adds	r7, #32
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop

080075f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007620:	b480      	push	{r7}
 8007622:	b083      	sub	sp, #12
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	460b      	mov	r3, r1
 800762a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007638:	b480      	push	{r7}
 800763a:	b083      	sub	sp, #12
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b088      	sub	sp, #32
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007654:	2300      	movs	r3, #0
 8007656:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	689a      	ldr	r2, [r3, #8]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	431a      	orrs	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	69db      	ldr	r3, [r3, #28]
 800766c:	4313      	orrs	r3, r2
 800766e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	4ba7      	ldr	r3, [pc, #668]	; (8007914 <UART_SetConfig+0x2c8>)
 8007678:	4013      	ands	r3, r2
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	6812      	ldr	r2, [r2, #0]
 800767e:	6979      	ldr	r1, [r7, #20]
 8007680:	430b      	orrs	r3, r1
 8007682:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	68da      	ldr	r2, [r3, #12]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	430a      	orrs	r2, r1
 8007698:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a1b      	ldr	r3, [r3, #32]
 80076a4:	697a      	ldr	r2, [r7, #20]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	430a      	orrs	r2, r1
 80076bc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a95      	ldr	r2, [pc, #596]	; (8007918 <UART_SetConfig+0x2cc>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d120      	bne.n	800770a <UART_SetConfig+0xbe>
 80076c8:	4b94      	ldr	r3, [pc, #592]	; (800791c <UART_SetConfig+0x2d0>)
 80076ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076ce:	f003 0303 	and.w	r3, r3, #3
 80076d2:	2b03      	cmp	r3, #3
 80076d4:	d816      	bhi.n	8007704 <UART_SetConfig+0xb8>
 80076d6:	a201      	add	r2, pc, #4	; (adr r2, 80076dc <UART_SetConfig+0x90>)
 80076d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076dc:	080076ed 	.word	0x080076ed
 80076e0:	080076f9 	.word	0x080076f9
 80076e4:	080076f3 	.word	0x080076f3
 80076e8:	080076ff 	.word	0x080076ff
 80076ec:	2301      	movs	r3, #1
 80076ee:	77fb      	strb	r3, [r7, #31]
 80076f0:	e14f      	b.n	8007992 <UART_SetConfig+0x346>
 80076f2:	2302      	movs	r3, #2
 80076f4:	77fb      	strb	r3, [r7, #31]
 80076f6:	e14c      	b.n	8007992 <UART_SetConfig+0x346>
 80076f8:	2304      	movs	r3, #4
 80076fa:	77fb      	strb	r3, [r7, #31]
 80076fc:	e149      	b.n	8007992 <UART_SetConfig+0x346>
 80076fe:	2308      	movs	r3, #8
 8007700:	77fb      	strb	r3, [r7, #31]
 8007702:	e146      	b.n	8007992 <UART_SetConfig+0x346>
 8007704:	2310      	movs	r3, #16
 8007706:	77fb      	strb	r3, [r7, #31]
 8007708:	e143      	b.n	8007992 <UART_SetConfig+0x346>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a84      	ldr	r2, [pc, #528]	; (8007920 <UART_SetConfig+0x2d4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d132      	bne.n	800777a <UART_SetConfig+0x12e>
 8007714:	4b81      	ldr	r3, [pc, #516]	; (800791c <UART_SetConfig+0x2d0>)
 8007716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800771a:	f003 030c 	and.w	r3, r3, #12
 800771e:	2b0c      	cmp	r3, #12
 8007720:	d828      	bhi.n	8007774 <UART_SetConfig+0x128>
 8007722:	a201      	add	r2, pc, #4	; (adr r2, 8007728 <UART_SetConfig+0xdc>)
 8007724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007728:	0800775d 	.word	0x0800775d
 800772c:	08007775 	.word	0x08007775
 8007730:	08007775 	.word	0x08007775
 8007734:	08007775 	.word	0x08007775
 8007738:	08007769 	.word	0x08007769
 800773c:	08007775 	.word	0x08007775
 8007740:	08007775 	.word	0x08007775
 8007744:	08007775 	.word	0x08007775
 8007748:	08007763 	.word	0x08007763
 800774c:	08007775 	.word	0x08007775
 8007750:	08007775 	.word	0x08007775
 8007754:	08007775 	.word	0x08007775
 8007758:	0800776f 	.word	0x0800776f
 800775c:	2300      	movs	r3, #0
 800775e:	77fb      	strb	r3, [r7, #31]
 8007760:	e117      	b.n	8007992 <UART_SetConfig+0x346>
 8007762:	2302      	movs	r3, #2
 8007764:	77fb      	strb	r3, [r7, #31]
 8007766:	e114      	b.n	8007992 <UART_SetConfig+0x346>
 8007768:	2304      	movs	r3, #4
 800776a:	77fb      	strb	r3, [r7, #31]
 800776c:	e111      	b.n	8007992 <UART_SetConfig+0x346>
 800776e:	2308      	movs	r3, #8
 8007770:	77fb      	strb	r3, [r7, #31]
 8007772:	e10e      	b.n	8007992 <UART_SetConfig+0x346>
 8007774:	2310      	movs	r3, #16
 8007776:	77fb      	strb	r3, [r7, #31]
 8007778:	e10b      	b.n	8007992 <UART_SetConfig+0x346>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a69      	ldr	r2, [pc, #420]	; (8007924 <UART_SetConfig+0x2d8>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d120      	bne.n	80077c6 <UART_SetConfig+0x17a>
 8007784:	4b65      	ldr	r3, [pc, #404]	; (800791c <UART_SetConfig+0x2d0>)
 8007786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800778a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800778e:	2b30      	cmp	r3, #48	; 0x30
 8007790:	d013      	beq.n	80077ba <UART_SetConfig+0x16e>
 8007792:	2b30      	cmp	r3, #48	; 0x30
 8007794:	d814      	bhi.n	80077c0 <UART_SetConfig+0x174>
 8007796:	2b20      	cmp	r3, #32
 8007798:	d009      	beq.n	80077ae <UART_SetConfig+0x162>
 800779a:	2b20      	cmp	r3, #32
 800779c:	d810      	bhi.n	80077c0 <UART_SetConfig+0x174>
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <UART_SetConfig+0x15c>
 80077a2:	2b10      	cmp	r3, #16
 80077a4:	d006      	beq.n	80077b4 <UART_SetConfig+0x168>
 80077a6:	e00b      	b.n	80077c0 <UART_SetConfig+0x174>
 80077a8:	2300      	movs	r3, #0
 80077aa:	77fb      	strb	r3, [r7, #31]
 80077ac:	e0f1      	b.n	8007992 <UART_SetConfig+0x346>
 80077ae:	2302      	movs	r3, #2
 80077b0:	77fb      	strb	r3, [r7, #31]
 80077b2:	e0ee      	b.n	8007992 <UART_SetConfig+0x346>
 80077b4:	2304      	movs	r3, #4
 80077b6:	77fb      	strb	r3, [r7, #31]
 80077b8:	e0eb      	b.n	8007992 <UART_SetConfig+0x346>
 80077ba:	2308      	movs	r3, #8
 80077bc:	77fb      	strb	r3, [r7, #31]
 80077be:	e0e8      	b.n	8007992 <UART_SetConfig+0x346>
 80077c0:	2310      	movs	r3, #16
 80077c2:	77fb      	strb	r3, [r7, #31]
 80077c4:	e0e5      	b.n	8007992 <UART_SetConfig+0x346>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a57      	ldr	r2, [pc, #348]	; (8007928 <UART_SetConfig+0x2dc>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d120      	bne.n	8007812 <UART_SetConfig+0x1c6>
 80077d0:	4b52      	ldr	r3, [pc, #328]	; (800791c <UART_SetConfig+0x2d0>)
 80077d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077d6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80077da:	2bc0      	cmp	r3, #192	; 0xc0
 80077dc:	d013      	beq.n	8007806 <UART_SetConfig+0x1ba>
 80077de:	2bc0      	cmp	r3, #192	; 0xc0
 80077e0:	d814      	bhi.n	800780c <UART_SetConfig+0x1c0>
 80077e2:	2b80      	cmp	r3, #128	; 0x80
 80077e4:	d009      	beq.n	80077fa <UART_SetConfig+0x1ae>
 80077e6:	2b80      	cmp	r3, #128	; 0x80
 80077e8:	d810      	bhi.n	800780c <UART_SetConfig+0x1c0>
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d002      	beq.n	80077f4 <UART_SetConfig+0x1a8>
 80077ee:	2b40      	cmp	r3, #64	; 0x40
 80077f0:	d006      	beq.n	8007800 <UART_SetConfig+0x1b4>
 80077f2:	e00b      	b.n	800780c <UART_SetConfig+0x1c0>
 80077f4:	2300      	movs	r3, #0
 80077f6:	77fb      	strb	r3, [r7, #31]
 80077f8:	e0cb      	b.n	8007992 <UART_SetConfig+0x346>
 80077fa:	2302      	movs	r3, #2
 80077fc:	77fb      	strb	r3, [r7, #31]
 80077fe:	e0c8      	b.n	8007992 <UART_SetConfig+0x346>
 8007800:	2304      	movs	r3, #4
 8007802:	77fb      	strb	r3, [r7, #31]
 8007804:	e0c5      	b.n	8007992 <UART_SetConfig+0x346>
 8007806:	2308      	movs	r3, #8
 8007808:	77fb      	strb	r3, [r7, #31]
 800780a:	e0c2      	b.n	8007992 <UART_SetConfig+0x346>
 800780c:	2310      	movs	r3, #16
 800780e:	77fb      	strb	r3, [r7, #31]
 8007810:	e0bf      	b.n	8007992 <UART_SetConfig+0x346>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a45      	ldr	r2, [pc, #276]	; (800792c <UART_SetConfig+0x2e0>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d125      	bne.n	8007868 <UART_SetConfig+0x21c>
 800781c:	4b3f      	ldr	r3, [pc, #252]	; (800791c <UART_SetConfig+0x2d0>)
 800781e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007822:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007826:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800782a:	d017      	beq.n	800785c <UART_SetConfig+0x210>
 800782c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007830:	d817      	bhi.n	8007862 <UART_SetConfig+0x216>
 8007832:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007836:	d00b      	beq.n	8007850 <UART_SetConfig+0x204>
 8007838:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800783c:	d811      	bhi.n	8007862 <UART_SetConfig+0x216>
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <UART_SetConfig+0x1fe>
 8007842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007846:	d006      	beq.n	8007856 <UART_SetConfig+0x20a>
 8007848:	e00b      	b.n	8007862 <UART_SetConfig+0x216>
 800784a:	2300      	movs	r3, #0
 800784c:	77fb      	strb	r3, [r7, #31]
 800784e:	e0a0      	b.n	8007992 <UART_SetConfig+0x346>
 8007850:	2302      	movs	r3, #2
 8007852:	77fb      	strb	r3, [r7, #31]
 8007854:	e09d      	b.n	8007992 <UART_SetConfig+0x346>
 8007856:	2304      	movs	r3, #4
 8007858:	77fb      	strb	r3, [r7, #31]
 800785a:	e09a      	b.n	8007992 <UART_SetConfig+0x346>
 800785c:	2308      	movs	r3, #8
 800785e:	77fb      	strb	r3, [r7, #31]
 8007860:	e097      	b.n	8007992 <UART_SetConfig+0x346>
 8007862:	2310      	movs	r3, #16
 8007864:	77fb      	strb	r3, [r7, #31]
 8007866:	e094      	b.n	8007992 <UART_SetConfig+0x346>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a30      	ldr	r2, [pc, #192]	; (8007930 <UART_SetConfig+0x2e4>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d125      	bne.n	80078be <UART_SetConfig+0x272>
 8007872:	4b2a      	ldr	r3, [pc, #168]	; (800791c <UART_SetConfig+0x2d0>)
 8007874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007878:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800787c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007880:	d017      	beq.n	80078b2 <UART_SetConfig+0x266>
 8007882:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007886:	d817      	bhi.n	80078b8 <UART_SetConfig+0x26c>
 8007888:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800788c:	d00b      	beq.n	80078a6 <UART_SetConfig+0x25a>
 800788e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007892:	d811      	bhi.n	80078b8 <UART_SetConfig+0x26c>
 8007894:	2b00      	cmp	r3, #0
 8007896:	d003      	beq.n	80078a0 <UART_SetConfig+0x254>
 8007898:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800789c:	d006      	beq.n	80078ac <UART_SetConfig+0x260>
 800789e:	e00b      	b.n	80078b8 <UART_SetConfig+0x26c>
 80078a0:	2301      	movs	r3, #1
 80078a2:	77fb      	strb	r3, [r7, #31]
 80078a4:	e075      	b.n	8007992 <UART_SetConfig+0x346>
 80078a6:	2302      	movs	r3, #2
 80078a8:	77fb      	strb	r3, [r7, #31]
 80078aa:	e072      	b.n	8007992 <UART_SetConfig+0x346>
 80078ac:	2304      	movs	r3, #4
 80078ae:	77fb      	strb	r3, [r7, #31]
 80078b0:	e06f      	b.n	8007992 <UART_SetConfig+0x346>
 80078b2:	2308      	movs	r3, #8
 80078b4:	77fb      	strb	r3, [r7, #31]
 80078b6:	e06c      	b.n	8007992 <UART_SetConfig+0x346>
 80078b8:	2310      	movs	r3, #16
 80078ba:	77fb      	strb	r3, [r7, #31]
 80078bc:	e069      	b.n	8007992 <UART_SetConfig+0x346>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a1c      	ldr	r2, [pc, #112]	; (8007934 <UART_SetConfig+0x2e8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d137      	bne.n	8007938 <UART_SetConfig+0x2ec>
 80078c8:	4b14      	ldr	r3, [pc, #80]	; (800791c <UART_SetConfig+0x2d0>)
 80078ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ce:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80078d2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078d6:	d017      	beq.n	8007908 <UART_SetConfig+0x2bc>
 80078d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078dc:	d817      	bhi.n	800790e <UART_SetConfig+0x2c2>
 80078de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078e2:	d00b      	beq.n	80078fc <UART_SetConfig+0x2b0>
 80078e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078e8:	d811      	bhi.n	800790e <UART_SetConfig+0x2c2>
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d003      	beq.n	80078f6 <UART_SetConfig+0x2aa>
 80078ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f2:	d006      	beq.n	8007902 <UART_SetConfig+0x2b6>
 80078f4:	e00b      	b.n	800790e <UART_SetConfig+0x2c2>
 80078f6:	2300      	movs	r3, #0
 80078f8:	77fb      	strb	r3, [r7, #31]
 80078fa:	e04a      	b.n	8007992 <UART_SetConfig+0x346>
 80078fc:	2302      	movs	r3, #2
 80078fe:	77fb      	strb	r3, [r7, #31]
 8007900:	e047      	b.n	8007992 <UART_SetConfig+0x346>
 8007902:	2304      	movs	r3, #4
 8007904:	77fb      	strb	r3, [r7, #31]
 8007906:	e044      	b.n	8007992 <UART_SetConfig+0x346>
 8007908:	2308      	movs	r3, #8
 800790a:	77fb      	strb	r3, [r7, #31]
 800790c:	e041      	b.n	8007992 <UART_SetConfig+0x346>
 800790e:	2310      	movs	r3, #16
 8007910:	77fb      	strb	r3, [r7, #31]
 8007912:	e03e      	b.n	8007992 <UART_SetConfig+0x346>
 8007914:	efff69f3 	.word	0xefff69f3
 8007918:	40011000 	.word	0x40011000
 800791c:	40023800 	.word	0x40023800
 8007920:	40004400 	.word	0x40004400
 8007924:	40004800 	.word	0x40004800
 8007928:	40004c00 	.word	0x40004c00
 800792c:	40005000 	.word	0x40005000
 8007930:	40011400 	.word	0x40011400
 8007934:	40007800 	.word	0x40007800
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a71      	ldr	r2, [pc, #452]	; (8007b04 <UART_SetConfig+0x4b8>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d125      	bne.n	800798e <UART_SetConfig+0x342>
 8007942:	4b71      	ldr	r3, [pc, #452]	; (8007b08 <UART_SetConfig+0x4bc>)
 8007944:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007948:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800794c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007950:	d017      	beq.n	8007982 <UART_SetConfig+0x336>
 8007952:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007956:	d817      	bhi.n	8007988 <UART_SetConfig+0x33c>
 8007958:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800795c:	d00b      	beq.n	8007976 <UART_SetConfig+0x32a>
 800795e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007962:	d811      	bhi.n	8007988 <UART_SetConfig+0x33c>
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <UART_SetConfig+0x324>
 8007968:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800796c:	d006      	beq.n	800797c <UART_SetConfig+0x330>
 800796e:	e00b      	b.n	8007988 <UART_SetConfig+0x33c>
 8007970:	2300      	movs	r3, #0
 8007972:	77fb      	strb	r3, [r7, #31]
 8007974:	e00d      	b.n	8007992 <UART_SetConfig+0x346>
 8007976:	2302      	movs	r3, #2
 8007978:	77fb      	strb	r3, [r7, #31]
 800797a:	e00a      	b.n	8007992 <UART_SetConfig+0x346>
 800797c:	2304      	movs	r3, #4
 800797e:	77fb      	strb	r3, [r7, #31]
 8007980:	e007      	b.n	8007992 <UART_SetConfig+0x346>
 8007982:	2308      	movs	r3, #8
 8007984:	77fb      	strb	r3, [r7, #31]
 8007986:	e004      	b.n	8007992 <UART_SetConfig+0x346>
 8007988:	2310      	movs	r3, #16
 800798a:	77fb      	strb	r3, [r7, #31]
 800798c:	e001      	b.n	8007992 <UART_SetConfig+0x346>
 800798e:	2310      	movs	r3, #16
 8007990:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	69db      	ldr	r3, [r3, #28]
 8007996:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800799a:	d15b      	bne.n	8007a54 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800799c:	7ffb      	ldrb	r3, [r7, #31]
 800799e:	2b08      	cmp	r3, #8
 80079a0:	d827      	bhi.n	80079f2 <UART_SetConfig+0x3a6>
 80079a2:	a201      	add	r2, pc, #4	; (adr r2, 80079a8 <UART_SetConfig+0x35c>)
 80079a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a8:	080079cd 	.word	0x080079cd
 80079ac:	080079d5 	.word	0x080079d5
 80079b0:	080079dd 	.word	0x080079dd
 80079b4:	080079f3 	.word	0x080079f3
 80079b8:	080079e3 	.word	0x080079e3
 80079bc:	080079f3 	.word	0x080079f3
 80079c0:	080079f3 	.word	0x080079f3
 80079c4:	080079f3 	.word	0x080079f3
 80079c8:	080079eb 	.word	0x080079eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079cc:	f7fc fe46 	bl	800465c <HAL_RCC_GetPCLK1Freq>
 80079d0:	61b8      	str	r0, [r7, #24]
        break;
 80079d2:	e013      	b.n	80079fc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079d4:	f7fc fe56 	bl	8004684 <HAL_RCC_GetPCLK2Freq>
 80079d8:	61b8      	str	r0, [r7, #24]
        break;
 80079da:	e00f      	b.n	80079fc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079dc:	4b4b      	ldr	r3, [pc, #300]	; (8007b0c <UART_SetConfig+0x4c0>)
 80079de:	61bb      	str	r3, [r7, #24]
        break;
 80079e0:	e00c      	b.n	80079fc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079e2:	f7fc fd4d 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 80079e6:	61b8      	str	r0, [r7, #24]
        break;
 80079e8:	e008      	b.n	80079fc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079ee:	61bb      	str	r3, [r7, #24]
        break;
 80079f0:	e004      	b.n	80079fc <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80079f2:	2300      	movs	r3, #0
 80079f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	77bb      	strb	r3, [r7, #30]
        break;
 80079fa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d074      	beq.n	8007aec <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	005a      	lsls	r2, r3, #1
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	085b      	lsrs	r3, r3, #1
 8007a0c:	441a      	add	r2, r3
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	2b0f      	cmp	r3, #15
 8007a1e:	d916      	bls.n	8007a4e <UART_SetConfig+0x402>
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a26:	d212      	bcs.n	8007a4e <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	f023 030f 	bic.w	r3, r3, #15
 8007a30:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	085b      	lsrs	r3, r3, #1
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	f003 0307 	and.w	r3, r3, #7
 8007a3c:	b29a      	uxth	r2, r3
 8007a3e:	89fb      	ldrh	r3, [r7, #14]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	89fa      	ldrh	r2, [r7, #14]
 8007a4a:	60da      	str	r2, [r3, #12]
 8007a4c:	e04e      	b.n	8007aec <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	77bb      	strb	r3, [r7, #30]
 8007a52:	e04b      	b.n	8007aec <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a54:	7ffb      	ldrb	r3, [r7, #31]
 8007a56:	2b08      	cmp	r3, #8
 8007a58:	d827      	bhi.n	8007aaa <UART_SetConfig+0x45e>
 8007a5a:	a201      	add	r2, pc, #4	; (adr r2, 8007a60 <UART_SetConfig+0x414>)
 8007a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a60:	08007a85 	.word	0x08007a85
 8007a64:	08007a8d 	.word	0x08007a8d
 8007a68:	08007a95 	.word	0x08007a95
 8007a6c:	08007aab 	.word	0x08007aab
 8007a70:	08007a9b 	.word	0x08007a9b
 8007a74:	08007aab 	.word	0x08007aab
 8007a78:	08007aab 	.word	0x08007aab
 8007a7c:	08007aab 	.word	0x08007aab
 8007a80:	08007aa3 	.word	0x08007aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a84:	f7fc fdea 	bl	800465c <HAL_RCC_GetPCLK1Freq>
 8007a88:	61b8      	str	r0, [r7, #24]
        break;
 8007a8a:	e013      	b.n	8007ab4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a8c:	f7fc fdfa 	bl	8004684 <HAL_RCC_GetPCLK2Freq>
 8007a90:	61b8      	str	r0, [r7, #24]
        break;
 8007a92:	e00f      	b.n	8007ab4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a94:	4b1d      	ldr	r3, [pc, #116]	; (8007b0c <UART_SetConfig+0x4c0>)
 8007a96:	61bb      	str	r3, [r7, #24]
        break;
 8007a98:	e00c      	b.n	8007ab4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a9a:	f7fc fcf1 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 8007a9e:	61b8      	str	r0, [r7, #24]
        break;
 8007aa0:	e008      	b.n	8007ab4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aa6:	61bb      	str	r3, [r7, #24]
        break;
 8007aa8:	e004      	b.n	8007ab4 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	77bb      	strb	r3, [r7, #30]
        break;
 8007ab2:	bf00      	nop
    }

    if (pclk != 0U)
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d018      	beq.n	8007aec <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	085a      	lsrs	r2, r3, #1
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	441a      	add	r2, r3
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	2b0f      	cmp	r3, #15
 8007ad4:	d908      	bls.n	8007ae8 <UART_SetConfig+0x49c>
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007adc:	d204      	bcs.n	8007ae8 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	60da      	str	r2, [r3, #12]
 8007ae6:	e001      	b.n	8007aec <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007af8:	7fbb      	ldrb	r3, [r7, #30]
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3720      	adds	r7, #32
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	40007c00 	.word	0x40007c00
 8007b08:	40023800 	.word	0x40023800
 8007b0c:	00f42400 	.word	0x00f42400

08007b10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1c:	f003 0301 	and.w	r3, r3, #1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00a      	beq.n	8007b3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	430a      	orrs	r2, r1
 8007b38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3e:	f003 0302 	and.w	r3, r3, #2
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00a      	beq.n	8007b5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	430a      	orrs	r2, r1
 8007b5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b60:	f003 0304 	and.w	r3, r3, #4
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00a      	beq.n	8007b7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b82:	f003 0308 	and.w	r3, r3, #8
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00a      	beq.n	8007ba0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba4:	f003 0310 	and.w	r3, r3, #16
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00a      	beq.n	8007bc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	430a      	orrs	r2, r1
 8007bc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc6:	f003 0320 	and.w	r3, r3, #32
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00a      	beq.n	8007be4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	430a      	orrs	r2, r1
 8007be2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d01a      	beq.n	8007c26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	430a      	orrs	r2, r1
 8007c04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c0e:	d10a      	bne.n	8007c26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00a      	beq.n	8007c48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	605a      	str	r2, [r3, #4]
  }
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b086      	sub	sp, #24
 8007c58:	af02      	add	r7, sp, #8
 8007c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c64:	f7fb fb0c 	bl	8003280 <HAL_GetTick>
 8007c68:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0308 	and.w	r3, r3, #8
 8007c74:	2b08      	cmp	r3, #8
 8007c76:	d10e      	bne.n	8007c96 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2200      	movs	r2, #0
 8007c82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f82d 	bl	8007ce6 <UART_WaitOnFlagUntilTimeout>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e023      	b.n	8007cde <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0304 	and.w	r3, r3, #4
 8007ca0:	2b04      	cmp	r3, #4
 8007ca2:	d10e      	bne.n	8007cc2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ca4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ca8:	9300      	str	r3, [sp, #0]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 f817 	bl	8007ce6 <UART_WaitOnFlagUntilTimeout>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d001      	beq.n	8007cc2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e00d      	b.n	8007cde <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2220      	movs	r2, #32
 8007cc6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}

08007ce6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b084      	sub	sp, #16
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	60f8      	str	r0, [r7, #12]
 8007cee:	60b9      	str	r1, [r7, #8]
 8007cf0:	603b      	str	r3, [r7, #0]
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cf6:	e05e      	b.n	8007db6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfe:	d05a      	beq.n	8007db6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d00:	f7fb fabe 	bl	8003280 <HAL_GetTick>
 8007d04:	4602      	mov	r2, r0
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	69ba      	ldr	r2, [r7, #24]
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d302      	bcc.n	8007d16 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d10:	69bb      	ldr	r3, [r7, #24]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d11b      	bne.n	8007d4e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d24:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689a      	ldr	r2, [r3, #8]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 0201 	bic.w	r2, r2, #1
 8007d34:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e043      	b.n	8007dd6 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0304 	and.w	r3, r3, #4
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d02c      	beq.n	8007db6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	69db      	ldr	r3, [r3, #28]
 8007d62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d6a:	d124      	bne.n	8007db6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d74:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d84:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	689a      	ldr	r2, [r3, #8]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f022 0201 	bic.w	r2, r2, #1
 8007d94:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2220      	movs	r2, #32
 8007d9a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2220      	movs	r2, #32
 8007da0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2220      	movs	r2, #32
 8007da6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007db2:	2303      	movs	r3, #3
 8007db4:	e00f      	b.n	8007dd6 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	69da      	ldr	r2, [r3, #28]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	68ba      	ldr	r2, [r7, #8]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	bf0c      	ite	eq
 8007dc6:	2301      	moveq	r3, #1
 8007dc8:	2300      	movne	r3, #0
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	461a      	mov	r2, r3
 8007dce:	79fb      	ldrb	r3, [r7, #7]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d091      	beq.n	8007cf8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
	...

08007de0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	4613      	mov	r3, r2
 8007dec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	68ba      	ldr	r2, [r7, #8]
 8007df2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	88fa      	ldrh	r2, [r7, #6]
 8007df8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	88fa      	ldrh	r2, [r7, #6]
 8007e00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e12:	d10e      	bne.n	8007e32 <UART_Start_Receive_IT+0x52>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d105      	bne.n	8007e28 <UART_Start_Receive_IT+0x48>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007e22:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e26:	e02d      	b.n	8007e84 <UART_Start_Receive_IT+0xa4>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	22ff      	movs	r2, #255	; 0xff
 8007e2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e30:	e028      	b.n	8007e84 <UART_Start_Receive_IT+0xa4>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d10d      	bne.n	8007e56 <UART_Start_Receive_IT+0x76>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d104      	bne.n	8007e4c <UART_Start_Receive_IT+0x6c>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	22ff      	movs	r2, #255	; 0xff
 8007e46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e4a:	e01b      	b.n	8007e84 <UART_Start_Receive_IT+0xa4>
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	227f      	movs	r2, #127	; 0x7f
 8007e50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e54:	e016      	b.n	8007e84 <UART_Start_Receive_IT+0xa4>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e5e:	d10d      	bne.n	8007e7c <UART_Start_Receive_IT+0x9c>
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d104      	bne.n	8007e72 <UART_Start_Receive_IT+0x92>
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	227f      	movs	r2, #127	; 0x7f
 8007e6c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e70:	e008      	b.n	8007e84 <UART_Start_Receive_IT+0xa4>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	223f      	movs	r2, #63	; 0x3f
 8007e76:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e7a:	e003      	b.n	8007e84 <UART_Start_Receive_IT+0xa4>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2222      	movs	r2, #34	; 0x22
 8007e90:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689a      	ldr	r2, [r3, #8]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f042 0201 	orr.w	r2, r2, #1
 8007ea0:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eaa:	d107      	bne.n	8007ebc <UART_Start_Receive_IT+0xdc>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	691b      	ldr	r3, [r3, #16]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d103      	bne.n	8007ebc <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	4a0c      	ldr	r2, [pc, #48]	; (8007ee8 <UART_Start_Receive_IT+0x108>)
 8007eb8:	665a      	str	r2, [r3, #100]	; 0x64
 8007eba:	e002      	b.n	8007ec2 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4a0b      	ldr	r2, [pc, #44]	; (8007eec <UART_Start_Receive_IT+0x10c>)
 8007ec0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681a      	ldr	r2, [r3, #0]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007ed8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr
 8007ee8:	08008081 	.word	0x08008081
 8007eec:	08007fad 	.word	0x08007fad

08007ef0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007f06:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689a      	ldr	r2, [r3, #8]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f022 0201 	bic.w	r2, r2, #1
 8007f16:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d107      	bne.n	8007f30 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f022 0210 	bic.w	r2, r2, #16
 8007f2e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2220      	movs	r2, #32
 8007f34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007f42:	bf00      	nop
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f4e:	b580      	push	{r7, lr}
 8007f50:	b084      	sub	sp, #16
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f7ff fb4d 	bl	800760c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f72:	bf00      	nop
 8007f74:	3710      	adds	r7, #16
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b082      	sub	sp, #8
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f90:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2220      	movs	r2, #32
 8007f96:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f7ff fb2a 	bl	80075f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fa4:	bf00      	nop
 8007fa6:	3708      	adds	r7, #8
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007fba:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007fc0:	2b22      	cmp	r3, #34	; 0x22
 8007fc2:	d151      	bne.n	8008068 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fca:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007fcc:	89bb      	ldrh	r3, [r7, #12]
 8007fce:	b2d9      	uxtb	r1, r3
 8007fd0:	89fb      	ldrh	r3, [r7, #14]
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fd8:	400a      	ands	r2, r1
 8007fda:	b2d2      	uxtb	r2, r2
 8007fdc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fe2:	1c5a      	adds	r2, r3, #1
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	3b01      	subs	r3, #1
 8007ff2:	b29a      	uxth	r2, r3
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008000:	b29b      	uxth	r3, r3
 8008002:	2b00      	cmp	r3, #0
 8008004:	d138      	bne.n	8008078 <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008014:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	689a      	ldr	r2, [r3, #8]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f022 0201 	bic.w	r2, r2, #1
 8008024:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2220      	movs	r2, #32
 800802a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008036:	2b01      	cmp	r3, #1
 8008038:	d10f      	bne.n	800805a <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 0210 	bic.w	r2, r2, #16
 8008048:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008050:	4619      	mov	r1, r3
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f7ff fae4 	bl	8007620 <HAL_UARTEx_RxEventCallback>
 8008058:	e002      	b.n	8008060 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f7fa f892 	bl	8002184 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008066:	e007      	b.n	8008078 <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	699a      	ldr	r2, [r3, #24]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f042 0208 	orr.w	r2, r2, #8
 8008076:	619a      	str	r2, [r3, #24]
}
 8008078:	bf00      	nop
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800808e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008094:	2b22      	cmp	r3, #34	; 0x22
 8008096:	d151      	bne.n	800813c <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800809e:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080a4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80080a6:	89ba      	ldrh	r2, [r7, #12]
 80080a8:	89fb      	ldrh	r3, [r7, #14]
 80080aa:	4013      	ands	r3, r2
 80080ac:	b29a      	uxth	r2, r3
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080b6:	1c9a      	adds	r2, r3, #2
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	3b01      	subs	r3, #1
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d138      	bne.n	800814c <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80080e8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	689a      	ldr	r2, [r3, #8]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f022 0201 	bic.w	r2, r2, #1
 80080f8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2220      	movs	r2, #32
 80080fe:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800810a:	2b01      	cmp	r3, #1
 800810c:	d10f      	bne.n	800812e <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f022 0210 	bic.w	r2, r2, #16
 800811c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008124:	4619      	mov	r1, r3
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7ff fa7a 	bl	8007620 <HAL_UARTEx_RxEventCallback>
 800812c:	e002      	b.n	8008134 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f7fa f828 	bl	8002184 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800813a:	e007      	b.n	800814c <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699a      	ldr	r2, [r3, #24]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f042 0208 	orr.w	r2, r2, #8
 800814a:	619a      	str	r2, [r3, #24]
}
 800814c:	bf00      	nop
 800814e:	3710      	adds	r7, #16
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008154:	b084      	sub	sp, #16
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
 800815e:	f107 001c 	add.w	r0, r7, #28
 8008162:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008168:	2b01      	cmp	r3, #1
 800816a:	d120      	bne.n	80081ae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008170:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	68da      	ldr	r2, [r3, #12]
 800817c:	4b20      	ldr	r3, [pc, #128]	; (8008200 <USB_CoreInit+0xac>)
 800817e:	4013      	ands	r3, r2
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	68db      	ldr	r3, [r3, #12]
 8008188:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008192:	2b01      	cmp	r3, #1
 8008194:	d105      	bne.n	80081a2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fa5a 	bl	800865c <USB_CoreReset>
 80081a8:	4603      	mov	r3, r0
 80081aa:	73fb      	strb	r3, [r7, #15]
 80081ac:	e010      	b.n	80081d0 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fa4e 	bl	800865c <USB_CoreReset>
 80081c0:	4603      	mov	r3, r0
 80081c2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80081d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d10b      	bne.n	80081ee <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f043 0206 	orr.w	r2, r3, #6
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	f043 0220 	orr.w	r2, r3, #32
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80081ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3710      	adds	r7, #16
 80081f4:	46bd      	mov	sp, r7
 80081f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081fa:	b004      	add	sp, #16
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	ffbdffbf 	.word	0xffbdffbf

08008204 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	f023 0201 	bic.w	r2, r3, #1
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	370c      	adds	r7, #12
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b082      	sub	sp, #8
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	460b      	mov	r3, r1
 8008230:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800823e:	78fb      	ldrb	r3, [r7, #3]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d106      	bne.n	8008252 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	60da      	str	r2, [r3, #12]
 8008250:	e00b      	b.n	800826a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008252:	78fb      	ldrb	r3, [r7, #3]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d106      	bne.n	8008266 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	60da      	str	r2, [r3, #12]
 8008264:	e001      	b.n	800826a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e003      	b.n	8008272 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800826a:	2032      	movs	r0, #50	; 0x32
 800826c:	f7fb f814 	bl	8003298 <HAL_Delay>

  return HAL_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3708      	adds	r7, #8
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
	...

0800827c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800827c:	b084      	sub	sp, #16
 800827e:	b580      	push	{r7, lr}
 8008280:	b086      	sub	sp, #24
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800828a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008296:	2300      	movs	r3, #0
 8008298:	613b      	str	r3, [r7, #16]
 800829a:	e009      	b.n	80082b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	3340      	adds	r3, #64	; 0x40
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4413      	add	r3, r2
 80082a6:	2200      	movs	r2, #0
 80082a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	3301      	adds	r3, #1
 80082ae:	613b      	str	r3, [r7, #16]
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	2b0e      	cmp	r3, #14
 80082b4:	d9f2      	bls.n	800829c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80082b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d11c      	bne.n	80082f6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	68fa      	ldr	r2, [r7, #12]
 80082c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80082ca:	f043 0302 	orr.w	r3, r3, #2
 80082ce:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	e005      	b.n	8008302 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008308:	461a      	mov	r2, r3
 800830a:	2300      	movs	r3, #0
 800830c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008314:	4619      	mov	r1, r3
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800831c:	461a      	mov	r2, r3
 800831e:	680b      	ldr	r3, [r1, #0]
 8008320:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008324:	2b01      	cmp	r3, #1
 8008326:	d10c      	bne.n	8008342 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800832a:	2b00      	cmp	r3, #0
 800832c:	d104      	bne.n	8008338 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800832e:	2100      	movs	r1, #0
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f000 f959 	bl	80085e8 <USB_SetDevSpeed>
 8008336:	e018      	b.n	800836a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008338:	2101      	movs	r1, #1
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 f954 	bl	80085e8 <USB_SetDevSpeed>
 8008340:	e013      	b.n	800836a <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8008342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008344:	2b03      	cmp	r3, #3
 8008346:	d10c      	bne.n	8008362 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800834a:	2b00      	cmp	r3, #0
 800834c:	d104      	bne.n	8008358 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800834e:	2100      	movs	r1, #0
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f000 f949 	bl	80085e8 <USB_SetDevSpeed>
 8008356:	e008      	b.n	800836a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008358:	2101      	movs	r1, #1
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f944 	bl	80085e8 <USB_SetDevSpeed>
 8008360:	e003      	b.n	800836a <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008362:	2103      	movs	r1, #3
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 f93f 	bl	80085e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800836a:	2110      	movs	r1, #16
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f000 f8f3 	bl	8008558 <USB_FlushTxFifo>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d001      	beq.n	800837c <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f911 	bl	80085a4 <USB_FlushRxFifo>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d001      	beq.n	800838c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008392:	461a      	mov	r2, r3
 8008394:	2300      	movs	r3, #0
 8008396:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800839e:	461a      	mov	r2, r3
 80083a0:	2300      	movs	r3, #0
 80083a2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083aa:	461a      	mov	r2, r3
 80083ac:	2300      	movs	r3, #0
 80083ae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083b0:	2300      	movs	r3, #0
 80083b2:	613b      	str	r3, [r7, #16]
 80083b4:	e043      	b.n	800843e <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	015a      	lsls	r2, r3, #5
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	4413      	add	r3, r2
 80083be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083cc:	d118      	bne.n	8008400 <USB_DevInit+0x184>
    {
      if (i == 0U)
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d10a      	bne.n	80083ea <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	015a      	lsls	r2, r3, #5
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	4413      	add	r3, r2
 80083dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083e0:	461a      	mov	r2, r3
 80083e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80083e6:	6013      	str	r3, [r2, #0]
 80083e8:	e013      	b.n	8008412 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	015a      	lsls	r2, r3, #5
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	4413      	add	r3, r2
 80083f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083f6:	461a      	mov	r2, r3
 80083f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80083fc:	6013      	str	r3, [r2, #0]
 80083fe:	e008      	b.n	8008412 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	4413      	add	r3, r2
 8008408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800840c:	461a      	mov	r2, r3
 800840e:	2300      	movs	r3, #0
 8008410:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	015a      	lsls	r2, r3, #5
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	4413      	add	r3, r2
 800841a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800841e:	461a      	mov	r2, r3
 8008420:	2300      	movs	r3, #0
 8008422:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	015a      	lsls	r2, r3, #5
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	4413      	add	r3, r2
 800842c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008430:	461a      	mov	r2, r3
 8008432:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008436:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	3301      	adds	r3, #1
 800843c:	613b      	str	r3, [r7, #16]
 800843e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	429a      	cmp	r2, r3
 8008444:	d3b7      	bcc.n	80083b6 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008446:	2300      	movs	r3, #0
 8008448:	613b      	str	r3, [r7, #16]
 800844a:	e043      	b.n	80084d4 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	015a      	lsls	r2, r3, #5
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	4413      	add	r3, r2
 8008454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800845e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008462:	d118      	bne.n	8008496 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d10a      	bne.n	8008480 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	015a      	lsls	r2, r3, #5
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	4413      	add	r3, r2
 8008472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008476:	461a      	mov	r2, r3
 8008478:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800847c:	6013      	str	r3, [r2, #0]
 800847e:	e013      	b.n	80084a8 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	015a      	lsls	r2, r3, #5
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	4413      	add	r3, r2
 8008488:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800848c:	461a      	mov	r2, r3
 800848e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008492:	6013      	str	r3, [r2, #0]
 8008494:	e008      	b.n	80084a8 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	015a      	lsls	r2, r3, #5
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	4413      	add	r3, r2
 800849e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084a2:	461a      	mov	r2, r3
 80084a4:	2300      	movs	r3, #0
 80084a6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084b4:	461a      	mov	r2, r3
 80084b6:	2300      	movs	r3, #0
 80084b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	015a      	lsls	r2, r3, #5
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084c6:	461a      	mov	r2, r3
 80084c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80084cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	3301      	adds	r3, #1
 80084d2:	613b      	str	r3, [r7, #16]
 80084d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d6:	693a      	ldr	r2, [r7, #16]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d3b7      	bcc.n	800844c <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084e2:	691b      	ldr	r3, [r3, #16]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80084ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084ee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80084fc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80084fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008500:	2b00      	cmp	r3, #0
 8008502:	d105      	bne.n	8008510 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	699b      	ldr	r3, [r3, #24]
 8008508:	f043 0210 	orr.w	r2, r3, #16
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	699a      	ldr	r2, [r3, #24]
 8008514:	4b0e      	ldr	r3, [pc, #56]	; (8008550 <USB_DevInit+0x2d4>)
 8008516:	4313      	orrs	r3, r2
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800851c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800851e:	2b00      	cmp	r3, #0
 8008520:	d005      	beq.n	800852e <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	699b      	ldr	r3, [r3, #24]
 8008526:	f043 0208 	orr.w	r2, r3, #8
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800852e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008530:	2b01      	cmp	r3, #1
 8008532:	d105      	bne.n	8008540 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	699a      	ldr	r2, [r3, #24]
 8008538:	4b06      	ldr	r3, [pc, #24]	; (8008554 <USB_DevInit+0x2d8>)
 800853a:	4313      	orrs	r3, r2
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008540:	7dfb      	ldrb	r3, [r7, #23]
}
 8008542:	4618      	mov	r0, r3
 8008544:	3718      	adds	r7, #24
 8008546:	46bd      	mov	sp, r7
 8008548:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800854c:	b004      	add	sp, #16
 800854e:	4770      	bx	lr
 8008550:	803c3800 	.word	0x803c3800
 8008554:	40000004 	.word	0x40000004

08008558 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008558:	b480      	push	{r7}
 800855a:	b085      	sub	sp, #20
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008562:	2300      	movs	r3, #0
 8008564:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	019b      	lsls	r3, r3, #6
 800856a:	f043 0220 	orr.w	r2, r3, #32
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	3301      	adds	r3, #1
 8008576:	60fb      	str	r3, [r7, #12]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	4a09      	ldr	r2, [pc, #36]	; (80085a0 <USB_FlushTxFifo+0x48>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d901      	bls.n	8008584 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008580:	2303      	movs	r3, #3
 8008582:	e006      	b.n	8008592 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	f003 0320 	and.w	r3, r3, #32
 800858c:	2b20      	cmp	r3, #32
 800858e:	d0f0      	beq.n	8008572 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	00030d40 	.word	0x00030d40

080085a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b085      	sub	sp, #20
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80085ac:	2300      	movs	r3, #0
 80085ae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2210      	movs	r2, #16
 80085b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	3301      	adds	r3, #1
 80085ba:	60fb      	str	r3, [r7, #12]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	4a09      	ldr	r2, [pc, #36]	; (80085e4 <USB_FlushRxFifo+0x40>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d901      	bls.n	80085c8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80085c4:	2303      	movs	r3, #3
 80085c6:	e006      	b.n	80085d6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	f003 0310 	and.w	r3, r3, #16
 80085d0:	2b10      	cmp	r3, #16
 80085d2:	d0f0      	beq.n	80085b6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80085d4:	2300      	movs	r3, #0
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3714      	adds	r7, #20
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop
 80085e4:	00030d40 	.word	0x00030d40

080085e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b085      	sub	sp, #20
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	460b      	mov	r3, r1
 80085f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	78fb      	ldrb	r3, [r7, #3]
 8008602:	68f9      	ldr	r1, [r7, #12]
 8008604:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008608:	4313      	orrs	r3, r2
 800860a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr

0800861a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800861a:	b480      	push	{r7}
 800861c:	b085      	sub	sp, #20
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008634:	f023 0303 	bic.w	r3, r3, #3
 8008638:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008648:	f043 0302 	orr.w	r3, r3, #2
 800864c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008664:	2300      	movs	r3, #0
 8008666:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	3301      	adds	r3, #1
 800866c:	60fb      	str	r3, [r7, #12]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	4a13      	ldr	r2, [pc, #76]	; (80086c0 <USB_CoreReset+0x64>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d901      	bls.n	800867a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008676:	2303      	movs	r3, #3
 8008678:	e01b      	b.n	80086b2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691b      	ldr	r3, [r3, #16]
 800867e:	2b00      	cmp	r3, #0
 8008680:	daf2      	bge.n	8008668 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008682:	2300      	movs	r3, #0
 8008684:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	f043 0201 	orr.w	r2, r3, #1
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	3301      	adds	r3, #1
 8008696:	60fb      	str	r3, [r7, #12]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	4a09      	ldr	r2, [pc, #36]	; (80086c0 <USB_CoreReset+0x64>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d901      	bls.n	80086a4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e006      	b.n	80086b2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	691b      	ldr	r3, [r3, #16]
 80086a8:	f003 0301 	and.w	r3, r3, #1
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d0f0      	beq.n	8008692 <USB_CoreReset+0x36>

  return HAL_OK;
 80086b0:	2300      	movs	r3, #0
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	00030d40 	.word	0x00030d40

080086c4 <arm_pid_init_f32>:
 80086c4:	ed90 7a08 	vldr	s14, [r0, #32]
 80086c8:	edd0 7a06 	vldr	s15, [r0, #24]
 80086cc:	ed90 6a07 	vldr	s12, [r0, #28]
 80086d0:	eef1 6a67 	vneg.f32	s13, s15
 80086d4:	ed80 7a02 	vstr	s14, [r0, #8]
 80086d8:	ee77 7a86 	vadd.f32	s15, s15, s12
 80086dc:	ee37 6a07 	vadd.f32	s12, s14, s14
 80086e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80086e4:	ee36 7ac6 	vsub.f32	s14, s13, s12
 80086e8:	edc0 7a00 	vstr	s15, [r0]
 80086ec:	ed80 7a01 	vstr	s14, [r0, #4]
 80086f0:	b901      	cbnz	r1, 80086f4 <arm_pid_init_f32+0x30>
 80086f2:	4770      	bx	lr
 80086f4:	2300      	movs	r3, #0
 80086f6:	60c3      	str	r3, [r0, #12]
 80086f8:	6103      	str	r3, [r0, #16]
 80086fa:	6143      	str	r3, [r0, #20]
 80086fc:	4770      	bx	lr
 80086fe:	bf00      	nop

08008700 <__errno>:
 8008700:	4b01      	ldr	r3, [pc, #4]	; (8008708 <__errno+0x8>)
 8008702:	6818      	ldr	r0, [r3, #0]
 8008704:	4770      	bx	lr
 8008706:	bf00      	nop
 8008708:	20000058 	.word	0x20000058

0800870c <__libc_init_array>:
 800870c:	b570      	push	{r4, r5, r6, lr}
 800870e:	4d0d      	ldr	r5, [pc, #52]	; (8008744 <__libc_init_array+0x38>)
 8008710:	4c0d      	ldr	r4, [pc, #52]	; (8008748 <__libc_init_array+0x3c>)
 8008712:	1b64      	subs	r4, r4, r5
 8008714:	10a4      	asrs	r4, r4, #2
 8008716:	2600      	movs	r6, #0
 8008718:	42a6      	cmp	r6, r4
 800871a:	d109      	bne.n	8008730 <__libc_init_array+0x24>
 800871c:	4d0b      	ldr	r5, [pc, #44]	; (800874c <__libc_init_array+0x40>)
 800871e:	4c0c      	ldr	r4, [pc, #48]	; (8008750 <__libc_init_array+0x44>)
 8008720:	f004 ffea 	bl	800d6f8 <_init>
 8008724:	1b64      	subs	r4, r4, r5
 8008726:	10a4      	asrs	r4, r4, #2
 8008728:	2600      	movs	r6, #0
 800872a:	42a6      	cmp	r6, r4
 800872c:	d105      	bne.n	800873a <__libc_init_array+0x2e>
 800872e:	bd70      	pop	{r4, r5, r6, pc}
 8008730:	f855 3b04 	ldr.w	r3, [r5], #4
 8008734:	4798      	blx	r3
 8008736:	3601      	adds	r6, #1
 8008738:	e7ee      	b.n	8008718 <__libc_init_array+0xc>
 800873a:	f855 3b04 	ldr.w	r3, [r5], #4
 800873e:	4798      	blx	r3
 8008740:	3601      	adds	r6, #1
 8008742:	e7f2      	b.n	800872a <__libc_init_array+0x1e>
 8008744:	0800dd0c 	.word	0x0800dd0c
 8008748:	0800dd0c 	.word	0x0800dd0c
 800874c:	0800dd0c 	.word	0x0800dd0c
 8008750:	0800dd10 	.word	0x0800dd10

08008754 <memcpy>:
 8008754:	440a      	add	r2, r1
 8008756:	4291      	cmp	r1, r2
 8008758:	f100 33ff 	add.w	r3, r0, #4294967295
 800875c:	d100      	bne.n	8008760 <memcpy+0xc>
 800875e:	4770      	bx	lr
 8008760:	b510      	push	{r4, lr}
 8008762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008766:	f803 4f01 	strb.w	r4, [r3, #1]!
 800876a:	4291      	cmp	r1, r2
 800876c:	d1f9      	bne.n	8008762 <memcpy+0xe>
 800876e:	bd10      	pop	{r4, pc}

08008770 <memset>:
 8008770:	4402      	add	r2, r0
 8008772:	4603      	mov	r3, r0
 8008774:	4293      	cmp	r3, r2
 8008776:	d100      	bne.n	800877a <memset+0xa>
 8008778:	4770      	bx	lr
 800877a:	f803 1b01 	strb.w	r1, [r3], #1
 800877e:	e7f9      	b.n	8008774 <memset+0x4>

08008780 <__cvt>:
 8008780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008782:	ed2d 8b02 	vpush	{d8}
 8008786:	eeb0 8b40 	vmov.f64	d8, d0
 800878a:	b085      	sub	sp, #20
 800878c:	4617      	mov	r7, r2
 800878e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008790:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008792:	ee18 2a90 	vmov	r2, s17
 8008796:	f025 0520 	bic.w	r5, r5, #32
 800879a:	2a00      	cmp	r2, #0
 800879c:	bfb6      	itet	lt
 800879e:	222d      	movlt	r2, #45	; 0x2d
 80087a0:	2200      	movge	r2, #0
 80087a2:	eeb1 8b40 	vneglt.f64	d8, d0
 80087a6:	2d46      	cmp	r5, #70	; 0x46
 80087a8:	460c      	mov	r4, r1
 80087aa:	701a      	strb	r2, [r3, #0]
 80087ac:	d004      	beq.n	80087b8 <__cvt+0x38>
 80087ae:	2d45      	cmp	r5, #69	; 0x45
 80087b0:	d100      	bne.n	80087b4 <__cvt+0x34>
 80087b2:	3401      	adds	r4, #1
 80087b4:	2102      	movs	r1, #2
 80087b6:	e000      	b.n	80087ba <__cvt+0x3a>
 80087b8:	2103      	movs	r1, #3
 80087ba:	ab03      	add	r3, sp, #12
 80087bc:	9301      	str	r3, [sp, #4]
 80087be:	ab02      	add	r3, sp, #8
 80087c0:	9300      	str	r3, [sp, #0]
 80087c2:	4622      	mov	r2, r4
 80087c4:	4633      	mov	r3, r6
 80087c6:	eeb0 0b48 	vmov.f64	d0, d8
 80087ca:	f001 fe1d 	bl	800a408 <_dtoa_r>
 80087ce:	2d47      	cmp	r5, #71	; 0x47
 80087d0:	d109      	bne.n	80087e6 <__cvt+0x66>
 80087d2:	07fb      	lsls	r3, r7, #31
 80087d4:	d407      	bmi.n	80087e6 <__cvt+0x66>
 80087d6:	9b03      	ldr	r3, [sp, #12]
 80087d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80087da:	1a1b      	subs	r3, r3, r0
 80087dc:	6013      	str	r3, [r2, #0]
 80087de:	b005      	add	sp, #20
 80087e0:	ecbd 8b02 	vpop	{d8}
 80087e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087e6:	2d46      	cmp	r5, #70	; 0x46
 80087e8:	eb00 0204 	add.w	r2, r0, r4
 80087ec:	d10c      	bne.n	8008808 <__cvt+0x88>
 80087ee:	7803      	ldrb	r3, [r0, #0]
 80087f0:	2b30      	cmp	r3, #48	; 0x30
 80087f2:	d107      	bne.n	8008804 <__cvt+0x84>
 80087f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80087f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087fc:	bf1c      	itt	ne
 80087fe:	f1c4 0401 	rsbne	r4, r4, #1
 8008802:	6034      	strne	r4, [r6, #0]
 8008804:	6833      	ldr	r3, [r6, #0]
 8008806:	441a      	add	r2, r3
 8008808:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800880c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008810:	bf08      	it	eq
 8008812:	9203      	streq	r2, [sp, #12]
 8008814:	2130      	movs	r1, #48	; 0x30
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	4293      	cmp	r3, r2
 800881a:	d2dc      	bcs.n	80087d6 <__cvt+0x56>
 800881c:	1c5c      	adds	r4, r3, #1
 800881e:	9403      	str	r4, [sp, #12]
 8008820:	7019      	strb	r1, [r3, #0]
 8008822:	e7f8      	b.n	8008816 <__cvt+0x96>

08008824 <__exponent>:
 8008824:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008826:	4603      	mov	r3, r0
 8008828:	2900      	cmp	r1, #0
 800882a:	bfb8      	it	lt
 800882c:	4249      	neglt	r1, r1
 800882e:	f803 2b02 	strb.w	r2, [r3], #2
 8008832:	bfb4      	ite	lt
 8008834:	222d      	movlt	r2, #45	; 0x2d
 8008836:	222b      	movge	r2, #43	; 0x2b
 8008838:	2909      	cmp	r1, #9
 800883a:	7042      	strb	r2, [r0, #1]
 800883c:	dd2a      	ble.n	8008894 <__exponent+0x70>
 800883e:	f10d 0407 	add.w	r4, sp, #7
 8008842:	46a4      	mov	ip, r4
 8008844:	270a      	movs	r7, #10
 8008846:	46a6      	mov	lr, r4
 8008848:	460a      	mov	r2, r1
 800884a:	fb91 f6f7 	sdiv	r6, r1, r7
 800884e:	fb07 1516 	mls	r5, r7, r6, r1
 8008852:	3530      	adds	r5, #48	; 0x30
 8008854:	2a63      	cmp	r2, #99	; 0x63
 8008856:	f104 34ff 	add.w	r4, r4, #4294967295
 800885a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800885e:	4631      	mov	r1, r6
 8008860:	dcf1      	bgt.n	8008846 <__exponent+0x22>
 8008862:	3130      	adds	r1, #48	; 0x30
 8008864:	f1ae 0502 	sub.w	r5, lr, #2
 8008868:	f804 1c01 	strb.w	r1, [r4, #-1]
 800886c:	1c44      	adds	r4, r0, #1
 800886e:	4629      	mov	r1, r5
 8008870:	4561      	cmp	r1, ip
 8008872:	d30a      	bcc.n	800888a <__exponent+0x66>
 8008874:	f10d 0209 	add.w	r2, sp, #9
 8008878:	eba2 020e 	sub.w	r2, r2, lr
 800887c:	4565      	cmp	r5, ip
 800887e:	bf88      	it	hi
 8008880:	2200      	movhi	r2, #0
 8008882:	4413      	add	r3, r2
 8008884:	1a18      	subs	r0, r3, r0
 8008886:	b003      	add	sp, #12
 8008888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800888a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800888e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008892:	e7ed      	b.n	8008870 <__exponent+0x4c>
 8008894:	2330      	movs	r3, #48	; 0x30
 8008896:	3130      	adds	r1, #48	; 0x30
 8008898:	7083      	strb	r3, [r0, #2]
 800889a:	70c1      	strb	r1, [r0, #3]
 800889c:	1d03      	adds	r3, r0, #4
 800889e:	e7f1      	b.n	8008884 <__exponent+0x60>

080088a0 <_printf_float>:
 80088a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a4:	b08b      	sub	sp, #44	; 0x2c
 80088a6:	460c      	mov	r4, r1
 80088a8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80088ac:	4616      	mov	r6, r2
 80088ae:	461f      	mov	r7, r3
 80088b0:	4605      	mov	r5, r0
 80088b2:	f002 fe9b 	bl	800b5ec <_localeconv_r>
 80088b6:	f8d0 b000 	ldr.w	fp, [r0]
 80088ba:	4658      	mov	r0, fp
 80088bc:	f7f7 fcc0 	bl	8000240 <strlen>
 80088c0:	2300      	movs	r3, #0
 80088c2:	9308      	str	r3, [sp, #32]
 80088c4:	f8d8 3000 	ldr.w	r3, [r8]
 80088c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80088cc:	6822      	ldr	r2, [r4, #0]
 80088ce:	3307      	adds	r3, #7
 80088d0:	f023 0307 	bic.w	r3, r3, #7
 80088d4:	f103 0108 	add.w	r1, r3, #8
 80088d8:	f8c8 1000 	str.w	r1, [r8]
 80088dc:	4682      	mov	sl, r0
 80088de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80088e2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80088e6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008b48 <_printf_float+0x2a8>
 80088ea:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80088ee:	eeb0 6bc0 	vabs.f64	d6, d0
 80088f2:	eeb4 6b47 	vcmp.f64	d6, d7
 80088f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088fa:	dd24      	ble.n	8008946 <_printf_float+0xa6>
 80088fc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008904:	d502      	bpl.n	800890c <_printf_float+0x6c>
 8008906:	232d      	movs	r3, #45	; 0x2d
 8008908:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800890c:	4b90      	ldr	r3, [pc, #576]	; (8008b50 <_printf_float+0x2b0>)
 800890e:	4891      	ldr	r0, [pc, #580]	; (8008b54 <_printf_float+0x2b4>)
 8008910:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008914:	bf94      	ite	ls
 8008916:	4698      	movls	r8, r3
 8008918:	4680      	movhi	r8, r0
 800891a:	2303      	movs	r3, #3
 800891c:	6123      	str	r3, [r4, #16]
 800891e:	f022 0204 	bic.w	r2, r2, #4
 8008922:	2300      	movs	r3, #0
 8008924:	6022      	str	r2, [r4, #0]
 8008926:	9304      	str	r3, [sp, #16]
 8008928:	9700      	str	r7, [sp, #0]
 800892a:	4633      	mov	r3, r6
 800892c:	aa09      	add	r2, sp, #36	; 0x24
 800892e:	4621      	mov	r1, r4
 8008930:	4628      	mov	r0, r5
 8008932:	f000 f9d3 	bl	8008cdc <_printf_common>
 8008936:	3001      	adds	r0, #1
 8008938:	f040 808a 	bne.w	8008a50 <_printf_float+0x1b0>
 800893c:	f04f 30ff 	mov.w	r0, #4294967295
 8008940:	b00b      	add	sp, #44	; 0x2c
 8008942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008946:	eeb4 0b40 	vcmp.f64	d0, d0
 800894a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800894e:	d709      	bvc.n	8008964 <_printf_float+0xc4>
 8008950:	ee10 3a90 	vmov	r3, s1
 8008954:	2b00      	cmp	r3, #0
 8008956:	bfbc      	itt	lt
 8008958:	232d      	movlt	r3, #45	; 0x2d
 800895a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800895e:	487e      	ldr	r0, [pc, #504]	; (8008b58 <_printf_float+0x2b8>)
 8008960:	4b7e      	ldr	r3, [pc, #504]	; (8008b5c <_printf_float+0x2bc>)
 8008962:	e7d5      	b.n	8008910 <_printf_float+0x70>
 8008964:	6863      	ldr	r3, [r4, #4]
 8008966:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800896a:	9104      	str	r1, [sp, #16]
 800896c:	1c59      	adds	r1, r3, #1
 800896e:	d13c      	bne.n	80089ea <_printf_float+0x14a>
 8008970:	2306      	movs	r3, #6
 8008972:	6063      	str	r3, [r4, #4]
 8008974:	2300      	movs	r3, #0
 8008976:	9303      	str	r3, [sp, #12]
 8008978:	ab08      	add	r3, sp, #32
 800897a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800897e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008982:	ab07      	add	r3, sp, #28
 8008984:	6861      	ldr	r1, [r4, #4]
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	6022      	str	r2, [r4, #0]
 800898a:	f10d 031b 	add.w	r3, sp, #27
 800898e:	4628      	mov	r0, r5
 8008990:	f7ff fef6 	bl	8008780 <__cvt>
 8008994:	9b04      	ldr	r3, [sp, #16]
 8008996:	9907      	ldr	r1, [sp, #28]
 8008998:	2b47      	cmp	r3, #71	; 0x47
 800899a:	4680      	mov	r8, r0
 800899c:	d108      	bne.n	80089b0 <_printf_float+0x110>
 800899e:	1cc8      	adds	r0, r1, #3
 80089a0:	db02      	blt.n	80089a8 <_printf_float+0x108>
 80089a2:	6863      	ldr	r3, [r4, #4]
 80089a4:	4299      	cmp	r1, r3
 80089a6:	dd41      	ble.n	8008a2c <_printf_float+0x18c>
 80089a8:	f1a9 0902 	sub.w	r9, r9, #2
 80089ac:	fa5f f989 	uxtb.w	r9, r9
 80089b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80089b4:	d820      	bhi.n	80089f8 <_printf_float+0x158>
 80089b6:	3901      	subs	r1, #1
 80089b8:	464a      	mov	r2, r9
 80089ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80089be:	9107      	str	r1, [sp, #28]
 80089c0:	f7ff ff30 	bl	8008824 <__exponent>
 80089c4:	9a08      	ldr	r2, [sp, #32]
 80089c6:	9004      	str	r0, [sp, #16]
 80089c8:	1813      	adds	r3, r2, r0
 80089ca:	2a01      	cmp	r2, #1
 80089cc:	6123      	str	r3, [r4, #16]
 80089ce:	dc02      	bgt.n	80089d6 <_printf_float+0x136>
 80089d0:	6822      	ldr	r2, [r4, #0]
 80089d2:	07d2      	lsls	r2, r2, #31
 80089d4:	d501      	bpl.n	80089da <_printf_float+0x13a>
 80089d6:	3301      	adds	r3, #1
 80089d8:	6123      	str	r3, [r4, #16]
 80089da:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d0a2      	beq.n	8008928 <_printf_float+0x88>
 80089e2:	232d      	movs	r3, #45	; 0x2d
 80089e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089e8:	e79e      	b.n	8008928 <_printf_float+0x88>
 80089ea:	9904      	ldr	r1, [sp, #16]
 80089ec:	2947      	cmp	r1, #71	; 0x47
 80089ee:	d1c1      	bne.n	8008974 <_printf_float+0xd4>
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1bf      	bne.n	8008974 <_printf_float+0xd4>
 80089f4:	2301      	movs	r3, #1
 80089f6:	e7bc      	b.n	8008972 <_printf_float+0xd2>
 80089f8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80089fc:	d118      	bne.n	8008a30 <_printf_float+0x190>
 80089fe:	2900      	cmp	r1, #0
 8008a00:	6863      	ldr	r3, [r4, #4]
 8008a02:	dd0b      	ble.n	8008a1c <_printf_float+0x17c>
 8008a04:	6121      	str	r1, [r4, #16]
 8008a06:	b913      	cbnz	r3, 8008a0e <_printf_float+0x16e>
 8008a08:	6822      	ldr	r2, [r4, #0]
 8008a0a:	07d0      	lsls	r0, r2, #31
 8008a0c:	d502      	bpl.n	8008a14 <_printf_float+0x174>
 8008a0e:	3301      	adds	r3, #1
 8008a10:	440b      	add	r3, r1
 8008a12:	6123      	str	r3, [r4, #16]
 8008a14:	2300      	movs	r3, #0
 8008a16:	65a1      	str	r1, [r4, #88]	; 0x58
 8008a18:	9304      	str	r3, [sp, #16]
 8008a1a:	e7de      	b.n	80089da <_printf_float+0x13a>
 8008a1c:	b913      	cbnz	r3, 8008a24 <_printf_float+0x184>
 8008a1e:	6822      	ldr	r2, [r4, #0]
 8008a20:	07d2      	lsls	r2, r2, #31
 8008a22:	d501      	bpl.n	8008a28 <_printf_float+0x188>
 8008a24:	3302      	adds	r3, #2
 8008a26:	e7f4      	b.n	8008a12 <_printf_float+0x172>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e7f2      	b.n	8008a12 <_printf_float+0x172>
 8008a2c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008a30:	9b08      	ldr	r3, [sp, #32]
 8008a32:	4299      	cmp	r1, r3
 8008a34:	db05      	blt.n	8008a42 <_printf_float+0x1a2>
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	6121      	str	r1, [r4, #16]
 8008a3a:	07d8      	lsls	r0, r3, #31
 8008a3c:	d5ea      	bpl.n	8008a14 <_printf_float+0x174>
 8008a3e:	1c4b      	adds	r3, r1, #1
 8008a40:	e7e7      	b.n	8008a12 <_printf_float+0x172>
 8008a42:	2900      	cmp	r1, #0
 8008a44:	bfd4      	ite	le
 8008a46:	f1c1 0202 	rsble	r2, r1, #2
 8008a4a:	2201      	movgt	r2, #1
 8008a4c:	4413      	add	r3, r2
 8008a4e:	e7e0      	b.n	8008a12 <_printf_float+0x172>
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	055a      	lsls	r2, r3, #21
 8008a54:	d407      	bmi.n	8008a66 <_printf_float+0x1c6>
 8008a56:	6923      	ldr	r3, [r4, #16]
 8008a58:	4642      	mov	r2, r8
 8008a5a:	4631      	mov	r1, r6
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	47b8      	blx	r7
 8008a60:	3001      	adds	r0, #1
 8008a62:	d12a      	bne.n	8008aba <_printf_float+0x21a>
 8008a64:	e76a      	b.n	800893c <_printf_float+0x9c>
 8008a66:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008a6a:	f240 80e2 	bls.w	8008c32 <_printf_float+0x392>
 8008a6e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008a72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7a:	d133      	bne.n	8008ae4 <_printf_float+0x244>
 8008a7c:	4a38      	ldr	r2, [pc, #224]	; (8008b60 <_printf_float+0x2c0>)
 8008a7e:	2301      	movs	r3, #1
 8008a80:	4631      	mov	r1, r6
 8008a82:	4628      	mov	r0, r5
 8008a84:	47b8      	blx	r7
 8008a86:	3001      	adds	r0, #1
 8008a88:	f43f af58 	beq.w	800893c <_printf_float+0x9c>
 8008a8c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	db02      	blt.n	8008a9a <_printf_float+0x1fa>
 8008a94:	6823      	ldr	r3, [r4, #0]
 8008a96:	07d8      	lsls	r0, r3, #31
 8008a98:	d50f      	bpl.n	8008aba <_printf_float+0x21a>
 8008a9a:	4653      	mov	r3, sl
 8008a9c:	465a      	mov	r2, fp
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	47b8      	blx	r7
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	f43f af49 	beq.w	800893c <_printf_float+0x9c>
 8008aaa:	f04f 0800 	mov.w	r8, #0
 8008aae:	f104 091a 	add.w	r9, r4, #26
 8008ab2:	9b08      	ldr	r3, [sp, #32]
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	4543      	cmp	r3, r8
 8008ab8:	dc09      	bgt.n	8008ace <_printf_float+0x22e>
 8008aba:	6823      	ldr	r3, [r4, #0]
 8008abc:	079b      	lsls	r3, r3, #30
 8008abe:	f100 8108 	bmi.w	8008cd2 <_printf_float+0x432>
 8008ac2:	68e0      	ldr	r0, [r4, #12]
 8008ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac6:	4298      	cmp	r0, r3
 8008ac8:	bfb8      	it	lt
 8008aca:	4618      	movlt	r0, r3
 8008acc:	e738      	b.n	8008940 <_printf_float+0xa0>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	464a      	mov	r2, r9
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	47b8      	blx	r7
 8008ad8:	3001      	adds	r0, #1
 8008ada:	f43f af2f 	beq.w	800893c <_printf_float+0x9c>
 8008ade:	f108 0801 	add.w	r8, r8, #1
 8008ae2:	e7e6      	b.n	8008ab2 <_printf_float+0x212>
 8008ae4:	9b07      	ldr	r3, [sp, #28]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	dc3c      	bgt.n	8008b64 <_printf_float+0x2c4>
 8008aea:	4a1d      	ldr	r2, [pc, #116]	; (8008b60 <_printf_float+0x2c0>)
 8008aec:	2301      	movs	r3, #1
 8008aee:	4631      	mov	r1, r6
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b8      	blx	r7
 8008af4:	3001      	adds	r0, #1
 8008af6:	f43f af21 	beq.w	800893c <_printf_float+0x9c>
 8008afa:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	d102      	bne.n	8008b08 <_printf_float+0x268>
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	07d9      	lsls	r1, r3, #31
 8008b06:	d5d8      	bpl.n	8008aba <_printf_float+0x21a>
 8008b08:	4653      	mov	r3, sl
 8008b0a:	465a      	mov	r2, fp
 8008b0c:	4631      	mov	r1, r6
 8008b0e:	4628      	mov	r0, r5
 8008b10:	47b8      	blx	r7
 8008b12:	3001      	adds	r0, #1
 8008b14:	f43f af12 	beq.w	800893c <_printf_float+0x9c>
 8008b18:	f04f 0900 	mov.w	r9, #0
 8008b1c:	f104 0a1a 	add.w	sl, r4, #26
 8008b20:	9b07      	ldr	r3, [sp, #28]
 8008b22:	425b      	negs	r3, r3
 8008b24:	454b      	cmp	r3, r9
 8008b26:	dc01      	bgt.n	8008b2c <_printf_float+0x28c>
 8008b28:	9b08      	ldr	r3, [sp, #32]
 8008b2a:	e795      	b.n	8008a58 <_printf_float+0x1b8>
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	4652      	mov	r2, sl
 8008b30:	4631      	mov	r1, r6
 8008b32:	4628      	mov	r0, r5
 8008b34:	47b8      	blx	r7
 8008b36:	3001      	adds	r0, #1
 8008b38:	f43f af00 	beq.w	800893c <_printf_float+0x9c>
 8008b3c:	f109 0901 	add.w	r9, r9, #1
 8008b40:	e7ee      	b.n	8008b20 <_printf_float+0x280>
 8008b42:	bf00      	nop
 8008b44:	f3af 8000 	nop.w
 8008b48:	ffffffff 	.word	0xffffffff
 8008b4c:	7fefffff 	.word	0x7fefffff
 8008b50:	0800d940 	.word	0x0800d940
 8008b54:	0800d944 	.word	0x0800d944
 8008b58:	0800d94c 	.word	0x0800d94c
 8008b5c:	0800d948 	.word	0x0800d948
 8008b60:	0800dc51 	.word	0x0800dc51
 8008b64:	9a08      	ldr	r2, [sp, #32]
 8008b66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	bfa8      	it	ge
 8008b6c:	461a      	movge	r2, r3
 8008b6e:	2a00      	cmp	r2, #0
 8008b70:	4691      	mov	r9, r2
 8008b72:	dc38      	bgt.n	8008be6 <_printf_float+0x346>
 8008b74:	2300      	movs	r3, #0
 8008b76:	9305      	str	r3, [sp, #20]
 8008b78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b7c:	f104 021a 	add.w	r2, r4, #26
 8008b80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b82:	9905      	ldr	r1, [sp, #20]
 8008b84:	9304      	str	r3, [sp, #16]
 8008b86:	eba3 0309 	sub.w	r3, r3, r9
 8008b8a:	428b      	cmp	r3, r1
 8008b8c:	dc33      	bgt.n	8008bf6 <_printf_float+0x356>
 8008b8e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008b92:	429a      	cmp	r2, r3
 8008b94:	db3c      	blt.n	8008c10 <_printf_float+0x370>
 8008b96:	6823      	ldr	r3, [r4, #0]
 8008b98:	07da      	lsls	r2, r3, #31
 8008b9a:	d439      	bmi.n	8008c10 <_printf_float+0x370>
 8008b9c:	9a08      	ldr	r2, [sp, #32]
 8008b9e:	9b04      	ldr	r3, [sp, #16]
 8008ba0:	9907      	ldr	r1, [sp, #28]
 8008ba2:	1ad3      	subs	r3, r2, r3
 8008ba4:	eba2 0901 	sub.w	r9, r2, r1
 8008ba8:	4599      	cmp	r9, r3
 8008baa:	bfa8      	it	ge
 8008bac:	4699      	movge	r9, r3
 8008bae:	f1b9 0f00 	cmp.w	r9, #0
 8008bb2:	dc35      	bgt.n	8008c20 <_printf_float+0x380>
 8008bb4:	f04f 0800 	mov.w	r8, #0
 8008bb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bbc:	f104 0a1a 	add.w	sl, r4, #26
 8008bc0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008bc4:	1a9b      	subs	r3, r3, r2
 8008bc6:	eba3 0309 	sub.w	r3, r3, r9
 8008bca:	4543      	cmp	r3, r8
 8008bcc:	f77f af75 	ble.w	8008aba <_printf_float+0x21a>
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	4652      	mov	r2, sl
 8008bd4:	4631      	mov	r1, r6
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	47b8      	blx	r7
 8008bda:	3001      	adds	r0, #1
 8008bdc:	f43f aeae 	beq.w	800893c <_printf_float+0x9c>
 8008be0:	f108 0801 	add.w	r8, r8, #1
 8008be4:	e7ec      	b.n	8008bc0 <_printf_float+0x320>
 8008be6:	4613      	mov	r3, r2
 8008be8:	4631      	mov	r1, r6
 8008bea:	4642      	mov	r2, r8
 8008bec:	4628      	mov	r0, r5
 8008bee:	47b8      	blx	r7
 8008bf0:	3001      	adds	r0, #1
 8008bf2:	d1bf      	bne.n	8008b74 <_printf_float+0x2d4>
 8008bf4:	e6a2      	b.n	800893c <_printf_float+0x9c>
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	4631      	mov	r1, r6
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	9204      	str	r2, [sp, #16]
 8008bfe:	47b8      	blx	r7
 8008c00:	3001      	adds	r0, #1
 8008c02:	f43f ae9b 	beq.w	800893c <_printf_float+0x9c>
 8008c06:	9b05      	ldr	r3, [sp, #20]
 8008c08:	9a04      	ldr	r2, [sp, #16]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	9305      	str	r3, [sp, #20]
 8008c0e:	e7b7      	b.n	8008b80 <_printf_float+0x2e0>
 8008c10:	4653      	mov	r3, sl
 8008c12:	465a      	mov	r2, fp
 8008c14:	4631      	mov	r1, r6
 8008c16:	4628      	mov	r0, r5
 8008c18:	47b8      	blx	r7
 8008c1a:	3001      	adds	r0, #1
 8008c1c:	d1be      	bne.n	8008b9c <_printf_float+0x2fc>
 8008c1e:	e68d      	b.n	800893c <_printf_float+0x9c>
 8008c20:	9a04      	ldr	r2, [sp, #16]
 8008c22:	464b      	mov	r3, r9
 8008c24:	4442      	add	r2, r8
 8008c26:	4631      	mov	r1, r6
 8008c28:	4628      	mov	r0, r5
 8008c2a:	47b8      	blx	r7
 8008c2c:	3001      	adds	r0, #1
 8008c2e:	d1c1      	bne.n	8008bb4 <_printf_float+0x314>
 8008c30:	e684      	b.n	800893c <_printf_float+0x9c>
 8008c32:	9a08      	ldr	r2, [sp, #32]
 8008c34:	2a01      	cmp	r2, #1
 8008c36:	dc01      	bgt.n	8008c3c <_printf_float+0x39c>
 8008c38:	07db      	lsls	r3, r3, #31
 8008c3a:	d537      	bpl.n	8008cac <_printf_float+0x40c>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	4642      	mov	r2, r8
 8008c40:	4631      	mov	r1, r6
 8008c42:	4628      	mov	r0, r5
 8008c44:	47b8      	blx	r7
 8008c46:	3001      	adds	r0, #1
 8008c48:	f43f ae78 	beq.w	800893c <_printf_float+0x9c>
 8008c4c:	4653      	mov	r3, sl
 8008c4e:	465a      	mov	r2, fp
 8008c50:	4631      	mov	r1, r6
 8008c52:	4628      	mov	r0, r5
 8008c54:	47b8      	blx	r7
 8008c56:	3001      	adds	r0, #1
 8008c58:	f43f ae70 	beq.w	800893c <_printf_float+0x9c>
 8008c5c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008c60:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c68:	d01b      	beq.n	8008ca2 <_printf_float+0x402>
 8008c6a:	9b08      	ldr	r3, [sp, #32]
 8008c6c:	f108 0201 	add.w	r2, r8, #1
 8008c70:	3b01      	subs	r3, #1
 8008c72:	4631      	mov	r1, r6
 8008c74:	4628      	mov	r0, r5
 8008c76:	47b8      	blx	r7
 8008c78:	3001      	adds	r0, #1
 8008c7a:	d10e      	bne.n	8008c9a <_printf_float+0x3fa>
 8008c7c:	e65e      	b.n	800893c <_printf_float+0x9c>
 8008c7e:	2301      	movs	r3, #1
 8008c80:	464a      	mov	r2, r9
 8008c82:	4631      	mov	r1, r6
 8008c84:	4628      	mov	r0, r5
 8008c86:	47b8      	blx	r7
 8008c88:	3001      	adds	r0, #1
 8008c8a:	f43f ae57 	beq.w	800893c <_printf_float+0x9c>
 8008c8e:	f108 0801 	add.w	r8, r8, #1
 8008c92:	9b08      	ldr	r3, [sp, #32]
 8008c94:	3b01      	subs	r3, #1
 8008c96:	4543      	cmp	r3, r8
 8008c98:	dcf1      	bgt.n	8008c7e <_printf_float+0x3de>
 8008c9a:	9b04      	ldr	r3, [sp, #16]
 8008c9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008ca0:	e6db      	b.n	8008a5a <_printf_float+0x1ba>
 8008ca2:	f04f 0800 	mov.w	r8, #0
 8008ca6:	f104 091a 	add.w	r9, r4, #26
 8008caa:	e7f2      	b.n	8008c92 <_printf_float+0x3f2>
 8008cac:	2301      	movs	r3, #1
 8008cae:	4642      	mov	r2, r8
 8008cb0:	e7df      	b.n	8008c72 <_printf_float+0x3d2>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	464a      	mov	r2, r9
 8008cb6:	4631      	mov	r1, r6
 8008cb8:	4628      	mov	r0, r5
 8008cba:	47b8      	blx	r7
 8008cbc:	3001      	adds	r0, #1
 8008cbe:	f43f ae3d 	beq.w	800893c <_printf_float+0x9c>
 8008cc2:	f108 0801 	add.w	r8, r8, #1
 8008cc6:	68e3      	ldr	r3, [r4, #12]
 8008cc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008cca:	1a5b      	subs	r3, r3, r1
 8008ccc:	4543      	cmp	r3, r8
 8008cce:	dcf0      	bgt.n	8008cb2 <_printf_float+0x412>
 8008cd0:	e6f7      	b.n	8008ac2 <_printf_float+0x222>
 8008cd2:	f04f 0800 	mov.w	r8, #0
 8008cd6:	f104 0919 	add.w	r9, r4, #25
 8008cda:	e7f4      	b.n	8008cc6 <_printf_float+0x426>

08008cdc <_printf_common>:
 8008cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce0:	4616      	mov	r6, r2
 8008ce2:	4699      	mov	r9, r3
 8008ce4:	688a      	ldr	r2, [r1, #8]
 8008ce6:	690b      	ldr	r3, [r1, #16]
 8008ce8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008cec:	4293      	cmp	r3, r2
 8008cee:	bfb8      	it	lt
 8008cf0:	4613      	movlt	r3, r2
 8008cf2:	6033      	str	r3, [r6, #0]
 8008cf4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008cf8:	4607      	mov	r7, r0
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	b10a      	cbz	r2, 8008d02 <_printf_common+0x26>
 8008cfe:	3301      	adds	r3, #1
 8008d00:	6033      	str	r3, [r6, #0]
 8008d02:	6823      	ldr	r3, [r4, #0]
 8008d04:	0699      	lsls	r1, r3, #26
 8008d06:	bf42      	ittt	mi
 8008d08:	6833      	ldrmi	r3, [r6, #0]
 8008d0a:	3302      	addmi	r3, #2
 8008d0c:	6033      	strmi	r3, [r6, #0]
 8008d0e:	6825      	ldr	r5, [r4, #0]
 8008d10:	f015 0506 	ands.w	r5, r5, #6
 8008d14:	d106      	bne.n	8008d24 <_printf_common+0x48>
 8008d16:	f104 0a19 	add.w	sl, r4, #25
 8008d1a:	68e3      	ldr	r3, [r4, #12]
 8008d1c:	6832      	ldr	r2, [r6, #0]
 8008d1e:	1a9b      	subs	r3, r3, r2
 8008d20:	42ab      	cmp	r3, r5
 8008d22:	dc26      	bgt.n	8008d72 <_printf_common+0x96>
 8008d24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d28:	1e13      	subs	r3, r2, #0
 8008d2a:	6822      	ldr	r2, [r4, #0]
 8008d2c:	bf18      	it	ne
 8008d2e:	2301      	movne	r3, #1
 8008d30:	0692      	lsls	r2, r2, #26
 8008d32:	d42b      	bmi.n	8008d8c <_printf_common+0xb0>
 8008d34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d38:	4649      	mov	r1, r9
 8008d3a:	4638      	mov	r0, r7
 8008d3c:	47c0      	blx	r8
 8008d3e:	3001      	adds	r0, #1
 8008d40:	d01e      	beq.n	8008d80 <_printf_common+0xa4>
 8008d42:	6823      	ldr	r3, [r4, #0]
 8008d44:	68e5      	ldr	r5, [r4, #12]
 8008d46:	6832      	ldr	r2, [r6, #0]
 8008d48:	f003 0306 	and.w	r3, r3, #6
 8008d4c:	2b04      	cmp	r3, #4
 8008d4e:	bf08      	it	eq
 8008d50:	1aad      	subeq	r5, r5, r2
 8008d52:	68a3      	ldr	r3, [r4, #8]
 8008d54:	6922      	ldr	r2, [r4, #16]
 8008d56:	bf0c      	ite	eq
 8008d58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d5c:	2500      	movne	r5, #0
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	bfc4      	itt	gt
 8008d62:	1a9b      	subgt	r3, r3, r2
 8008d64:	18ed      	addgt	r5, r5, r3
 8008d66:	2600      	movs	r6, #0
 8008d68:	341a      	adds	r4, #26
 8008d6a:	42b5      	cmp	r5, r6
 8008d6c:	d11a      	bne.n	8008da4 <_printf_common+0xc8>
 8008d6e:	2000      	movs	r0, #0
 8008d70:	e008      	b.n	8008d84 <_printf_common+0xa8>
 8008d72:	2301      	movs	r3, #1
 8008d74:	4652      	mov	r2, sl
 8008d76:	4649      	mov	r1, r9
 8008d78:	4638      	mov	r0, r7
 8008d7a:	47c0      	blx	r8
 8008d7c:	3001      	adds	r0, #1
 8008d7e:	d103      	bne.n	8008d88 <_printf_common+0xac>
 8008d80:	f04f 30ff 	mov.w	r0, #4294967295
 8008d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d88:	3501      	adds	r5, #1
 8008d8a:	e7c6      	b.n	8008d1a <_printf_common+0x3e>
 8008d8c:	18e1      	adds	r1, r4, r3
 8008d8e:	1c5a      	adds	r2, r3, #1
 8008d90:	2030      	movs	r0, #48	; 0x30
 8008d92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008d96:	4422      	add	r2, r4
 8008d98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008d9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008da0:	3302      	adds	r3, #2
 8008da2:	e7c7      	b.n	8008d34 <_printf_common+0x58>
 8008da4:	2301      	movs	r3, #1
 8008da6:	4622      	mov	r2, r4
 8008da8:	4649      	mov	r1, r9
 8008daa:	4638      	mov	r0, r7
 8008dac:	47c0      	blx	r8
 8008dae:	3001      	adds	r0, #1
 8008db0:	d0e6      	beq.n	8008d80 <_printf_common+0xa4>
 8008db2:	3601      	adds	r6, #1
 8008db4:	e7d9      	b.n	8008d6a <_printf_common+0x8e>
	...

08008db8 <_printf_i>:
 8008db8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dbc:	460c      	mov	r4, r1
 8008dbe:	4691      	mov	r9, r2
 8008dc0:	7e27      	ldrb	r7, [r4, #24]
 8008dc2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008dc4:	2f78      	cmp	r7, #120	; 0x78
 8008dc6:	4680      	mov	r8, r0
 8008dc8:	469a      	mov	sl, r3
 8008dca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008dce:	d807      	bhi.n	8008de0 <_printf_i+0x28>
 8008dd0:	2f62      	cmp	r7, #98	; 0x62
 8008dd2:	d80a      	bhi.n	8008dea <_printf_i+0x32>
 8008dd4:	2f00      	cmp	r7, #0
 8008dd6:	f000 80d8 	beq.w	8008f8a <_printf_i+0x1d2>
 8008dda:	2f58      	cmp	r7, #88	; 0x58
 8008ddc:	f000 80a3 	beq.w	8008f26 <_printf_i+0x16e>
 8008de0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008de4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008de8:	e03a      	b.n	8008e60 <_printf_i+0xa8>
 8008dea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008dee:	2b15      	cmp	r3, #21
 8008df0:	d8f6      	bhi.n	8008de0 <_printf_i+0x28>
 8008df2:	a001      	add	r0, pc, #4	; (adr r0, 8008df8 <_printf_i+0x40>)
 8008df4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008df8:	08008e51 	.word	0x08008e51
 8008dfc:	08008e65 	.word	0x08008e65
 8008e00:	08008de1 	.word	0x08008de1
 8008e04:	08008de1 	.word	0x08008de1
 8008e08:	08008de1 	.word	0x08008de1
 8008e0c:	08008de1 	.word	0x08008de1
 8008e10:	08008e65 	.word	0x08008e65
 8008e14:	08008de1 	.word	0x08008de1
 8008e18:	08008de1 	.word	0x08008de1
 8008e1c:	08008de1 	.word	0x08008de1
 8008e20:	08008de1 	.word	0x08008de1
 8008e24:	08008f71 	.word	0x08008f71
 8008e28:	08008e95 	.word	0x08008e95
 8008e2c:	08008f53 	.word	0x08008f53
 8008e30:	08008de1 	.word	0x08008de1
 8008e34:	08008de1 	.word	0x08008de1
 8008e38:	08008f93 	.word	0x08008f93
 8008e3c:	08008de1 	.word	0x08008de1
 8008e40:	08008e95 	.word	0x08008e95
 8008e44:	08008de1 	.word	0x08008de1
 8008e48:	08008de1 	.word	0x08008de1
 8008e4c:	08008f5b 	.word	0x08008f5b
 8008e50:	680b      	ldr	r3, [r1, #0]
 8008e52:	1d1a      	adds	r2, r3, #4
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	600a      	str	r2, [r1, #0]
 8008e58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e60:	2301      	movs	r3, #1
 8008e62:	e0a3      	b.n	8008fac <_printf_i+0x1f4>
 8008e64:	6825      	ldr	r5, [r4, #0]
 8008e66:	6808      	ldr	r0, [r1, #0]
 8008e68:	062e      	lsls	r6, r5, #24
 8008e6a:	f100 0304 	add.w	r3, r0, #4
 8008e6e:	d50a      	bpl.n	8008e86 <_printf_i+0xce>
 8008e70:	6805      	ldr	r5, [r0, #0]
 8008e72:	600b      	str	r3, [r1, #0]
 8008e74:	2d00      	cmp	r5, #0
 8008e76:	da03      	bge.n	8008e80 <_printf_i+0xc8>
 8008e78:	232d      	movs	r3, #45	; 0x2d
 8008e7a:	426d      	negs	r5, r5
 8008e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e80:	485e      	ldr	r0, [pc, #376]	; (8008ffc <_printf_i+0x244>)
 8008e82:	230a      	movs	r3, #10
 8008e84:	e019      	b.n	8008eba <_printf_i+0x102>
 8008e86:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008e8a:	6805      	ldr	r5, [r0, #0]
 8008e8c:	600b      	str	r3, [r1, #0]
 8008e8e:	bf18      	it	ne
 8008e90:	b22d      	sxthne	r5, r5
 8008e92:	e7ef      	b.n	8008e74 <_printf_i+0xbc>
 8008e94:	680b      	ldr	r3, [r1, #0]
 8008e96:	6825      	ldr	r5, [r4, #0]
 8008e98:	1d18      	adds	r0, r3, #4
 8008e9a:	6008      	str	r0, [r1, #0]
 8008e9c:	0628      	lsls	r0, r5, #24
 8008e9e:	d501      	bpl.n	8008ea4 <_printf_i+0xec>
 8008ea0:	681d      	ldr	r5, [r3, #0]
 8008ea2:	e002      	b.n	8008eaa <_printf_i+0xf2>
 8008ea4:	0669      	lsls	r1, r5, #25
 8008ea6:	d5fb      	bpl.n	8008ea0 <_printf_i+0xe8>
 8008ea8:	881d      	ldrh	r5, [r3, #0]
 8008eaa:	4854      	ldr	r0, [pc, #336]	; (8008ffc <_printf_i+0x244>)
 8008eac:	2f6f      	cmp	r7, #111	; 0x6f
 8008eae:	bf0c      	ite	eq
 8008eb0:	2308      	moveq	r3, #8
 8008eb2:	230a      	movne	r3, #10
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008eba:	6866      	ldr	r6, [r4, #4]
 8008ebc:	60a6      	str	r6, [r4, #8]
 8008ebe:	2e00      	cmp	r6, #0
 8008ec0:	bfa2      	ittt	ge
 8008ec2:	6821      	ldrge	r1, [r4, #0]
 8008ec4:	f021 0104 	bicge.w	r1, r1, #4
 8008ec8:	6021      	strge	r1, [r4, #0]
 8008eca:	b90d      	cbnz	r5, 8008ed0 <_printf_i+0x118>
 8008ecc:	2e00      	cmp	r6, #0
 8008ece:	d04d      	beq.n	8008f6c <_printf_i+0x1b4>
 8008ed0:	4616      	mov	r6, r2
 8008ed2:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ed6:	fb03 5711 	mls	r7, r3, r1, r5
 8008eda:	5dc7      	ldrb	r7, [r0, r7]
 8008edc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ee0:	462f      	mov	r7, r5
 8008ee2:	42bb      	cmp	r3, r7
 8008ee4:	460d      	mov	r5, r1
 8008ee6:	d9f4      	bls.n	8008ed2 <_printf_i+0x11a>
 8008ee8:	2b08      	cmp	r3, #8
 8008eea:	d10b      	bne.n	8008f04 <_printf_i+0x14c>
 8008eec:	6823      	ldr	r3, [r4, #0]
 8008eee:	07df      	lsls	r7, r3, #31
 8008ef0:	d508      	bpl.n	8008f04 <_printf_i+0x14c>
 8008ef2:	6923      	ldr	r3, [r4, #16]
 8008ef4:	6861      	ldr	r1, [r4, #4]
 8008ef6:	4299      	cmp	r1, r3
 8008ef8:	bfde      	ittt	le
 8008efa:	2330      	movle	r3, #48	; 0x30
 8008efc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f00:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f04:	1b92      	subs	r2, r2, r6
 8008f06:	6122      	str	r2, [r4, #16]
 8008f08:	f8cd a000 	str.w	sl, [sp]
 8008f0c:	464b      	mov	r3, r9
 8008f0e:	aa03      	add	r2, sp, #12
 8008f10:	4621      	mov	r1, r4
 8008f12:	4640      	mov	r0, r8
 8008f14:	f7ff fee2 	bl	8008cdc <_printf_common>
 8008f18:	3001      	adds	r0, #1
 8008f1a:	d14c      	bne.n	8008fb6 <_printf_i+0x1fe>
 8008f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f20:	b004      	add	sp, #16
 8008f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f26:	4835      	ldr	r0, [pc, #212]	; (8008ffc <_printf_i+0x244>)
 8008f28:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f2c:	6823      	ldr	r3, [r4, #0]
 8008f2e:	680e      	ldr	r6, [r1, #0]
 8008f30:	061f      	lsls	r7, r3, #24
 8008f32:	f856 5b04 	ldr.w	r5, [r6], #4
 8008f36:	600e      	str	r6, [r1, #0]
 8008f38:	d514      	bpl.n	8008f64 <_printf_i+0x1ac>
 8008f3a:	07d9      	lsls	r1, r3, #31
 8008f3c:	bf44      	itt	mi
 8008f3e:	f043 0320 	orrmi.w	r3, r3, #32
 8008f42:	6023      	strmi	r3, [r4, #0]
 8008f44:	b91d      	cbnz	r5, 8008f4e <_printf_i+0x196>
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	f023 0320 	bic.w	r3, r3, #32
 8008f4c:	6023      	str	r3, [r4, #0]
 8008f4e:	2310      	movs	r3, #16
 8008f50:	e7b0      	b.n	8008eb4 <_printf_i+0xfc>
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	f043 0320 	orr.w	r3, r3, #32
 8008f58:	6023      	str	r3, [r4, #0]
 8008f5a:	2378      	movs	r3, #120	; 0x78
 8008f5c:	4828      	ldr	r0, [pc, #160]	; (8009000 <_printf_i+0x248>)
 8008f5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f62:	e7e3      	b.n	8008f2c <_printf_i+0x174>
 8008f64:	065e      	lsls	r6, r3, #25
 8008f66:	bf48      	it	mi
 8008f68:	b2ad      	uxthmi	r5, r5
 8008f6a:	e7e6      	b.n	8008f3a <_printf_i+0x182>
 8008f6c:	4616      	mov	r6, r2
 8008f6e:	e7bb      	b.n	8008ee8 <_printf_i+0x130>
 8008f70:	680b      	ldr	r3, [r1, #0]
 8008f72:	6826      	ldr	r6, [r4, #0]
 8008f74:	6960      	ldr	r0, [r4, #20]
 8008f76:	1d1d      	adds	r5, r3, #4
 8008f78:	600d      	str	r5, [r1, #0]
 8008f7a:	0635      	lsls	r5, r6, #24
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	d501      	bpl.n	8008f84 <_printf_i+0x1cc>
 8008f80:	6018      	str	r0, [r3, #0]
 8008f82:	e002      	b.n	8008f8a <_printf_i+0x1d2>
 8008f84:	0671      	lsls	r1, r6, #25
 8008f86:	d5fb      	bpl.n	8008f80 <_printf_i+0x1c8>
 8008f88:	8018      	strh	r0, [r3, #0]
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	6123      	str	r3, [r4, #16]
 8008f8e:	4616      	mov	r6, r2
 8008f90:	e7ba      	b.n	8008f08 <_printf_i+0x150>
 8008f92:	680b      	ldr	r3, [r1, #0]
 8008f94:	1d1a      	adds	r2, r3, #4
 8008f96:	600a      	str	r2, [r1, #0]
 8008f98:	681e      	ldr	r6, [r3, #0]
 8008f9a:	6862      	ldr	r2, [r4, #4]
 8008f9c:	2100      	movs	r1, #0
 8008f9e:	4630      	mov	r0, r6
 8008fa0:	f7f7 f956 	bl	8000250 <memchr>
 8008fa4:	b108      	cbz	r0, 8008faa <_printf_i+0x1f2>
 8008fa6:	1b80      	subs	r0, r0, r6
 8008fa8:	6060      	str	r0, [r4, #4]
 8008faa:	6863      	ldr	r3, [r4, #4]
 8008fac:	6123      	str	r3, [r4, #16]
 8008fae:	2300      	movs	r3, #0
 8008fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fb4:	e7a8      	b.n	8008f08 <_printf_i+0x150>
 8008fb6:	6923      	ldr	r3, [r4, #16]
 8008fb8:	4632      	mov	r2, r6
 8008fba:	4649      	mov	r1, r9
 8008fbc:	4640      	mov	r0, r8
 8008fbe:	47d0      	blx	sl
 8008fc0:	3001      	adds	r0, #1
 8008fc2:	d0ab      	beq.n	8008f1c <_printf_i+0x164>
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	079b      	lsls	r3, r3, #30
 8008fc8:	d413      	bmi.n	8008ff2 <_printf_i+0x23a>
 8008fca:	68e0      	ldr	r0, [r4, #12]
 8008fcc:	9b03      	ldr	r3, [sp, #12]
 8008fce:	4298      	cmp	r0, r3
 8008fd0:	bfb8      	it	lt
 8008fd2:	4618      	movlt	r0, r3
 8008fd4:	e7a4      	b.n	8008f20 <_printf_i+0x168>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	4632      	mov	r2, r6
 8008fda:	4649      	mov	r1, r9
 8008fdc:	4640      	mov	r0, r8
 8008fde:	47d0      	blx	sl
 8008fe0:	3001      	adds	r0, #1
 8008fe2:	d09b      	beq.n	8008f1c <_printf_i+0x164>
 8008fe4:	3501      	adds	r5, #1
 8008fe6:	68e3      	ldr	r3, [r4, #12]
 8008fe8:	9903      	ldr	r1, [sp, #12]
 8008fea:	1a5b      	subs	r3, r3, r1
 8008fec:	42ab      	cmp	r3, r5
 8008fee:	dcf2      	bgt.n	8008fd6 <_printf_i+0x21e>
 8008ff0:	e7eb      	b.n	8008fca <_printf_i+0x212>
 8008ff2:	2500      	movs	r5, #0
 8008ff4:	f104 0619 	add.w	r6, r4, #25
 8008ff8:	e7f5      	b.n	8008fe6 <_printf_i+0x22e>
 8008ffa:	bf00      	nop
 8008ffc:	0800d950 	.word	0x0800d950
 8009000:	0800d961 	.word	0x0800d961

08009004 <_scanf_float>:
 8009004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009008:	b087      	sub	sp, #28
 800900a:	4617      	mov	r7, r2
 800900c:	9303      	str	r3, [sp, #12]
 800900e:	688b      	ldr	r3, [r1, #8]
 8009010:	1e5a      	subs	r2, r3, #1
 8009012:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009016:	bf83      	ittte	hi
 8009018:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800901c:	195b      	addhi	r3, r3, r5
 800901e:	9302      	strhi	r3, [sp, #8]
 8009020:	2300      	movls	r3, #0
 8009022:	bf86      	itte	hi
 8009024:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009028:	608b      	strhi	r3, [r1, #8]
 800902a:	9302      	strls	r3, [sp, #8]
 800902c:	680b      	ldr	r3, [r1, #0]
 800902e:	468b      	mov	fp, r1
 8009030:	2500      	movs	r5, #0
 8009032:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009036:	f84b 3b1c 	str.w	r3, [fp], #28
 800903a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800903e:	4680      	mov	r8, r0
 8009040:	460c      	mov	r4, r1
 8009042:	465e      	mov	r6, fp
 8009044:	46aa      	mov	sl, r5
 8009046:	46a9      	mov	r9, r5
 8009048:	9501      	str	r5, [sp, #4]
 800904a:	68a2      	ldr	r2, [r4, #8]
 800904c:	b152      	cbz	r2, 8009064 <_scanf_float+0x60>
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	2b4e      	cmp	r3, #78	; 0x4e
 8009054:	d864      	bhi.n	8009120 <_scanf_float+0x11c>
 8009056:	2b40      	cmp	r3, #64	; 0x40
 8009058:	d83c      	bhi.n	80090d4 <_scanf_float+0xd0>
 800905a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800905e:	b2c8      	uxtb	r0, r1
 8009060:	280e      	cmp	r0, #14
 8009062:	d93a      	bls.n	80090da <_scanf_float+0xd6>
 8009064:	f1b9 0f00 	cmp.w	r9, #0
 8009068:	d003      	beq.n	8009072 <_scanf_float+0x6e>
 800906a:	6823      	ldr	r3, [r4, #0]
 800906c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009076:	f1ba 0f01 	cmp.w	sl, #1
 800907a:	f200 8113 	bhi.w	80092a4 <_scanf_float+0x2a0>
 800907e:	455e      	cmp	r6, fp
 8009080:	f200 8105 	bhi.w	800928e <_scanf_float+0x28a>
 8009084:	2501      	movs	r5, #1
 8009086:	4628      	mov	r0, r5
 8009088:	b007      	add	sp, #28
 800908a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800908e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009092:	2a0d      	cmp	r2, #13
 8009094:	d8e6      	bhi.n	8009064 <_scanf_float+0x60>
 8009096:	a101      	add	r1, pc, #4	; (adr r1, 800909c <_scanf_float+0x98>)
 8009098:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800909c:	080091db 	.word	0x080091db
 80090a0:	08009065 	.word	0x08009065
 80090a4:	08009065 	.word	0x08009065
 80090a8:	08009065 	.word	0x08009065
 80090ac:	0800923b 	.word	0x0800923b
 80090b0:	08009213 	.word	0x08009213
 80090b4:	08009065 	.word	0x08009065
 80090b8:	08009065 	.word	0x08009065
 80090bc:	080091e9 	.word	0x080091e9
 80090c0:	08009065 	.word	0x08009065
 80090c4:	08009065 	.word	0x08009065
 80090c8:	08009065 	.word	0x08009065
 80090cc:	08009065 	.word	0x08009065
 80090d0:	080091a1 	.word	0x080091a1
 80090d4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80090d8:	e7db      	b.n	8009092 <_scanf_float+0x8e>
 80090da:	290e      	cmp	r1, #14
 80090dc:	d8c2      	bhi.n	8009064 <_scanf_float+0x60>
 80090de:	a001      	add	r0, pc, #4	; (adr r0, 80090e4 <_scanf_float+0xe0>)
 80090e0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80090e4:	08009193 	.word	0x08009193
 80090e8:	08009065 	.word	0x08009065
 80090ec:	08009193 	.word	0x08009193
 80090f0:	08009227 	.word	0x08009227
 80090f4:	08009065 	.word	0x08009065
 80090f8:	08009141 	.word	0x08009141
 80090fc:	0800917d 	.word	0x0800917d
 8009100:	0800917d 	.word	0x0800917d
 8009104:	0800917d 	.word	0x0800917d
 8009108:	0800917d 	.word	0x0800917d
 800910c:	0800917d 	.word	0x0800917d
 8009110:	0800917d 	.word	0x0800917d
 8009114:	0800917d 	.word	0x0800917d
 8009118:	0800917d 	.word	0x0800917d
 800911c:	0800917d 	.word	0x0800917d
 8009120:	2b6e      	cmp	r3, #110	; 0x6e
 8009122:	d809      	bhi.n	8009138 <_scanf_float+0x134>
 8009124:	2b60      	cmp	r3, #96	; 0x60
 8009126:	d8b2      	bhi.n	800908e <_scanf_float+0x8a>
 8009128:	2b54      	cmp	r3, #84	; 0x54
 800912a:	d077      	beq.n	800921c <_scanf_float+0x218>
 800912c:	2b59      	cmp	r3, #89	; 0x59
 800912e:	d199      	bne.n	8009064 <_scanf_float+0x60>
 8009130:	2d07      	cmp	r5, #7
 8009132:	d197      	bne.n	8009064 <_scanf_float+0x60>
 8009134:	2508      	movs	r5, #8
 8009136:	e029      	b.n	800918c <_scanf_float+0x188>
 8009138:	2b74      	cmp	r3, #116	; 0x74
 800913a:	d06f      	beq.n	800921c <_scanf_float+0x218>
 800913c:	2b79      	cmp	r3, #121	; 0x79
 800913e:	e7f6      	b.n	800912e <_scanf_float+0x12a>
 8009140:	6821      	ldr	r1, [r4, #0]
 8009142:	05c8      	lsls	r0, r1, #23
 8009144:	d51a      	bpl.n	800917c <_scanf_float+0x178>
 8009146:	9b02      	ldr	r3, [sp, #8]
 8009148:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800914c:	6021      	str	r1, [r4, #0]
 800914e:	f109 0901 	add.w	r9, r9, #1
 8009152:	b11b      	cbz	r3, 800915c <_scanf_float+0x158>
 8009154:	3b01      	subs	r3, #1
 8009156:	3201      	adds	r2, #1
 8009158:	9302      	str	r3, [sp, #8]
 800915a:	60a2      	str	r2, [r4, #8]
 800915c:	68a3      	ldr	r3, [r4, #8]
 800915e:	3b01      	subs	r3, #1
 8009160:	60a3      	str	r3, [r4, #8]
 8009162:	6923      	ldr	r3, [r4, #16]
 8009164:	3301      	adds	r3, #1
 8009166:	6123      	str	r3, [r4, #16]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	3b01      	subs	r3, #1
 800916c:	2b00      	cmp	r3, #0
 800916e:	607b      	str	r3, [r7, #4]
 8009170:	f340 8084 	ble.w	800927c <_scanf_float+0x278>
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	3301      	adds	r3, #1
 8009178:	603b      	str	r3, [r7, #0]
 800917a:	e766      	b.n	800904a <_scanf_float+0x46>
 800917c:	eb1a 0f05 	cmn.w	sl, r5
 8009180:	f47f af70 	bne.w	8009064 <_scanf_float+0x60>
 8009184:	6822      	ldr	r2, [r4, #0]
 8009186:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800918a:	6022      	str	r2, [r4, #0]
 800918c:	f806 3b01 	strb.w	r3, [r6], #1
 8009190:	e7e4      	b.n	800915c <_scanf_float+0x158>
 8009192:	6822      	ldr	r2, [r4, #0]
 8009194:	0610      	lsls	r0, r2, #24
 8009196:	f57f af65 	bpl.w	8009064 <_scanf_float+0x60>
 800919a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800919e:	e7f4      	b.n	800918a <_scanf_float+0x186>
 80091a0:	f1ba 0f00 	cmp.w	sl, #0
 80091a4:	d10e      	bne.n	80091c4 <_scanf_float+0x1c0>
 80091a6:	f1b9 0f00 	cmp.w	r9, #0
 80091aa:	d10e      	bne.n	80091ca <_scanf_float+0x1c6>
 80091ac:	6822      	ldr	r2, [r4, #0]
 80091ae:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80091b2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80091b6:	d108      	bne.n	80091ca <_scanf_float+0x1c6>
 80091b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80091bc:	6022      	str	r2, [r4, #0]
 80091be:	f04f 0a01 	mov.w	sl, #1
 80091c2:	e7e3      	b.n	800918c <_scanf_float+0x188>
 80091c4:	f1ba 0f02 	cmp.w	sl, #2
 80091c8:	d055      	beq.n	8009276 <_scanf_float+0x272>
 80091ca:	2d01      	cmp	r5, #1
 80091cc:	d002      	beq.n	80091d4 <_scanf_float+0x1d0>
 80091ce:	2d04      	cmp	r5, #4
 80091d0:	f47f af48 	bne.w	8009064 <_scanf_float+0x60>
 80091d4:	3501      	adds	r5, #1
 80091d6:	b2ed      	uxtb	r5, r5
 80091d8:	e7d8      	b.n	800918c <_scanf_float+0x188>
 80091da:	f1ba 0f01 	cmp.w	sl, #1
 80091de:	f47f af41 	bne.w	8009064 <_scanf_float+0x60>
 80091e2:	f04f 0a02 	mov.w	sl, #2
 80091e6:	e7d1      	b.n	800918c <_scanf_float+0x188>
 80091e8:	b97d      	cbnz	r5, 800920a <_scanf_float+0x206>
 80091ea:	f1b9 0f00 	cmp.w	r9, #0
 80091ee:	f47f af3c 	bne.w	800906a <_scanf_float+0x66>
 80091f2:	6822      	ldr	r2, [r4, #0]
 80091f4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80091f8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80091fc:	f47f af39 	bne.w	8009072 <_scanf_float+0x6e>
 8009200:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009204:	6022      	str	r2, [r4, #0]
 8009206:	2501      	movs	r5, #1
 8009208:	e7c0      	b.n	800918c <_scanf_float+0x188>
 800920a:	2d03      	cmp	r5, #3
 800920c:	d0e2      	beq.n	80091d4 <_scanf_float+0x1d0>
 800920e:	2d05      	cmp	r5, #5
 8009210:	e7de      	b.n	80091d0 <_scanf_float+0x1cc>
 8009212:	2d02      	cmp	r5, #2
 8009214:	f47f af26 	bne.w	8009064 <_scanf_float+0x60>
 8009218:	2503      	movs	r5, #3
 800921a:	e7b7      	b.n	800918c <_scanf_float+0x188>
 800921c:	2d06      	cmp	r5, #6
 800921e:	f47f af21 	bne.w	8009064 <_scanf_float+0x60>
 8009222:	2507      	movs	r5, #7
 8009224:	e7b2      	b.n	800918c <_scanf_float+0x188>
 8009226:	6822      	ldr	r2, [r4, #0]
 8009228:	0591      	lsls	r1, r2, #22
 800922a:	f57f af1b 	bpl.w	8009064 <_scanf_float+0x60>
 800922e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009232:	6022      	str	r2, [r4, #0]
 8009234:	f8cd 9004 	str.w	r9, [sp, #4]
 8009238:	e7a8      	b.n	800918c <_scanf_float+0x188>
 800923a:	6822      	ldr	r2, [r4, #0]
 800923c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009240:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009244:	d006      	beq.n	8009254 <_scanf_float+0x250>
 8009246:	0550      	lsls	r0, r2, #21
 8009248:	f57f af0c 	bpl.w	8009064 <_scanf_float+0x60>
 800924c:	f1b9 0f00 	cmp.w	r9, #0
 8009250:	f43f af0f 	beq.w	8009072 <_scanf_float+0x6e>
 8009254:	0591      	lsls	r1, r2, #22
 8009256:	bf58      	it	pl
 8009258:	9901      	ldrpl	r1, [sp, #4]
 800925a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800925e:	bf58      	it	pl
 8009260:	eba9 0101 	subpl.w	r1, r9, r1
 8009264:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009268:	bf58      	it	pl
 800926a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800926e:	6022      	str	r2, [r4, #0]
 8009270:	f04f 0900 	mov.w	r9, #0
 8009274:	e78a      	b.n	800918c <_scanf_float+0x188>
 8009276:	f04f 0a03 	mov.w	sl, #3
 800927a:	e787      	b.n	800918c <_scanf_float+0x188>
 800927c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009280:	4639      	mov	r1, r7
 8009282:	4640      	mov	r0, r8
 8009284:	4798      	blx	r3
 8009286:	2800      	cmp	r0, #0
 8009288:	f43f aedf 	beq.w	800904a <_scanf_float+0x46>
 800928c:	e6ea      	b.n	8009064 <_scanf_float+0x60>
 800928e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009292:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009296:	463a      	mov	r2, r7
 8009298:	4640      	mov	r0, r8
 800929a:	4798      	blx	r3
 800929c:	6923      	ldr	r3, [r4, #16]
 800929e:	3b01      	subs	r3, #1
 80092a0:	6123      	str	r3, [r4, #16]
 80092a2:	e6ec      	b.n	800907e <_scanf_float+0x7a>
 80092a4:	1e6b      	subs	r3, r5, #1
 80092a6:	2b06      	cmp	r3, #6
 80092a8:	d825      	bhi.n	80092f6 <_scanf_float+0x2f2>
 80092aa:	2d02      	cmp	r5, #2
 80092ac:	d836      	bhi.n	800931c <_scanf_float+0x318>
 80092ae:	455e      	cmp	r6, fp
 80092b0:	f67f aee8 	bls.w	8009084 <_scanf_float+0x80>
 80092b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80092b8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80092bc:	463a      	mov	r2, r7
 80092be:	4640      	mov	r0, r8
 80092c0:	4798      	blx	r3
 80092c2:	6923      	ldr	r3, [r4, #16]
 80092c4:	3b01      	subs	r3, #1
 80092c6:	6123      	str	r3, [r4, #16]
 80092c8:	e7f1      	b.n	80092ae <_scanf_float+0x2aa>
 80092ca:	9802      	ldr	r0, [sp, #8]
 80092cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80092d0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80092d4:	9002      	str	r0, [sp, #8]
 80092d6:	463a      	mov	r2, r7
 80092d8:	4640      	mov	r0, r8
 80092da:	4798      	blx	r3
 80092dc:	6923      	ldr	r3, [r4, #16]
 80092de:	3b01      	subs	r3, #1
 80092e0:	6123      	str	r3, [r4, #16]
 80092e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80092e6:	fa5f fa8a 	uxtb.w	sl, sl
 80092ea:	f1ba 0f02 	cmp.w	sl, #2
 80092ee:	d1ec      	bne.n	80092ca <_scanf_float+0x2c6>
 80092f0:	3d03      	subs	r5, #3
 80092f2:	b2ed      	uxtb	r5, r5
 80092f4:	1b76      	subs	r6, r6, r5
 80092f6:	6823      	ldr	r3, [r4, #0]
 80092f8:	05da      	lsls	r2, r3, #23
 80092fa:	d52f      	bpl.n	800935c <_scanf_float+0x358>
 80092fc:	055b      	lsls	r3, r3, #21
 80092fe:	d510      	bpl.n	8009322 <_scanf_float+0x31e>
 8009300:	455e      	cmp	r6, fp
 8009302:	f67f aebf 	bls.w	8009084 <_scanf_float+0x80>
 8009306:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800930a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800930e:	463a      	mov	r2, r7
 8009310:	4640      	mov	r0, r8
 8009312:	4798      	blx	r3
 8009314:	6923      	ldr	r3, [r4, #16]
 8009316:	3b01      	subs	r3, #1
 8009318:	6123      	str	r3, [r4, #16]
 800931a:	e7f1      	b.n	8009300 <_scanf_float+0x2fc>
 800931c:	46aa      	mov	sl, r5
 800931e:	9602      	str	r6, [sp, #8]
 8009320:	e7df      	b.n	80092e2 <_scanf_float+0x2de>
 8009322:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009326:	6923      	ldr	r3, [r4, #16]
 8009328:	2965      	cmp	r1, #101	; 0x65
 800932a:	f103 33ff 	add.w	r3, r3, #4294967295
 800932e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009332:	6123      	str	r3, [r4, #16]
 8009334:	d00c      	beq.n	8009350 <_scanf_float+0x34c>
 8009336:	2945      	cmp	r1, #69	; 0x45
 8009338:	d00a      	beq.n	8009350 <_scanf_float+0x34c>
 800933a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800933e:	463a      	mov	r2, r7
 8009340:	4640      	mov	r0, r8
 8009342:	4798      	blx	r3
 8009344:	6923      	ldr	r3, [r4, #16]
 8009346:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800934a:	3b01      	subs	r3, #1
 800934c:	1eb5      	subs	r5, r6, #2
 800934e:	6123      	str	r3, [r4, #16]
 8009350:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009354:	463a      	mov	r2, r7
 8009356:	4640      	mov	r0, r8
 8009358:	4798      	blx	r3
 800935a:	462e      	mov	r6, r5
 800935c:	6825      	ldr	r5, [r4, #0]
 800935e:	f015 0510 	ands.w	r5, r5, #16
 8009362:	d14d      	bne.n	8009400 <_scanf_float+0x3fc>
 8009364:	7035      	strb	r5, [r6, #0]
 8009366:	6823      	ldr	r3, [r4, #0]
 8009368:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800936c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009370:	d11a      	bne.n	80093a8 <_scanf_float+0x3a4>
 8009372:	9b01      	ldr	r3, [sp, #4]
 8009374:	454b      	cmp	r3, r9
 8009376:	eba3 0209 	sub.w	r2, r3, r9
 800937a:	d122      	bne.n	80093c2 <_scanf_float+0x3be>
 800937c:	2200      	movs	r2, #0
 800937e:	4659      	mov	r1, fp
 8009380:	4640      	mov	r0, r8
 8009382:	f000 fecb 	bl	800a11c <_strtod_r>
 8009386:	9b03      	ldr	r3, [sp, #12]
 8009388:	6821      	ldr	r1, [r4, #0]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f011 0f02 	tst.w	r1, #2
 8009390:	f103 0204 	add.w	r2, r3, #4
 8009394:	d020      	beq.n	80093d8 <_scanf_float+0x3d4>
 8009396:	9903      	ldr	r1, [sp, #12]
 8009398:	600a      	str	r2, [r1, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	ed83 0b00 	vstr	d0, [r3]
 80093a0:	68e3      	ldr	r3, [r4, #12]
 80093a2:	3301      	adds	r3, #1
 80093a4:	60e3      	str	r3, [r4, #12]
 80093a6:	e66e      	b.n	8009086 <_scanf_float+0x82>
 80093a8:	9b04      	ldr	r3, [sp, #16]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d0e6      	beq.n	800937c <_scanf_float+0x378>
 80093ae:	9905      	ldr	r1, [sp, #20]
 80093b0:	230a      	movs	r3, #10
 80093b2:	462a      	mov	r2, r5
 80093b4:	3101      	adds	r1, #1
 80093b6:	4640      	mov	r0, r8
 80093b8:	f000 ff3a 	bl	800a230 <_strtol_r>
 80093bc:	9b04      	ldr	r3, [sp, #16]
 80093be:	9e05      	ldr	r6, [sp, #20]
 80093c0:	1ac2      	subs	r2, r0, r3
 80093c2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80093c6:	429e      	cmp	r6, r3
 80093c8:	bf28      	it	cs
 80093ca:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80093ce:	490d      	ldr	r1, [pc, #52]	; (8009404 <_scanf_float+0x400>)
 80093d0:	4630      	mov	r0, r6
 80093d2:	f000 f821 	bl	8009418 <siprintf>
 80093d6:	e7d1      	b.n	800937c <_scanf_float+0x378>
 80093d8:	f011 0f04 	tst.w	r1, #4
 80093dc:	9903      	ldr	r1, [sp, #12]
 80093de:	600a      	str	r2, [r1, #0]
 80093e0:	d1db      	bne.n	800939a <_scanf_float+0x396>
 80093e2:	eeb4 0b40 	vcmp.f64	d0, d0
 80093e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093ea:	681e      	ldr	r6, [r3, #0]
 80093ec:	d705      	bvc.n	80093fa <_scanf_float+0x3f6>
 80093ee:	4806      	ldr	r0, [pc, #24]	; (8009408 <_scanf_float+0x404>)
 80093f0:	f000 f80c 	bl	800940c <nanf>
 80093f4:	ed86 0a00 	vstr	s0, [r6]
 80093f8:	e7d2      	b.n	80093a0 <_scanf_float+0x39c>
 80093fa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80093fe:	e7f9      	b.n	80093f4 <_scanf_float+0x3f0>
 8009400:	2500      	movs	r5, #0
 8009402:	e640      	b.n	8009086 <_scanf_float+0x82>
 8009404:	0800d972 	.word	0x0800d972
 8009408:	0800dca3 	.word	0x0800dca3

0800940c <nanf>:
 800940c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009414 <nanf+0x8>
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop
 8009414:	7fc00000 	.word	0x7fc00000

08009418 <siprintf>:
 8009418:	b40e      	push	{r1, r2, r3}
 800941a:	b500      	push	{lr}
 800941c:	b09c      	sub	sp, #112	; 0x70
 800941e:	ab1d      	add	r3, sp, #116	; 0x74
 8009420:	9002      	str	r0, [sp, #8]
 8009422:	9006      	str	r0, [sp, #24]
 8009424:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009428:	4809      	ldr	r0, [pc, #36]	; (8009450 <siprintf+0x38>)
 800942a:	9107      	str	r1, [sp, #28]
 800942c:	9104      	str	r1, [sp, #16]
 800942e:	4909      	ldr	r1, [pc, #36]	; (8009454 <siprintf+0x3c>)
 8009430:	f853 2b04 	ldr.w	r2, [r3], #4
 8009434:	9105      	str	r1, [sp, #20]
 8009436:	6800      	ldr	r0, [r0, #0]
 8009438:	9301      	str	r3, [sp, #4]
 800943a:	a902      	add	r1, sp, #8
 800943c:	f002 fed8 	bl	800c1f0 <_svfiprintf_r>
 8009440:	9b02      	ldr	r3, [sp, #8]
 8009442:	2200      	movs	r2, #0
 8009444:	701a      	strb	r2, [r3, #0]
 8009446:	b01c      	add	sp, #112	; 0x70
 8009448:	f85d eb04 	ldr.w	lr, [sp], #4
 800944c:	b003      	add	sp, #12
 800944e:	4770      	bx	lr
 8009450:	20000058 	.word	0x20000058
 8009454:	ffff0208 	.word	0xffff0208

08009458 <siscanf>:
 8009458:	b40e      	push	{r1, r2, r3}
 800945a:	b510      	push	{r4, lr}
 800945c:	b09f      	sub	sp, #124	; 0x7c
 800945e:	ac21      	add	r4, sp, #132	; 0x84
 8009460:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009464:	f854 2b04 	ldr.w	r2, [r4], #4
 8009468:	9201      	str	r2, [sp, #4]
 800946a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800946e:	9004      	str	r0, [sp, #16]
 8009470:	9008      	str	r0, [sp, #32]
 8009472:	f7f6 fee5 	bl	8000240 <strlen>
 8009476:	4b0c      	ldr	r3, [pc, #48]	; (80094a8 <siscanf+0x50>)
 8009478:	9005      	str	r0, [sp, #20]
 800947a:	9009      	str	r0, [sp, #36]	; 0x24
 800947c:	930d      	str	r3, [sp, #52]	; 0x34
 800947e:	480b      	ldr	r0, [pc, #44]	; (80094ac <siscanf+0x54>)
 8009480:	9a01      	ldr	r2, [sp, #4]
 8009482:	6800      	ldr	r0, [r0, #0]
 8009484:	9403      	str	r4, [sp, #12]
 8009486:	2300      	movs	r3, #0
 8009488:	9311      	str	r3, [sp, #68]	; 0x44
 800948a:	9316      	str	r3, [sp, #88]	; 0x58
 800948c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009490:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009494:	a904      	add	r1, sp, #16
 8009496:	4623      	mov	r3, r4
 8009498:	f003 f804 	bl	800c4a4 <__ssvfiscanf_r>
 800949c:	b01f      	add	sp, #124	; 0x7c
 800949e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094a2:	b003      	add	sp, #12
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	080094d3 	.word	0x080094d3
 80094ac:	20000058 	.word	0x20000058

080094b0 <__sread>:
 80094b0:	b510      	push	{r4, lr}
 80094b2:	460c      	mov	r4, r1
 80094b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094b8:	f003 fab8 	bl	800ca2c <_read_r>
 80094bc:	2800      	cmp	r0, #0
 80094be:	bfab      	itete	ge
 80094c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094c2:	89a3      	ldrhlt	r3, [r4, #12]
 80094c4:	181b      	addge	r3, r3, r0
 80094c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094ca:	bfac      	ite	ge
 80094cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80094ce:	81a3      	strhlt	r3, [r4, #12]
 80094d0:	bd10      	pop	{r4, pc}

080094d2 <__seofread>:
 80094d2:	2000      	movs	r0, #0
 80094d4:	4770      	bx	lr

080094d6 <__swrite>:
 80094d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094da:	461f      	mov	r7, r3
 80094dc:	898b      	ldrh	r3, [r1, #12]
 80094de:	05db      	lsls	r3, r3, #23
 80094e0:	4605      	mov	r5, r0
 80094e2:	460c      	mov	r4, r1
 80094e4:	4616      	mov	r6, r2
 80094e6:	d505      	bpl.n	80094f4 <__swrite+0x1e>
 80094e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094ec:	2302      	movs	r3, #2
 80094ee:	2200      	movs	r2, #0
 80094f0:	f002 f880 	bl	800b5f4 <_lseek_r>
 80094f4:	89a3      	ldrh	r3, [r4, #12]
 80094f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	4632      	mov	r2, r6
 8009502:	463b      	mov	r3, r7
 8009504:	4628      	mov	r0, r5
 8009506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800950a:	f000 becd 	b.w	800a2a8 <_write_r>

0800950e <__sseek>:
 800950e:	b510      	push	{r4, lr}
 8009510:	460c      	mov	r4, r1
 8009512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009516:	f002 f86d 	bl	800b5f4 <_lseek_r>
 800951a:	1c43      	adds	r3, r0, #1
 800951c:	89a3      	ldrh	r3, [r4, #12]
 800951e:	bf15      	itete	ne
 8009520:	6560      	strne	r0, [r4, #84]	; 0x54
 8009522:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009526:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800952a:	81a3      	strheq	r3, [r4, #12]
 800952c:	bf18      	it	ne
 800952e:	81a3      	strhne	r3, [r4, #12]
 8009530:	bd10      	pop	{r4, pc}

08009532 <__sclose>:
 8009532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009536:	f000 bec9 	b.w	800a2cc <_close_r>

0800953a <sulp>:
 800953a:	b570      	push	{r4, r5, r6, lr}
 800953c:	4604      	mov	r4, r0
 800953e:	460d      	mov	r5, r1
 8009540:	4616      	mov	r6, r2
 8009542:	ec45 4b10 	vmov	d0, r4, r5
 8009546:	f002 fbed 	bl	800bd24 <__ulp>
 800954a:	b17e      	cbz	r6, 800956c <sulp+0x32>
 800954c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009550:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009554:	2b00      	cmp	r3, #0
 8009556:	dd09      	ble.n	800956c <sulp+0x32>
 8009558:	051b      	lsls	r3, r3, #20
 800955a:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800955e:	2000      	movs	r0, #0
 8009560:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8009564:	ec41 0b17 	vmov	d7, r0, r1
 8009568:	ee20 0b07 	vmul.f64	d0, d0, d7
 800956c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009570 <_strtod_l>:
 8009570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009574:	ed2d 8b0c 	vpush	{d8-d13}
 8009578:	b09d      	sub	sp, #116	; 0x74
 800957a:	461f      	mov	r7, r3
 800957c:	2300      	movs	r3, #0
 800957e:	9318      	str	r3, [sp, #96]	; 0x60
 8009580:	4ba6      	ldr	r3, [pc, #664]	; (800981c <_strtod_l+0x2ac>)
 8009582:	9213      	str	r2, [sp, #76]	; 0x4c
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	9308      	str	r3, [sp, #32]
 8009588:	4604      	mov	r4, r0
 800958a:	4618      	mov	r0, r3
 800958c:	468a      	mov	sl, r1
 800958e:	f7f6 fe57 	bl	8000240 <strlen>
 8009592:	f04f 0800 	mov.w	r8, #0
 8009596:	4605      	mov	r5, r0
 8009598:	f04f 0900 	mov.w	r9, #0
 800959c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80095a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095a2:	781a      	ldrb	r2, [r3, #0]
 80095a4:	2a2b      	cmp	r2, #43	; 0x2b
 80095a6:	d04d      	beq.n	8009644 <_strtod_l+0xd4>
 80095a8:	d83a      	bhi.n	8009620 <_strtod_l+0xb0>
 80095aa:	2a0d      	cmp	r2, #13
 80095ac:	d833      	bhi.n	8009616 <_strtod_l+0xa6>
 80095ae:	2a08      	cmp	r2, #8
 80095b0:	d833      	bhi.n	800961a <_strtod_l+0xaa>
 80095b2:	2a00      	cmp	r2, #0
 80095b4:	d03d      	beq.n	8009632 <_strtod_l+0xc2>
 80095b6:	2300      	movs	r3, #0
 80095b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80095ba:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80095bc:	7833      	ldrb	r3, [r6, #0]
 80095be:	2b30      	cmp	r3, #48	; 0x30
 80095c0:	f040 80b6 	bne.w	8009730 <_strtod_l+0x1c0>
 80095c4:	7873      	ldrb	r3, [r6, #1]
 80095c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80095ca:	2b58      	cmp	r3, #88	; 0x58
 80095cc:	d16d      	bne.n	80096aa <_strtod_l+0x13a>
 80095ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095d0:	9301      	str	r3, [sp, #4]
 80095d2:	ab18      	add	r3, sp, #96	; 0x60
 80095d4:	9702      	str	r7, [sp, #8]
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	4a91      	ldr	r2, [pc, #580]	; (8009820 <_strtod_l+0x2b0>)
 80095da:	ab19      	add	r3, sp, #100	; 0x64
 80095dc:	a917      	add	r1, sp, #92	; 0x5c
 80095de:	4620      	mov	r0, r4
 80095e0:	f001 fcfc 	bl	800afdc <__gethex>
 80095e4:	f010 0507 	ands.w	r5, r0, #7
 80095e8:	4607      	mov	r7, r0
 80095ea:	d005      	beq.n	80095f8 <_strtod_l+0x88>
 80095ec:	2d06      	cmp	r5, #6
 80095ee:	d12b      	bne.n	8009648 <_strtod_l+0xd8>
 80095f0:	3601      	adds	r6, #1
 80095f2:	2300      	movs	r3, #0
 80095f4:	9617      	str	r6, [sp, #92]	; 0x5c
 80095f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80095f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	f040 856e 	bne.w	800a0dc <_strtod_l+0xb6c>
 8009600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009602:	b1e3      	cbz	r3, 800963e <_strtod_l+0xce>
 8009604:	ec49 8b17 	vmov	d7, r8, r9
 8009608:	eeb1 0b47 	vneg.f64	d0, d7
 800960c:	b01d      	add	sp, #116	; 0x74
 800960e:	ecbd 8b0c 	vpop	{d8-d13}
 8009612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009616:	2a20      	cmp	r2, #32
 8009618:	d1cd      	bne.n	80095b6 <_strtod_l+0x46>
 800961a:	3301      	adds	r3, #1
 800961c:	9317      	str	r3, [sp, #92]	; 0x5c
 800961e:	e7bf      	b.n	80095a0 <_strtod_l+0x30>
 8009620:	2a2d      	cmp	r2, #45	; 0x2d
 8009622:	d1c8      	bne.n	80095b6 <_strtod_l+0x46>
 8009624:	2201      	movs	r2, #1
 8009626:	920b      	str	r2, [sp, #44]	; 0x2c
 8009628:	1c5a      	adds	r2, r3, #1
 800962a:	9217      	str	r2, [sp, #92]	; 0x5c
 800962c:	785b      	ldrb	r3, [r3, #1]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1c3      	bne.n	80095ba <_strtod_l+0x4a>
 8009632:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009634:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009638:	2b00      	cmp	r3, #0
 800963a:	f040 854d 	bne.w	800a0d8 <_strtod_l+0xb68>
 800963e:	ec49 8b10 	vmov	d0, r8, r9
 8009642:	e7e3      	b.n	800960c <_strtod_l+0x9c>
 8009644:	2200      	movs	r2, #0
 8009646:	e7ee      	b.n	8009626 <_strtod_l+0xb6>
 8009648:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800964a:	b13a      	cbz	r2, 800965c <_strtod_l+0xec>
 800964c:	2135      	movs	r1, #53	; 0x35
 800964e:	a81a      	add	r0, sp, #104	; 0x68
 8009650:	f002 fc74 	bl	800bf3c <__copybits>
 8009654:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009656:	4620      	mov	r0, r4
 8009658:	f002 f838 	bl	800b6cc <_Bfree>
 800965c:	3d01      	subs	r5, #1
 800965e:	2d05      	cmp	r5, #5
 8009660:	d807      	bhi.n	8009672 <_strtod_l+0x102>
 8009662:	e8df f005 	tbb	[pc, r5]
 8009666:	0b0e      	.short	0x0b0e
 8009668:	030e1d18 	.word	0x030e1d18
 800966c:	f04f 0900 	mov.w	r9, #0
 8009670:	46c8      	mov	r8, r9
 8009672:	073b      	lsls	r3, r7, #28
 8009674:	d5c0      	bpl.n	80095f8 <_strtod_l+0x88>
 8009676:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800967a:	e7bd      	b.n	80095f8 <_strtod_l+0x88>
 800967c:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8009680:	e7f7      	b.n	8009672 <_strtod_l+0x102>
 8009682:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8009686:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009688:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800968c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009690:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009694:	e7ed      	b.n	8009672 <_strtod_l+0x102>
 8009696:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8009824 <_strtod_l+0x2b4>
 800969a:	f04f 0800 	mov.w	r8, #0
 800969e:	e7e8      	b.n	8009672 <_strtod_l+0x102>
 80096a0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80096a4:	f04f 38ff 	mov.w	r8, #4294967295
 80096a8:	e7e3      	b.n	8009672 <_strtod_l+0x102>
 80096aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096ac:	1c5a      	adds	r2, r3, #1
 80096ae:	9217      	str	r2, [sp, #92]	; 0x5c
 80096b0:	785b      	ldrb	r3, [r3, #1]
 80096b2:	2b30      	cmp	r3, #48	; 0x30
 80096b4:	d0f9      	beq.n	80096aa <_strtod_l+0x13a>
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d09e      	beq.n	80095f8 <_strtod_l+0x88>
 80096ba:	2301      	movs	r3, #1
 80096bc:	9306      	str	r3, [sp, #24]
 80096be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096c0:	930c      	str	r3, [sp, #48]	; 0x30
 80096c2:	2300      	movs	r3, #0
 80096c4:	9304      	str	r3, [sp, #16]
 80096c6:	930a      	str	r3, [sp, #40]	; 0x28
 80096c8:	461e      	mov	r6, r3
 80096ca:	220a      	movs	r2, #10
 80096cc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80096ce:	f890 b000 	ldrb.w	fp, [r0]
 80096d2:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 80096d6:	b2d9      	uxtb	r1, r3
 80096d8:	2909      	cmp	r1, #9
 80096da:	d92b      	bls.n	8009734 <_strtod_l+0x1c4>
 80096dc:	9908      	ldr	r1, [sp, #32]
 80096de:	462a      	mov	r2, r5
 80096e0:	f003 fa08 	bl	800caf4 <strncmp>
 80096e4:	2800      	cmp	r0, #0
 80096e6:	d035      	beq.n	8009754 <_strtod_l+0x1e4>
 80096e8:	2000      	movs	r0, #0
 80096ea:	465a      	mov	r2, fp
 80096ec:	4633      	mov	r3, r6
 80096ee:	4683      	mov	fp, r0
 80096f0:	4601      	mov	r1, r0
 80096f2:	2a65      	cmp	r2, #101	; 0x65
 80096f4:	d001      	beq.n	80096fa <_strtod_l+0x18a>
 80096f6:	2a45      	cmp	r2, #69	; 0x45
 80096f8:	d118      	bne.n	800972c <_strtod_l+0x1bc>
 80096fa:	b91b      	cbnz	r3, 8009704 <_strtod_l+0x194>
 80096fc:	9b06      	ldr	r3, [sp, #24]
 80096fe:	4303      	orrs	r3, r0
 8009700:	d097      	beq.n	8009632 <_strtod_l+0xc2>
 8009702:	2300      	movs	r3, #0
 8009704:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009708:	f10a 0201 	add.w	r2, sl, #1
 800970c:	9217      	str	r2, [sp, #92]	; 0x5c
 800970e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8009712:	2a2b      	cmp	r2, #43	; 0x2b
 8009714:	d077      	beq.n	8009806 <_strtod_l+0x296>
 8009716:	2a2d      	cmp	r2, #45	; 0x2d
 8009718:	d07d      	beq.n	8009816 <_strtod_l+0x2a6>
 800971a:	f04f 0e00 	mov.w	lr, #0
 800971e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009722:	2d09      	cmp	r5, #9
 8009724:	f240 8084 	bls.w	8009830 <_strtod_l+0x2c0>
 8009728:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800972c:	2500      	movs	r5, #0
 800972e:	e09f      	b.n	8009870 <_strtod_l+0x300>
 8009730:	2300      	movs	r3, #0
 8009732:	e7c3      	b.n	80096bc <_strtod_l+0x14c>
 8009734:	2e08      	cmp	r6, #8
 8009736:	bfd5      	itete	le
 8009738:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800973a:	9904      	ldrgt	r1, [sp, #16]
 800973c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009740:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009744:	f100 0001 	add.w	r0, r0, #1
 8009748:	bfd4      	ite	le
 800974a:	930a      	strle	r3, [sp, #40]	; 0x28
 800974c:	9304      	strgt	r3, [sp, #16]
 800974e:	3601      	adds	r6, #1
 8009750:	9017      	str	r0, [sp, #92]	; 0x5c
 8009752:	e7bb      	b.n	80096cc <_strtod_l+0x15c>
 8009754:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009756:	195a      	adds	r2, r3, r5
 8009758:	9217      	str	r2, [sp, #92]	; 0x5c
 800975a:	5d5a      	ldrb	r2, [r3, r5]
 800975c:	b3ae      	cbz	r6, 80097ca <_strtod_l+0x25a>
 800975e:	4683      	mov	fp, r0
 8009760:	4633      	mov	r3, r6
 8009762:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009766:	2909      	cmp	r1, #9
 8009768:	d912      	bls.n	8009790 <_strtod_l+0x220>
 800976a:	2101      	movs	r1, #1
 800976c:	e7c1      	b.n	80096f2 <_strtod_l+0x182>
 800976e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009770:	1c5a      	adds	r2, r3, #1
 8009772:	9217      	str	r2, [sp, #92]	; 0x5c
 8009774:	785a      	ldrb	r2, [r3, #1]
 8009776:	3001      	adds	r0, #1
 8009778:	2a30      	cmp	r2, #48	; 0x30
 800977a:	d0f8      	beq.n	800976e <_strtod_l+0x1fe>
 800977c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009780:	2b08      	cmp	r3, #8
 8009782:	f200 84b0 	bhi.w	800a0e6 <_strtod_l+0xb76>
 8009786:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009788:	930c      	str	r3, [sp, #48]	; 0x30
 800978a:	4683      	mov	fp, r0
 800978c:	2000      	movs	r0, #0
 800978e:	4603      	mov	r3, r0
 8009790:	3a30      	subs	r2, #48	; 0x30
 8009792:	f100 0101 	add.w	r1, r0, #1
 8009796:	d012      	beq.n	80097be <_strtod_l+0x24e>
 8009798:	448b      	add	fp, r1
 800979a:	eb00 0c03 	add.w	ip, r0, r3
 800979e:	4619      	mov	r1, r3
 80097a0:	250a      	movs	r5, #10
 80097a2:	4561      	cmp	r1, ip
 80097a4:	d113      	bne.n	80097ce <_strtod_l+0x25e>
 80097a6:	1819      	adds	r1, r3, r0
 80097a8:	2908      	cmp	r1, #8
 80097aa:	f103 0301 	add.w	r3, r3, #1
 80097ae:	4403      	add	r3, r0
 80097b0:	dc1d      	bgt.n	80097ee <_strtod_l+0x27e>
 80097b2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80097b4:	210a      	movs	r1, #10
 80097b6:	fb01 2200 	mla	r2, r1, r0, r2
 80097ba:	920a      	str	r2, [sp, #40]	; 0x28
 80097bc:	2100      	movs	r1, #0
 80097be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80097c0:	1c50      	adds	r0, r2, #1
 80097c2:	9017      	str	r0, [sp, #92]	; 0x5c
 80097c4:	7852      	ldrb	r2, [r2, #1]
 80097c6:	4608      	mov	r0, r1
 80097c8:	e7cb      	b.n	8009762 <_strtod_l+0x1f2>
 80097ca:	4630      	mov	r0, r6
 80097cc:	e7d4      	b.n	8009778 <_strtod_l+0x208>
 80097ce:	2908      	cmp	r1, #8
 80097d0:	dc04      	bgt.n	80097dc <_strtod_l+0x26c>
 80097d2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80097d4:	436f      	muls	r7, r5
 80097d6:	970a      	str	r7, [sp, #40]	; 0x28
 80097d8:	3101      	adds	r1, #1
 80097da:	e7e2      	b.n	80097a2 <_strtod_l+0x232>
 80097dc:	f101 0e01 	add.w	lr, r1, #1
 80097e0:	f1be 0f10 	cmp.w	lr, #16
 80097e4:	bfde      	ittt	le
 80097e6:	9f04      	ldrle	r7, [sp, #16]
 80097e8:	436f      	mulle	r7, r5
 80097ea:	9704      	strle	r7, [sp, #16]
 80097ec:	e7f4      	b.n	80097d8 <_strtod_l+0x268>
 80097ee:	2b10      	cmp	r3, #16
 80097f0:	bfdf      	itttt	le
 80097f2:	9804      	ldrle	r0, [sp, #16]
 80097f4:	210a      	movle	r1, #10
 80097f6:	fb01 2200 	mlale	r2, r1, r0, r2
 80097fa:	9204      	strle	r2, [sp, #16]
 80097fc:	e7de      	b.n	80097bc <_strtod_l+0x24c>
 80097fe:	f04f 0b00 	mov.w	fp, #0
 8009802:	2101      	movs	r1, #1
 8009804:	e77a      	b.n	80096fc <_strtod_l+0x18c>
 8009806:	f04f 0e00 	mov.w	lr, #0
 800980a:	f10a 0202 	add.w	r2, sl, #2
 800980e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009810:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8009814:	e783      	b.n	800971e <_strtod_l+0x1ae>
 8009816:	f04f 0e01 	mov.w	lr, #1
 800981a:	e7f6      	b.n	800980a <_strtod_l+0x29a>
 800981c:	0800dac8 	.word	0x0800dac8
 8009820:	0800d978 	.word	0x0800d978
 8009824:	7ff00000 	.word	0x7ff00000
 8009828:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800982a:	1c55      	adds	r5, r2, #1
 800982c:	9517      	str	r5, [sp, #92]	; 0x5c
 800982e:	7852      	ldrb	r2, [r2, #1]
 8009830:	2a30      	cmp	r2, #48	; 0x30
 8009832:	d0f9      	beq.n	8009828 <_strtod_l+0x2b8>
 8009834:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8009838:	2d08      	cmp	r5, #8
 800983a:	f63f af77 	bhi.w	800972c <_strtod_l+0x1bc>
 800983e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8009842:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009844:	9208      	str	r2, [sp, #32]
 8009846:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009848:	1c55      	adds	r5, r2, #1
 800984a:	9517      	str	r5, [sp, #92]	; 0x5c
 800984c:	7852      	ldrb	r2, [r2, #1]
 800984e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8009852:	2f09      	cmp	r7, #9
 8009854:	d937      	bls.n	80098c6 <_strtod_l+0x356>
 8009856:	9f08      	ldr	r7, [sp, #32]
 8009858:	1bed      	subs	r5, r5, r7
 800985a:	2d08      	cmp	r5, #8
 800985c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009860:	dc02      	bgt.n	8009868 <_strtod_l+0x2f8>
 8009862:	4565      	cmp	r5, ip
 8009864:	bfa8      	it	ge
 8009866:	4665      	movge	r5, ip
 8009868:	f1be 0f00 	cmp.w	lr, #0
 800986c:	d000      	beq.n	8009870 <_strtod_l+0x300>
 800986e:	426d      	negs	r5, r5
 8009870:	2b00      	cmp	r3, #0
 8009872:	d14f      	bne.n	8009914 <_strtod_l+0x3a4>
 8009874:	9b06      	ldr	r3, [sp, #24]
 8009876:	4303      	orrs	r3, r0
 8009878:	f47f aebe 	bne.w	80095f8 <_strtod_l+0x88>
 800987c:	2900      	cmp	r1, #0
 800987e:	f47f aed8 	bne.w	8009632 <_strtod_l+0xc2>
 8009882:	2a69      	cmp	r2, #105	; 0x69
 8009884:	d027      	beq.n	80098d6 <_strtod_l+0x366>
 8009886:	dc24      	bgt.n	80098d2 <_strtod_l+0x362>
 8009888:	2a49      	cmp	r2, #73	; 0x49
 800988a:	d024      	beq.n	80098d6 <_strtod_l+0x366>
 800988c:	2a4e      	cmp	r2, #78	; 0x4e
 800988e:	f47f aed0 	bne.w	8009632 <_strtod_l+0xc2>
 8009892:	499b      	ldr	r1, [pc, #620]	; (8009b00 <_strtod_l+0x590>)
 8009894:	a817      	add	r0, sp, #92	; 0x5c
 8009896:	f001 fdf9 	bl	800b48c <__match>
 800989a:	2800      	cmp	r0, #0
 800989c:	f43f aec9 	beq.w	8009632 <_strtod_l+0xc2>
 80098a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098a2:	781b      	ldrb	r3, [r3, #0]
 80098a4:	2b28      	cmp	r3, #40	; 0x28
 80098a6:	d12d      	bne.n	8009904 <_strtod_l+0x394>
 80098a8:	4996      	ldr	r1, [pc, #600]	; (8009b04 <_strtod_l+0x594>)
 80098aa:	aa1a      	add	r2, sp, #104	; 0x68
 80098ac:	a817      	add	r0, sp, #92	; 0x5c
 80098ae:	f001 fe01 	bl	800b4b4 <__hexnan>
 80098b2:	2805      	cmp	r0, #5
 80098b4:	d126      	bne.n	8009904 <_strtod_l+0x394>
 80098b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80098b8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80098bc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80098c0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80098c4:	e698      	b.n	80095f8 <_strtod_l+0x88>
 80098c6:	250a      	movs	r5, #10
 80098c8:	fb05 250c 	mla	r5, r5, ip, r2
 80098cc:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 80098d0:	e7b9      	b.n	8009846 <_strtod_l+0x2d6>
 80098d2:	2a6e      	cmp	r2, #110	; 0x6e
 80098d4:	e7db      	b.n	800988e <_strtod_l+0x31e>
 80098d6:	498c      	ldr	r1, [pc, #560]	; (8009b08 <_strtod_l+0x598>)
 80098d8:	a817      	add	r0, sp, #92	; 0x5c
 80098da:	f001 fdd7 	bl	800b48c <__match>
 80098de:	2800      	cmp	r0, #0
 80098e0:	f43f aea7 	beq.w	8009632 <_strtod_l+0xc2>
 80098e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098e6:	4989      	ldr	r1, [pc, #548]	; (8009b0c <_strtod_l+0x59c>)
 80098e8:	3b01      	subs	r3, #1
 80098ea:	a817      	add	r0, sp, #92	; 0x5c
 80098ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80098ee:	f001 fdcd 	bl	800b48c <__match>
 80098f2:	b910      	cbnz	r0, 80098fa <_strtod_l+0x38a>
 80098f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098f6:	3301      	adds	r3, #1
 80098f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80098fa:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8009b20 <_strtod_l+0x5b0>
 80098fe:	f04f 0800 	mov.w	r8, #0
 8009902:	e679      	b.n	80095f8 <_strtod_l+0x88>
 8009904:	4882      	ldr	r0, [pc, #520]	; (8009b10 <_strtod_l+0x5a0>)
 8009906:	f003 f8a3 	bl	800ca50 <nan>
 800990a:	ed8d 0b04 	vstr	d0, [sp, #16]
 800990e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009912:	e671      	b.n	80095f8 <_strtod_l+0x88>
 8009914:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009918:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800991c:	eba5 020b 	sub.w	r2, r5, fp
 8009920:	2e00      	cmp	r6, #0
 8009922:	bf08      	it	eq
 8009924:	461e      	moveq	r6, r3
 8009926:	2b10      	cmp	r3, #16
 8009928:	ed8d 7b08 	vstr	d7, [sp, #32]
 800992c:	9206      	str	r2, [sp, #24]
 800992e:	461a      	mov	r2, r3
 8009930:	bfa8      	it	ge
 8009932:	2210      	movge	r2, #16
 8009934:	2b09      	cmp	r3, #9
 8009936:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800993a:	dd0e      	ble.n	800995a <_strtod_l+0x3ea>
 800993c:	4975      	ldr	r1, [pc, #468]	; (8009b14 <_strtod_l+0x5a4>)
 800993e:	eddd 7a04 	vldr	s15, [sp, #16]
 8009942:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009946:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 800994a:	ed9d 5b08 	vldr	d5, [sp, #32]
 800994e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009952:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009956:	ec59 8b17 	vmov	r8, r9, d7
 800995a:	2b0f      	cmp	r3, #15
 800995c:	dc37      	bgt.n	80099ce <_strtod_l+0x45e>
 800995e:	9906      	ldr	r1, [sp, #24]
 8009960:	2900      	cmp	r1, #0
 8009962:	f43f ae49 	beq.w	80095f8 <_strtod_l+0x88>
 8009966:	dd23      	ble.n	80099b0 <_strtod_l+0x440>
 8009968:	2916      	cmp	r1, #22
 800996a:	dc0b      	bgt.n	8009984 <_strtod_l+0x414>
 800996c:	4b69      	ldr	r3, [pc, #420]	; (8009b14 <_strtod_l+0x5a4>)
 800996e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009972:	ed93 7b00 	vldr	d7, [r3]
 8009976:	ec49 8b16 	vmov	d6, r8, r9
 800997a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800997e:	ec59 8b17 	vmov	r8, r9, d7
 8009982:	e639      	b.n	80095f8 <_strtod_l+0x88>
 8009984:	9806      	ldr	r0, [sp, #24]
 8009986:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800998a:	4281      	cmp	r1, r0
 800998c:	db1f      	blt.n	80099ce <_strtod_l+0x45e>
 800998e:	4a61      	ldr	r2, [pc, #388]	; (8009b14 <_strtod_l+0x5a4>)
 8009990:	f1c3 030f 	rsb	r3, r3, #15
 8009994:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009998:	ed91 7b00 	vldr	d7, [r1]
 800999c:	ec49 8b16 	vmov	d6, r8, r9
 80099a0:	1ac3      	subs	r3, r0, r3
 80099a2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80099a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80099aa:	ed92 6b00 	vldr	d6, [r2]
 80099ae:	e7e4      	b.n	800997a <_strtod_l+0x40a>
 80099b0:	9906      	ldr	r1, [sp, #24]
 80099b2:	3116      	adds	r1, #22
 80099b4:	db0b      	blt.n	80099ce <_strtod_l+0x45e>
 80099b6:	4b57      	ldr	r3, [pc, #348]	; (8009b14 <_strtod_l+0x5a4>)
 80099b8:	ebab 0505 	sub.w	r5, fp, r5
 80099bc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80099c0:	ed95 7b00 	vldr	d7, [r5]
 80099c4:	ec49 8b16 	vmov	d6, r8, r9
 80099c8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80099cc:	e7d7      	b.n	800997e <_strtod_l+0x40e>
 80099ce:	9906      	ldr	r1, [sp, #24]
 80099d0:	1a9a      	subs	r2, r3, r2
 80099d2:	440a      	add	r2, r1
 80099d4:	2a00      	cmp	r2, #0
 80099d6:	dd74      	ble.n	8009ac2 <_strtod_l+0x552>
 80099d8:	f012 000f 	ands.w	r0, r2, #15
 80099dc:	d00a      	beq.n	80099f4 <_strtod_l+0x484>
 80099de:	494d      	ldr	r1, [pc, #308]	; (8009b14 <_strtod_l+0x5a4>)
 80099e0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80099e4:	ed91 7b00 	vldr	d7, [r1]
 80099e8:	ec49 8b16 	vmov	d6, r8, r9
 80099ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80099f0:	ec59 8b17 	vmov	r8, r9, d7
 80099f4:	f032 020f 	bics.w	r2, r2, #15
 80099f8:	d04f      	beq.n	8009a9a <_strtod_l+0x52a>
 80099fa:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80099fe:	dd22      	ble.n	8009a46 <_strtod_l+0x4d6>
 8009a00:	2500      	movs	r5, #0
 8009a02:	462e      	mov	r6, r5
 8009a04:	950a      	str	r5, [sp, #40]	; 0x28
 8009a06:	462f      	mov	r7, r5
 8009a08:	2322      	movs	r3, #34	; 0x22
 8009a0a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8009b20 <_strtod_l+0x5b0>
 8009a0e:	6023      	str	r3, [r4, #0]
 8009a10:	f04f 0800 	mov.w	r8, #0
 8009a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f43f adee 	beq.w	80095f8 <_strtod_l+0x88>
 8009a1c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a1e:	4620      	mov	r0, r4
 8009a20:	f001 fe54 	bl	800b6cc <_Bfree>
 8009a24:	4639      	mov	r1, r7
 8009a26:	4620      	mov	r0, r4
 8009a28:	f001 fe50 	bl	800b6cc <_Bfree>
 8009a2c:	4631      	mov	r1, r6
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f001 fe4c 	bl	800b6cc <_Bfree>
 8009a34:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009a36:	4620      	mov	r0, r4
 8009a38:	f001 fe48 	bl	800b6cc <_Bfree>
 8009a3c:	4629      	mov	r1, r5
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f001 fe44 	bl	800b6cc <_Bfree>
 8009a44:	e5d8      	b.n	80095f8 <_strtod_l+0x88>
 8009a46:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8009a4a:	2000      	movs	r0, #0
 8009a4c:	4f32      	ldr	r7, [pc, #200]	; (8009b18 <_strtod_l+0x5a8>)
 8009a4e:	1112      	asrs	r2, r2, #4
 8009a50:	4601      	mov	r1, r0
 8009a52:	2a01      	cmp	r2, #1
 8009a54:	dc24      	bgt.n	8009aa0 <_strtod_l+0x530>
 8009a56:	b108      	cbz	r0, 8009a5c <_strtod_l+0x4ec>
 8009a58:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a5c:	4a2e      	ldr	r2, [pc, #184]	; (8009b18 <_strtod_l+0x5a8>)
 8009a5e:	482f      	ldr	r0, [pc, #188]	; (8009b1c <_strtod_l+0x5ac>)
 8009a60:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8009a64:	ed91 7b00 	vldr	d7, [r1]
 8009a68:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009a6c:	ec49 8b16 	vmov	d6, r8, r9
 8009a70:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009a74:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a78:	9905      	ldr	r1, [sp, #20]
 8009a7a:	4a29      	ldr	r2, [pc, #164]	; (8009b20 <_strtod_l+0x5b0>)
 8009a7c:	400a      	ands	r2, r1
 8009a7e:	4282      	cmp	r2, r0
 8009a80:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a84:	d8bc      	bhi.n	8009a00 <_strtod_l+0x490>
 8009a86:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8009a8a:	4282      	cmp	r2, r0
 8009a8c:	bf86      	itte	hi
 8009a8e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8009b24 <_strtod_l+0x5b4>
 8009a92:	f04f 38ff 	movhi.w	r8, #4294967295
 8009a96:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	9204      	str	r2, [sp, #16]
 8009a9e:	e07f      	b.n	8009ba0 <_strtod_l+0x630>
 8009aa0:	f012 0f01 	tst.w	r2, #1
 8009aa4:	d00a      	beq.n	8009abc <_strtod_l+0x54c>
 8009aa6:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8009aaa:	ed90 7b00 	vldr	d7, [r0]
 8009aae:	ed9d 6b04 	vldr	d6, [sp, #16]
 8009ab2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009ab6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009aba:	2001      	movs	r0, #1
 8009abc:	3101      	adds	r1, #1
 8009abe:	1052      	asrs	r2, r2, #1
 8009ac0:	e7c7      	b.n	8009a52 <_strtod_l+0x4e2>
 8009ac2:	d0ea      	beq.n	8009a9a <_strtod_l+0x52a>
 8009ac4:	4252      	negs	r2, r2
 8009ac6:	f012 000f 	ands.w	r0, r2, #15
 8009aca:	d00a      	beq.n	8009ae2 <_strtod_l+0x572>
 8009acc:	4911      	ldr	r1, [pc, #68]	; (8009b14 <_strtod_l+0x5a4>)
 8009ace:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009ad2:	ed91 7b00 	vldr	d7, [r1]
 8009ad6:	ec49 8b16 	vmov	d6, r8, r9
 8009ada:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009ade:	ec59 8b17 	vmov	r8, r9, d7
 8009ae2:	1112      	asrs	r2, r2, #4
 8009ae4:	d0d9      	beq.n	8009a9a <_strtod_l+0x52a>
 8009ae6:	2a1f      	cmp	r2, #31
 8009ae8:	dd1e      	ble.n	8009b28 <_strtod_l+0x5b8>
 8009aea:	2500      	movs	r5, #0
 8009aec:	462e      	mov	r6, r5
 8009aee:	950a      	str	r5, [sp, #40]	; 0x28
 8009af0:	462f      	mov	r7, r5
 8009af2:	2322      	movs	r3, #34	; 0x22
 8009af4:	f04f 0800 	mov.w	r8, #0
 8009af8:	f04f 0900 	mov.w	r9, #0
 8009afc:	6023      	str	r3, [r4, #0]
 8009afe:	e789      	b.n	8009a14 <_strtod_l+0x4a4>
 8009b00:	0800d94d 	.word	0x0800d94d
 8009b04:	0800d98c 	.word	0x0800d98c
 8009b08:	0800d945 	.word	0x0800d945
 8009b0c:	0800d9cb 	.word	0x0800d9cb
 8009b10:	0800dca3 	.word	0x0800dca3
 8009b14:	0800db68 	.word	0x0800db68
 8009b18:	0800db40 	.word	0x0800db40
 8009b1c:	7ca00000 	.word	0x7ca00000
 8009b20:	7ff00000 	.word	0x7ff00000
 8009b24:	7fefffff 	.word	0x7fefffff
 8009b28:	f012 0110 	ands.w	r1, r2, #16
 8009b2c:	bf18      	it	ne
 8009b2e:	216a      	movne	r1, #106	; 0x6a
 8009b30:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009b34:	9104      	str	r1, [sp, #16]
 8009b36:	49c0      	ldr	r1, [pc, #768]	; (8009e38 <_strtod_l+0x8c8>)
 8009b38:	2000      	movs	r0, #0
 8009b3a:	07d7      	lsls	r7, r2, #31
 8009b3c:	d508      	bpl.n	8009b50 <_strtod_l+0x5e0>
 8009b3e:	ed9d 6b08 	vldr	d6, [sp, #32]
 8009b42:	ed91 7b00 	vldr	d7, [r1]
 8009b46:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009b4a:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009b4e:	2001      	movs	r0, #1
 8009b50:	1052      	asrs	r2, r2, #1
 8009b52:	f101 0108 	add.w	r1, r1, #8
 8009b56:	d1f0      	bne.n	8009b3a <_strtod_l+0x5ca>
 8009b58:	b108      	cbz	r0, 8009b5e <_strtod_l+0x5ee>
 8009b5a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8009b5e:	9a04      	ldr	r2, [sp, #16]
 8009b60:	b1ba      	cbz	r2, 8009b92 <_strtod_l+0x622>
 8009b62:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009b66:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8009b6a:	2a00      	cmp	r2, #0
 8009b6c:	4649      	mov	r1, r9
 8009b6e:	dd10      	ble.n	8009b92 <_strtod_l+0x622>
 8009b70:	2a1f      	cmp	r2, #31
 8009b72:	f340 8132 	ble.w	8009dda <_strtod_l+0x86a>
 8009b76:	2a34      	cmp	r2, #52	; 0x34
 8009b78:	bfde      	ittt	le
 8009b7a:	3a20      	suble	r2, #32
 8009b7c:	f04f 30ff 	movle.w	r0, #4294967295
 8009b80:	fa00 f202 	lslle.w	r2, r0, r2
 8009b84:	f04f 0800 	mov.w	r8, #0
 8009b88:	bfcc      	ite	gt
 8009b8a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009b8e:	ea02 0901 	andle.w	r9, r2, r1
 8009b92:	ec49 8b17 	vmov	d7, r8, r9
 8009b96:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b9e:	d0a4      	beq.n	8009aea <_strtod_l+0x57a>
 8009ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ba2:	9200      	str	r2, [sp, #0]
 8009ba4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009ba6:	4632      	mov	r2, r6
 8009ba8:	4620      	mov	r0, r4
 8009baa:	f001 fdfb 	bl	800b7a4 <__s2b>
 8009bae:	900a      	str	r0, [sp, #40]	; 0x28
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	f43f af25 	beq.w	8009a00 <_strtod_l+0x490>
 8009bb6:	9b06      	ldr	r3, [sp, #24]
 8009bb8:	ebab 0505 	sub.w	r5, fp, r5
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	bfb4      	ite	lt
 8009bc0:	462b      	movlt	r3, r5
 8009bc2:	2300      	movge	r3, #0
 8009bc4:	930c      	str	r3, [sp, #48]	; 0x30
 8009bc6:	9b06      	ldr	r3, [sp, #24]
 8009bc8:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8009e20 <_strtod_l+0x8b0>
 8009bcc:	ed9f ab96 	vldr	d10, [pc, #600]	; 8009e28 <_strtod_l+0x8b8>
 8009bd0:	ed9f bb97 	vldr	d11, [pc, #604]	; 8009e30 <_strtod_l+0x8c0>
 8009bd4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009bd8:	2500      	movs	r5, #0
 8009bda:	9312      	str	r3, [sp, #72]	; 0x48
 8009bdc:	462e      	mov	r6, r5
 8009bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009be0:	4620      	mov	r0, r4
 8009be2:	6859      	ldr	r1, [r3, #4]
 8009be4:	f001 fd32 	bl	800b64c <_Balloc>
 8009be8:	4607      	mov	r7, r0
 8009bea:	2800      	cmp	r0, #0
 8009bec:	f43f af0c 	beq.w	8009a08 <_strtod_l+0x498>
 8009bf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bf2:	691a      	ldr	r2, [r3, #16]
 8009bf4:	3202      	adds	r2, #2
 8009bf6:	f103 010c 	add.w	r1, r3, #12
 8009bfa:	0092      	lsls	r2, r2, #2
 8009bfc:	300c      	adds	r0, #12
 8009bfe:	f7fe fda9 	bl	8008754 <memcpy>
 8009c02:	ec49 8b10 	vmov	d0, r8, r9
 8009c06:	aa1a      	add	r2, sp, #104	; 0x68
 8009c08:	a919      	add	r1, sp, #100	; 0x64
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009c10:	f002 f904 	bl	800be1c <__d2b>
 8009c14:	9018      	str	r0, [sp, #96]	; 0x60
 8009c16:	2800      	cmp	r0, #0
 8009c18:	f43f aef6 	beq.w	8009a08 <_strtod_l+0x498>
 8009c1c:	2101      	movs	r1, #1
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f001 fe5a 	bl	800b8d8 <__i2b>
 8009c24:	4606      	mov	r6, r0
 8009c26:	2800      	cmp	r0, #0
 8009c28:	f43f aeee 	beq.w	8009a08 <_strtod_l+0x498>
 8009c2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c2e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	bfab      	itete	ge
 8009c34:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009c36:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009c38:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 8009c3c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8009c40:	bfac      	ite	ge
 8009c42:	eb03 0b02 	addge.w	fp, r3, r2
 8009c46:	eba2 0a03 	sublt.w	sl, r2, r3
 8009c4a:	9a04      	ldr	r2, [sp, #16]
 8009c4c:	1a9b      	subs	r3, r3, r2
 8009c4e:	440b      	add	r3, r1
 8009c50:	4a7a      	ldr	r2, [pc, #488]	; (8009e3c <_strtod_l+0x8cc>)
 8009c52:	3b01      	subs	r3, #1
 8009c54:	4293      	cmp	r3, r2
 8009c56:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8009c5a:	f280 80d1 	bge.w	8009e00 <_strtod_l+0x890>
 8009c5e:	1ad2      	subs	r2, r2, r3
 8009c60:	2a1f      	cmp	r2, #31
 8009c62:	eba1 0102 	sub.w	r1, r1, r2
 8009c66:	f04f 0001 	mov.w	r0, #1
 8009c6a:	f300 80bd 	bgt.w	8009de8 <_strtod_l+0x878>
 8009c6e:	fa00 f302 	lsl.w	r3, r0, r2
 8009c72:	930e      	str	r3, [sp, #56]	; 0x38
 8009c74:	2300      	movs	r3, #0
 8009c76:	930d      	str	r3, [sp, #52]	; 0x34
 8009c78:	eb0b 0301 	add.w	r3, fp, r1
 8009c7c:	9a04      	ldr	r2, [sp, #16]
 8009c7e:	459b      	cmp	fp, r3
 8009c80:	448a      	add	sl, r1
 8009c82:	4492      	add	sl, r2
 8009c84:	465a      	mov	r2, fp
 8009c86:	bfa8      	it	ge
 8009c88:	461a      	movge	r2, r3
 8009c8a:	4552      	cmp	r2, sl
 8009c8c:	bfa8      	it	ge
 8009c8e:	4652      	movge	r2, sl
 8009c90:	2a00      	cmp	r2, #0
 8009c92:	bfc2      	ittt	gt
 8009c94:	1a9b      	subgt	r3, r3, r2
 8009c96:	ebaa 0a02 	subgt.w	sl, sl, r2
 8009c9a:	ebab 0b02 	subgt.w	fp, fp, r2
 8009c9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ca0:	2a00      	cmp	r2, #0
 8009ca2:	dd18      	ble.n	8009cd6 <_strtod_l+0x766>
 8009ca4:	4631      	mov	r1, r6
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	9315      	str	r3, [sp, #84]	; 0x54
 8009caa:	f001 fed1 	bl	800ba50 <__pow5mult>
 8009cae:	4606      	mov	r6, r0
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	f43f aea9 	beq.w	8009a08 <_strtod_l+0x498>
 8009cb6:	4601      	mov	r1, r0
 8009cb8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f001 fe22 	bl	800b904 <__multiply>
 8009cc0:	9014      	str	r0, [sp, #80]	; 0x50
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	f43f aea0 	beq.w	8009a08 <_strtod_l+0x498>
 8009cc8:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f001 fcfe 	bl	800b6cc <_Bfree>
 8009cd0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009cd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cd4:	9218      	str	r2, [sp, #96]	; 0x60
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f300 8097 	bgt.w	8009e0a <_strtod_l+0x89a>
 8009cdc:	9b06      	ldr	r3, [sp, #24]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	dd08      	ble.n	8009cf4 <_strtod_l+0x784>
 8009ce2:	4639      	mov	r1, r7
 8009ce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f001 feb2 	bl	800ba50 <__pow5mult>
 8009cec:	4607      	mov	r7, r0
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	f43f ae8a 	beq.w	8009a08 <_strtod_l+0x498>
 8009cf4:	f1ba 0f00 	cmp.w	sl, #0
 8009cf8:	dd08      	ble.n	8009d0c <_strtod_l+0x79c>
 8009cfa:	4639      	mov	r1, r7
 8009cfc:	4652      	mov	r2, sl
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f001 ff00 	bl	800bb04 <__lshift>
 8009d04:	4607      	mov	r7, r0
 8009d06:	2800      	cmp	r0, #0
 8009d08:	f43f ae7e 	beq.w	8009a08 <_strtod_l+0x498>
 8009d0c:	f1bb 0f00 	cmp.w	fp, #0
 8009d10:	dd08      	ble.n	8009d24 <_strtod_l+0x7b4>
 8009d12:	4631      	mov	r1, r6
 8009d14:	465a      	mov	r2, fp
 8009d16:	4620      	mov	r0, r4
 8009d18:	f001 fef4 	bl	800bb04 <__lshift>
 8009d1c:	4606      	mov	r6, r0
 8009d1e:	2800      	cmp	r0, #0
 8009d20:	f43f ae72 	beq.w	8009a08 <_strtod_l+0x498>
 8009d24:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009d26:	463a      	mov	r2, r7
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f001 ff73 	bl	800bc14 <__mdiff>
 8009d2e:	4605      	mov	r5, r0
 8009d30:	2800      	cmp	r0, #0
 8009d32:	f43f ae69 	beq.w	8009a08 <_strtod_l+0x498>
 8009d36:	2300      	movs	r3, #0
 8009d38:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8009d3c:	60c3      	str	r3, [r0, #12]
 8009d3e:	4631      	mov	r1, r6
 8009d40:	f001 ff4c 	bl	800bbdc <__mcmp>
 8009d44:	2800      	cmp	r0, #0
 8009d46:	da7f      	bge.n	8009e48 <_strtod_l+0x8d8>
 8009d48:	ea5a 0308 	orrs.w	r3, sl, r8
 8009d4c:	f040 80a5 	bne.w	8009e9a <_strtod_l+0x92a>
 8009d50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	f040 80a0 	bne.w	8009e9a <_strtod_l+0x92a>
 8009d5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009d5e:	0d1b      	lsrs	r3, r3, #20
 8009d60:	051b      	lsls	r3, r3, #20
 8009d62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009d66:	f240 8098 	bls.w	8009e9a <_strtod_l+0x92a>
 8009d6a:	696b      	ldr	r3, [r5, #20]
 8009d6c:	b91b      	cbnz	r3, 8009d76 <_strtod_l+0x806>
 8009d6e:	692b      	ldr	r3, [r5, #16]
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	f340 8092 	ble.w	8009e9a <_strtod_l+0x92a>
 8009d76:	4629      	mov	r1, r5
 8009d78:	2201      	movs	r2, #1
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f001 fec2 	bl	800bb04 <__lshift>
 8009d80:	4631      	mov	r1, r6
 8009d82:	4605      	mov	r5, r0
 8009d84:	f001 ff2a 	bl	800bbdc <__mcmp>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	f340 8086 	ble.w	8009e9a <_strtod_l+0x92a>
 8009d8e:	9904      	ldr	r1, [sp, #16]
 8009d90:	4a2b      	ldr	r2, [pc, #172]	; (8009e40 <_strtod_l+0x8d0>)
 8009d92:	464b      	mov	r3, r9
 8009d94:	2900      	cmp	r1, #0
 8009d96:	f000 80a1 	beq.w	8009edc <_strtod_l+0x96c>
 8009d9a:	ea02 0109 	and.w	r1, r2, r9
 8009d9e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009da2:	f300 809b 	bgt.w	8009edc <_strtod_l+0x96c>
 8009da6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009daa:	f77f aea2 	ble.w	8009af2 <_strtod_l+0x582>
 8009dae:	4a25      	ldr	r2, [pc, #148]	; (8009e44 <_strtod_l+0x8d4>)
 8009db0:	2300      	movs	r3, #0
 8009db2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8009db6:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8009dba:	ec49 8b17 	vmov	d7, r8, r9
 8009dbe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009dc2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009dc6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	bf08      	it	eq
 8009dce:	2322      	moveq	r3, #34	; 0x22
 8009dd0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009dd4:	bf08      	it	eq
 8009dd6:	6023      	streq	r3, [r4, #0]
 8009dd8:	e620      	b.n	8009a1c <_strtod_l+0x4ac>
 8009dda:	f04f 31ff 	mov.w	r1, #4294967295
 8009dde:	fa01 f202 	lsl.w	r2, r1, r2
 8009de2:	ea02 0808 	and.w	r8, r2, r8
 8009de6:	e6d4      	b.n	8009b92 <_strtod_l+0x622>
 8009de8:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8009dec:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009df0:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009df4:	33e2      	adds	r3, #226	; 0xe2
 8009df6:	fa00 f303 	lsl.w	r3, r0, r3
 8009dfa:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8009dfe:	e73b      	b.n	8009c78 <_strtod_l+0x708>
 8009e00:	2000      	movs	r0, #0
 8009e02:	2301      	movs	r3, #1
 8009e04:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8009e08:	e736      	b.n	8009c78 <_strtod_l+0x708>
 8009e0a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	4620      	mov	r0, r4
 8009e10:	f001 fe78 	bl	800bb04 <__lshift>
 8009e14:	9018      	str	r0, [sp, #96]	; 0x60
 8009e16:	2800      	cmp	r0, #0
 8009e18:	f47f af60 	bne.w	8009cdc <_strtod_l+0x76c>
 8009e1c:	e5f4      	b.n	8009a08 <_strtod_l+0x498>
 8009e1e:	bf00      	nop
 8009e20:	94a03595 	.word	0x94a03595
 8009e24:	3fcfffff 	.word	0x3fcfffff
 8009e28:	94a03595 	.word	0x94a03595
 8009e2c:	3fdfffff 	.word	0x3fdfffff
 8009e30:	35afe535 	.word	0x35afe535
 8009e34:	3fe00000 	.word	0x3fe00000
 8009e38:	0800d9a0 	.word	0x0800d9a0
 8009e3c:	fffffc02 	.word	0xfffffc02
 8009e40:	7ff00000 	.word	0x7ff00000
 8009e44:	39500000 	.word	0x39500000
 8009e48:	46cb      	mov	fp, r9
 8009e4a:	d165      	bne.n	8009f18 <_strtod_l+0x9a8>
 8009e4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e50:	f1ba 0f00 	cmp.w	sl, #0
 8009e54:	d02a      	beq.n	8009eac <_strtod_l+0x93c>
 8009e56:	4aaa      	ldr	r2, [pc, #680]	; (800a100 <_strtod_l+0xb90>)
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d12b      	bne.n	8009eb4 <_strtod_l+0x944>
 8009e5c:	9b04      	ldr	r3, [sp, #16]
 8009e5e:	4641      	mov	r1, r8
 8009e60:	b1fb      	cbz	r3, 8009ea2 <_strtod_l+0x932>
 8009e62:	4aa8      	ldr	r2, [pc, #672]	; (800a104 <_strtod_l+0xb94>)
 8009e64:	ea09 0202 	and.w	r2, r9, r2
 8009e68:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e70:	d81a      	bhi.n	8009ea8 <_strtod_l+0x938>
 8009e72:	0d12      	lsrs	r2, r2, #20
 8009e74:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009e78:	fa00 f303 	lsl.w	r3, r0, r3
 8009e7c:	4299      	cmp	r1, r3
 8009e7e:	d119      	bne.n	8009eb4 <_strtod_l+0x944>
 8009e80:	4ba1      	ldr	r3, [pc, #644]	; (800a108 <_strtod_l+0xb98>)
 8009e82:	459b      	cmp	fp, r3
 8009e84:	d102      	bne.n	8009e8c <_strtod_l+0x91c>
 8009e86:	3101      	adds	r1, #1
 8009e88:	f43f adbe 	beq.w	8009a08 <_strtod_l+0x498>
 8009e8c:	4b9d      	ldr	r3, [pc, #628]	; (800a104 <_strtod_l+0xb94>)
 8009e8e:	ea0b 0303 	and.w	r3, fp, r3
 8009e92:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009e96:	f04f 0800 	mov.w	r8, #0
 8009e9a:	9b04      	ldr	r3, [sp, #16]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d186      	bne.n	8009dae <_strtod_l+0x83e>
 8009ea0:	e5bc      	b.n	8009a1c <_strtod_l+0x4ac>
 8009ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ea6:	e7e9      	b.n	8009e7c <_strtod_l+0x90c>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	e7e7      	b.n	8009e7c <_strtod_l+0x90c>
 8009eac:	ea53 0308 	orrs.w	r3, r3, r8
 8009eb0:	f43f af6d 	beq.w	8009d8e <_strtod_l+0x81e>
 8009eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009eb6:	b1db      	cbz	r3, 8009ef0 <_strtod_l+0x980>
 8009eb8:	ea13 0f0b 	tst.w	r3, fp
 8009ebc:	d0ed      	beq.n	8009e9a <_strtod_l+0x92a>
 8009ebe:	9a04      	ldr	r2, [sp, #16]
 8009ec0:	4640      	mov	r0, r8
 8009ec2:	4649      	mov	r1, r9
 8009ec4:	f1ba 0f00 	cmp.w	sl, #0
 8009ec8:	d016      	beq.n	8009ef8 <_strtod_l+0x988>
 8009eca:	f7ff fb36 	bl	800953a <sulp>
 8009ece:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009ed2:	ee37 7b00 	vadd.f64	d7, d7, d0
 8009ed6:	ec59 8b17 	vmov	r8, r9, d7
 8009eda:	e7de      	b.n	8009e9a <_strtod_l+0x92a>
 8009edc:	4013      	ands	r3, r2
 8009ede:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009ee2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009ee6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009eea:	f04f 38ff 	mov.w	r8, #4294967295
 8009eee:	e7d4      	b.n	8009e9a <_strtod_l+0x92a>
 8009ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ef2:	ea13 0f08 	tst.w	r3, r8
 8009ef6:	e7e1      	b.n	8009ebc <_strtod_l+0x94c>
 8009ef8:	f7ff fb1f 	bl	800953a <sulp>
 8009efc:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009f00:	ee37 7b40 	vsub.f64	d7, d7, d0
 8009f04:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f08:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f10:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8009f14:	d1c1      	bne.n	8009e9a <_strtod_l+0x92a>
 8009f16:	e5ec      	b.n	8009af2 <_strtod_l+0x582>
 8009f18:	4631      	mov	r1, r6
 8009f1a:	4628      	mov	r0, r5
 8009f1c:	f001 ffda 	bl	800bed4 <__ratio>
 8009f20:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8009f24:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f2c:	d867      	bhi.n	8009ffe <_strtod_l+0xa8e>
 8009f2e:	f1ba 0f00 	cmp.w	sl, #0
 8009f32:	d044      	beq.n	8009fbe <_strtod_l+0xa4e>
 8009f34:	4b75      	ldr	r3, [pc, #468]	; (800a10c <_strtod_l+0xb9c>)
 8009f36:	2200      	movs	r2, #0
 8009f38:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8009f3c:	4971      	ldr	r1, [pc, #452]	; (800a104 <_strtod_l+0xb94>)
 8009f3e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800a118 <_strtod_l+0xba8>
 8009f42:	ea0b 0001 	and.w	r0, fp, r1
 8009f46:	4560      	cmp	r0, ip
 8009f48:	900d      	str	r0, [sp, #52]	; 0x34
 8009f4a:	f040 808b 	bne.w	800a064 <_strtod_l+0xaf4>
 8009f4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f52:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8009f56:	ec49 8b10 	vmov	d0, r8, r9
 8009f5a:	ec43 2b1c 	vmov	d12, r2, r3
 8009f5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009f62:	f001 fedf 	bl	800bd24 <__ulp>
 8009f66:	ec49 8b1d 	vmov	d13, r8, r9
 8009f6a:	eeac db00 	vfma.f64	d13, d12, d0
 8009f6e:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 8009f72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f74:	4963      	ldr	r1, [pc, #396]	; (800a104 <_strtod_l+0xb94>)
 8009f76:	4a66      	ldr	r2, [pc, #408]	; (800a110 <_strtod_l+0xba0>)
 8009f78:	4019      	ands	r1, r3
 8009f7a:	4291      	cmp	r1, r2
 8009f7c:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8009f80:	d947      	bls.n	800a012 <_strtod_l+0xaa2>
 8009f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f84:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d103      	bne.n	8009f94 <_strtod_l+0xa24>
 8009f8c:	9b08      	ldr	r3, [sp, #32]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	f43f ad3a 	beq.w	8009a08 <_strtod_l+0x498>
 8009f94:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800a108 <_strtod_l+0xb98>
 8009f98:	f04f 38ff 	mov.w	r8, #4294967295
 8009f9c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	f001 fb94 	bl	800b6cc <_Bfree>
 8009fa4:	4639      	mov	r1, r7
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	f001 fb90 	bl	800b6cc <_Bfree>
 8009fac:	4631      	mov	r1, r6
 8009fae:	4620      	mov	r0, r4
 8009fb0:	f001 fb8c 	bl	800b6cc <_Bfree>
 8009fb4:	4629      	mov	r1, r5
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	f001 fb88 	bl	800b6cc <_Bfree>
 8009fbc:	e60f      	b.n	8009bde <_strtod_l+0x66e>
 8009fbe:	f1b8 0f00 	cmp.w	r8, #0
 8009fc2:	d112      	bne.n	8009fea <_strtod_l+0xa7a>
 8009fc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009fc8:	b9b3      	cbnz	r3, 8009ff8 <_strtod_l+0xa88>
 8009fca:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8009fce:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd6:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009fda:	d401      	bmi.n	8009fe0 <_strtod_l+0xa70>
 8009fdc:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009fe0:	eeb1 7b48 	vneg.f64	d7, d8
 8009fe4:	ec53 2b17 	vmov	r2, r3, d7
 8009fe8:	e7a8      	b.n	8009f3c <_strtod_l+0x9cc>
 8009fea:	f1b8 0f01 	cmp.w	r8, #1
 8009fee:	d103      	bne.n	8009ff8 <_strtod_l+0xa88>
 8009ff0:	f1b9 0f00 	cmp.w	r9, #0
 8009ff4:	f43f ad7d 	beq.w	8009af2 <_strtod_l+0x582>
 8009ff8:	4b46      	ldr	r3, [pc, #280]	; (800a114 <_strtod_l+0xba4>)
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	e79c      	b.n	8009f38 <_strtod_l+0x9c8>
 8009ffe:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a002:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a006:	f1ba 0f00 	cmp.w	sl, #0
 800a00a:	d0e9      	beq.n	8009fe0 <_strtod_l+0xa70>
 800a00c:	ec53 2b18 	vmov	r2, r3, d8
 800a010:	e794      	b.n	8009f3c <_strtod_l+0x9cc>
 800a012:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a016:	9b04      	ldr	r3, [sp, #16]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d1bf      	bne.n	8009f9c <_strtod_l+0xa2c>
 800a01c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a020:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a022:	0d1b      	lsrs	r3, r3, #20
 800a024:	051b      	lsls	r3, r3, #20
 800a026:	429a      	cmp	r2, r3
 800a028:	d1b8      	bne.n	8009f9c <_strtod_l+0xa2c>
 800a02a:	ec51 0b18 	vmov	r0, r1, d8
 800a02e:	f7f6 fb33 	bl	8000698 <__aeabi_d2lz>
 800a032:	f7f6 faeb 	bl	800060c <__aeabi_l2d>
 800a036:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a03a:	ec41 0b17 	vmov	d7, r0, r1
 800a03e:	ea43 0308 	orr.w	r3, r3, r8
 800a042:	ea53 030a 	orrs.w	r3, r3, sl
 800a046:	ee38 8b47 	vsub.f64	d8, d8, d7
 800a04a:	d03e      	beq.n	800a0ca <_strtod_l+0xb5a>
 800a04c:	eeb4 8bca 	vcmpe.f64	d8, d10
 800a050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a054:	f53f ace2 	bmi.w	8009a1c <_strtod_l+0x4ac>
 800a058:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800a05c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a060:	dd9c      	ble.n	8009f9c <_strtod_l+0xa2c>
 800a062:	e4db      	b.n	8009a1c <_strtod_l+0x4ac>
 800a064:	9904      	ldr	r1, [sp, #16]
 800a066:	b301      	cbz	r1, 800a0aa <_strtod_l+0xb3a>
 800a068:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a06a:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800a06e:	d81c      	bhi.n	800a0aa <_strtod_l+0xb3a>
 800a070:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800a0f8 <_strtod_l+0xb88>
 800a074:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a07c:	d811      	bhi.n	800a0a2 <_strtod_l+0xb32>
 800a07e:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800a082:	ee18 3a10 	vmov	r3, s16
 800a086:	2b01      	cmp	r3, #1
 800a088:	bf38      	it	cc
 800a08a:	2301      	movcc	r3, #1
 800a08c:	ee08 3a10 	vmov	s16, r3
 800a090:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800a094:	f1ba 0f00 	cmp.w	sl, #0
 800a098:	d114      	bne.n	800a0c4 <_strtod_l+0xb54>
 800a09a:	eeb1 7b48 	vneg.f64	d7, d8
 800a09e:	ec53 2b17 	vmov	r2, r3, d7
 800a0a2:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a0a4:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800a0a8:	1a0b      	subs	r3, r1, r0
 800a0aa:	ed9d 0b08 	vldr	d0, [sp, #32]
 800a0ae:	ec43 2b1c 	vmov	d12, r2, r3
 800a0b2:	f001 fe37 	bl	800bd24 <__ulp>
 800a0b6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a0ba:	eeac 7b00 	vfma.f64	d7, d12, d0
 800a0be:	ec59 8b17 	vmov	r8, r9, d7
 800a0c2:	e7a8      	b.n	800a016 <_strtod_l+0xaa6>
 800a0c4:	ec53 2b18 	vmov	r2, r3, d8
 800a0c8:	e7eb      	b.n	800a0a2 <_strtod_l+0xb32>
 800a0ca:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a0ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0d2:	f57f af63 	bpl.w	8009f9c <_strtod_l+0xa2c>
 800a0d6:	e4a1      	b.n	8009a1c <_strtod_l+0x4ac>
 800a0d8:	2300      	movs	r3, #0
 800a0da:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a0de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0e0:	6013      	str	r3, [r2, #0]
 800a0e2:	f7ff ba8d 	b.w	8009600 <_strtod_l+0x90>
 800a0e6:	2a65      	cmp	r2, #101	; 0x65
 800a0e8:	f43f ab89 	beq.w	80097fe <_strtod_l+0x28e>
 800a0ec:	2a45      	cmp	r2, #69	; 0x45
 800a0ee:	f43f ab86 	beq.w	80097fe <_strtod_l+0x28e>
 800a0f2:	2101      	movs	r1, #1
 800a0f4:	f7ff bbbe 	b.w	8009874 <_strtod_l+0x304>
 800a0f8:	ffc00000 	.word	0xffc00000
 800a0fc:	41dfffff 	.word	0x41dfffff
 800a100:	000fffff 	.word	0x000fffff
 800a104:	7ff00000 	.word	0x7ff00000
 800a108:	7fefffff 	.word	0x7fefffff
 800a10c:	3ff00000 	.word	0x3ff00000
 800a110:	7c9fffff 	.word	0x7c9fffff
 800a114:	bff00000 	.word	0xbff00000
 800a118:	7fe00000 	.word	0x7fe00000

0800a11c <_strtod_r>:
 800a11c:	4b01      	ldr	r3, [pc, #4]	; (800a124 <_strtod_r+0x8>)
 800a11e:	f7ff ba27 	b.w	8009570 <_strtod_l>
 800a122:	bf00      	nop
 800a124:	200000c0 	.word	0x200000c0

0800a128 <_strtol_l.isra.0>:
 800a128:	2b01      	cmp	r3, #1
 800a12a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a12e:	d001      	beq.n	800a134 <_strtol_l.isra.0+0xc>
 800a130:	2b24      	cmp	r3, #36	; 0x24
 800a132:	d906      	bls.n	800a142 <_strtol_l.isra.0+0x1a>
 800a134:	f7fe fae4 	bl	8008700 <__errno>
 800a138:	2316      	movs	r3, #22
 800a13a:	6003      	str	r3, [r0, #0]
 800a13c:	2000      	movs	r0, #0
 800a13e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a142:	4f3a      	ldr	r7, [pc, #232]	; (800a22c <_strtol_l.isra.0+0x104>)
 800a144:	468e      	mov	lr, r1
 800a146:	4676      	mov	r6, lr
 800a148:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a14c:	5de5      	ldrb	r5, [r4, r7]
 800a14e:	f015 0508 	ands.w	r5, r5, #8
 800a152:	d1f8      	bne.n	800a146 <_strtol_l.isra.0+0x1e>
 800a154:	2c2d      	cmp	r4, #45	; 0x2d
 800a156:	d134      	bne.n	800a1c2 <_strtol_l.isra.0+0x9a>
 800a158:	f89e 4000 	ldrb.w	r4, [lr]
 800a15c:	f04f 0801 	mov.w	r8, #1
 800a160:	f106 0e02 	add.w	lr, r6, #2
 800a164:	2b00      	cmp	r3, #0
 800a166:	d05c      	beq.n	800a222 <_strtol_l.isra.0+0xfa>
 800a168:	2b10      	cmp	r3, #16
 800a16a:	d10c      	bne.n	800a186 <_strtol_l.isra.0+0x5e>
 800a16c:	2c30      	cmp	r4, #48	; 0x30
 800a16e:	d10a      	bne.n	800a186 <_strtol_l.isra.0+0x5e>
 800a170:	f89e 4000 	ldrb.w	r4, [lr]
 800a174:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a178:	2c58      	cmp	r4, #88	; 0x58
 800a17a:	d14d      	bne.n	800a218 <_strtol_l.isra.0+0xf0>
 800a17c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a180:	2310      	movs	r3, #16
 800a182:	f10e 0e02 	add.w	lr, lr, #2
 800a186:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a18a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a18e:	2600      	movs	r6, #0
 800a190:	fbbc f9f3 	udiv	r9, ip, r3
 800a194:	4635      	mov	r5, r6
 800a196:	fb03 ca19 	mls	sl, r3, r9, ip
 800a19a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a19e:	2f09      	cmp	r7, #9
 800a1a0:	d818      	bhi.n	800a1d4 <_strtol_l.isra.0+0xac>
 800a1a2:	463c      	mov	r4, r7
 800a1a4:	42a3      	cmp	r3, r4
 800a1a6:	dd24      	ble.n	800a1f2 <_strtol_l.isra.0+0xca>
 800a1a8:	2e00      	cmp	r6, #0
 800a1aa:	db1f      	blt.n	800a1ec <_strtol_l.isra.0+0xc4>
 800a1ac:	45a9      	cmp	r9, r5
 800a1ae:	d31d      	bcc.n	800a1ec <_strtol_l.isra.0+0xc4>
 800a1b0:	d101      	bne.n	800a1b6 <_strtol_l.isra.0+0x8e>
 800a1b2:	45a2      	cmp	sl, r4
 800a1b4:	db1a      	blt.n	800a1ec <_strtol_l.isra.0+0xc4>
 800a1b6:	fb05 4503 	mla	r5, r5, r3, r4
 800a1ba:	2601      	movs	r6, #1
 800a1bc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a1c0:	e7eb      	b.n	800a19a <_strtol_l.isra.0+0x72>
 800a1c2:	2c2b      	cmp	r4, #43	; 0x2b
 800a1c4:	bf08      	it	eq
 800a1c6:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a1ca:	46a8      	mov	r8, r5
 800a1cc:	bf08      	it	eq
 800a1ce:	f106 0e02 	addeq.w	lr, r6, #2
 800a1d2:	e7c7      	b.n	800a164 <_strtol_l.isra.0+0x3c>
 800a1d4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a1d8:	2f19      	cmp	r7, #25
 800a1da:	d801      	bhi.n	800a1e0 <_strtol_l.isra.0+0xb8>
 800a1dc:	3c37      	subs	r4, #55	; 0x37
 800a1de:	e7e1      	b.n	800a1a4 <_strtol_l.isra.0+0x7c>
 800a1e0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a1e4:	2f19      	cmp	r7, #25
 800a1e6:	d804      	bhi.n	800a1f2 <_strtol_l.isra.0+0xca>
 800a1e8:	3c57      	subs	r4, #87	; 0x57
 800a1ea:	e7db      	b.n	800a1a4 <_strtol_l.isra.0+0x7c>
 800a1ec:	f04f 36ff 	mov.w	r6, #4294967295
 800a1f0:	e7e4      	b.n	800a1bc <_strtol_l.isra.0+0x94>
 800a1f2:	2e00      	cmp	r6, #0
 800a1f4:	da05      	bge.n	800a202 <_strtol_l.isra.0+0xda>
 800a1f6:	2322      	movs	r3, #34	; 0x22
 800a1f8:	6003      	str	r3, [r0, #0]
 800a1fa:	4665      	mov	r5, ip
 800a1fc:	b942      	cbnz	r2, 800a210 <_strtol_l.isra.0+0xe8>
 800a1fe:	4628      	mov	r0, r5
 800a200:	e79d      	b.n	800a13e <_strtol_l.isra.0+0x16>
 800a202:	f1b8 0f00 	cmp.w	r8, #0
 800a206:	d000      	beq.n	800a20a <_strtol_l.isra.0+0xe2>
 800a208:	426d      	negs	r5, r5
 800a20a:	2a00      	cmp	r2, #0
 800a20c:	d0f7      	beq.n	800a1fe <_strtol_l.isra.0+0xd6>
 800a20e:	b10e      	cbz	r6, 800a214 <_strtol_l.isra.0+0xec>
 800a210:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a214:	6011      	str	r1, [r2, #0]
 800a216:	e7f2      	b.n	800a1fe <_strtol_l.isra.0+0xd6>
 800a218:	2430      	movs	r4, #48	; 0x30
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d1b3      	bne.n	800a186 <_strtol_l.isra.0+0x5e>
 800a21e:	2308      	movs	r3, #8
 800a220:	e7b1      	b.n	800a186 <_strtol_l.isra.0+0x5e>
 800a222:	2c30      	cmp	r4, #48	; 0x30
 800a224:	d0a4      	beq.n	800a170 <_strtol_l.isra.0+0x48>
 800a226:	230a      	movs	r3, #10
 800a228:	e7ad      	b.n	800a186 <_strtol_l.isra.0+0x5e>
 800a22a:	bf00      	nop
 800a22c:	0800d839 	.word	0x0800d839

0800a230 <_strtol_r>:
 800a230:	f7ff bf7a 	b.w	800a128 <_strtol_l.isra.0>

0800a234 <_vsniprintf_r>:
 800a234:	b530      	push	{r4, r5, lr}
 800a236:	1e14      	subs	r4, r2, #0
 800a238:	4605      	mov	r5, r0
 800a23a:	b09b      	sub	sp, #108	; 0x6c
 800a23c:	4618      	mov	r0, r3
 800a23e:	da05      	bge.n	800a24c <_vsniprintf_r+0x18>
 800a240:	238b      	movs	r3, #139	; 0x8b
 800a242:	602b      	str	r3, [r5, #0]
 800a244:	f04f 30ff 	mov.w	r0, #4294967295
 800a248:	b01b      	add	sp, #108	; 0x6c
 800a24a:	bd30      	pop	{r4, r5, pc}
 800a24c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a250:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a254:	bf14      	ite	ne
 800a256:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a25a:	4623      	moveq	r3, r4
 800a25c:	9302      	str	r3, [sp, #8]
 800a25e:	9305      	str	r3, [sp, #20]
 800a260:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a264:	9100      	str	r1, [sp, #0]
 800a266:	9104      	str	r1, [sp, #16]
 800a268:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a26c:	4602      	mov	r2, r0
 800a26e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a270:	4669      	mov	r1, sp
 800a272:	4628      	mov	r0, r5
 800a274:	f001 ffbc 	bl	800c1f0 <_svfiprintf_r>
 800a278:	1c43      	adds	r3, r0, #1
 800a27a:	bfbc      	itt	lt
 800a27c:	238b      	movlt	r3, #139	; 0x8b
 800a27e:	602b      	strlt	r3, [r5, #0]
 800a280:	2c00      	cmp	r4, #0
 800a282:	d0e1      	beq.n	800a248 <_vsniprintf_r+0x14>
 800a284:	9b00      	ldr	r3, [sp, #0]
 800a286:	2200      	movs	r2, #0
 800a288:	701a      	strb	r2, [r3, #0]
 800a28a:	e7dd      	b.n	800a248 <_vsniprintf_r+0x14>

0800a28c <vsniprintf>:
 800a28c:	b507      	push	{r0, r1, r2, lr}
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	4613      	mov	r3, r2
 800a292:	460a      	mov	r2, r1
 800a294:	4601      	mov	r1, r0
 800a296:	4803      	ldr	r0, [pc, #12]	; (800a2a4 <vsniprintf+0x18>)
 800a298:	6800      	ldr	r0, [r0, #0]
 800a29a:	f7ff ffcb 	bl	800a234 <_vsniprintf_r>
 800a29e:	b003      	add	sp, #12
 800a2a0:	f85d fb04 	ldr.w	pc, [sp], #4
 800a2a4:	20000058 	.word	0x20000058

0800a2a8 <_write_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	4d07      	ldr	r5, [pc, #28]	; (800a2c8 <_write_r+0x20>)
 800a2ac:	4604      	mov	r4, r0
 800a2ae:	4608      	mov	r0, r1
 800a2b0:	4611      	mov	r1, r2
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	602a      	str	r2, [r5, #0]
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	f7f8 fbb9 	bl	8002a2e <_write>
 800a2bc:	1c43      	adds	r3, r0, #1
 800a2be:	d102      	bne.n	800a2c6 <_write_r+0x1e>
 800a2c0:	682b      	ldr	r3, [r5, #0]
 800a2c2:	b103      	cbz	r3, 800a2c6 <_write_r+0x1e>
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	bd38      	pop	{r3, r4, r5, pc}
 800a2c8:	200008c0 	.word	0x200008c0

0800a2cc <_close_r>:
 800a2cc:	b538      	push	{r3, r4, r5, lr}
 800a2ce:	4d06      	ldr	r5, [pc, #24]	; (800a2e8 <_close_r+0x1c>)
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	4604      	mov	r4, r0
 800a2d4:	4608      	mov	r0, r1
 800a2d6:	602b      	str	r3, [r5, #0]
 800a2d8:	f7f8 fbc5 	bl	8002a66 <_close>
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	d102      	bne.n	800a2e6 <_close_r+0x1a>
 800a2e0:	682b      	ldr	r3, [r5, #0]
 800a2e2:	b103      	cbz	r3, 800a2e6 <_close_r+0x1a>
 800a2e4:	6023      	str	r3, [r4, #0]
 800a2e6:	bd38      	pop	{r3, r4, r5, pc}
 800a2e8:	200008c0 	.word	0x200008c0

0800a2ec <quorem>:
 800a2ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f0:	6903      	ldr	r3, [r0, #16]
 800a2f2:	690c      	ldr	r4, [r1, #16]
 800a2f4:	42a3      	cmp	r3, r4
 800a2f6:	4607      	mov	r7, r0
 800a2f8:	f2c0 8081 	blt.w	800a3fe <quorem+0x112>
 800a2fc:	3c01      	subs	r4, #1
 800a2fe:	f101 0814 	add.w	r8, r1, #20
 800a302:	f100 0514 	add.w	r5, r0, #20
 800a306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a30a:	9301      	str	r3, [sp, #4]
 800a30c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a314:	3301      	adds	r3, #1
 800a316:	429a      	cmp	r2, r3
 800a318:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a31c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a320:	fbb2 f6f3 	udiv	r6, r2, r3
 800a324:	d331      	bcc.n	800a38a <quorem+0x9e>
 800a326:	f04f 0e00 	mov.w	lr, #0
 800a32a:	4640      	mov	r0, r8
 800a32c:	46ac      	mov	ip, r5
 800a32e:	46f2      	mov	sl, lr
 800a330:	f850 2b04 	ldr.w	r2, [r0], #4
 800a334:	b293      	uxth	r3, r2
 800a336:	fb06 e303 	mla	r3, r6, r3, lr
 800a33a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a33e:	b29b      	uxth	r3, r3
 800a340:	ebaa 0303 	sub.w	r3, sl, r3
 800a344:	0c12      	lsrs	r2, r2, #16
 800a346:	f8dc a000 	ldr.w	sl, [ip]
 800a34a:	fb06 e202 	mla	r2, r6, r2, lr
 800a34e:	fa13 f38a 	uxtah	r3, r3, sl
 800a352:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a356:	fa1f fa82 	uxth.w	sl, r2
 800a35a:	f8dc 2000 	ldr.w	r2, [ip]
 800a35e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a362:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a366:	b29b      	uxth	r3, r3
 800a368:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a36c:	4581      	cmp	r9, r0
 800a36e:	f84c 3b04 	str.w	r3, [ip], #4
 800a372:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a376:	d2db      	bcs.n	800a330 <quorem+0x44>
 800a378:	f855 300b 	ldr.w	r3, [r5, fp]
 800a37c:	b92b      	cbnz	r3, 800a38a <quorem+0x9e>
 800a37e:	9b01      	ldr	r3, [sp, #4]
 800a380:	3b04      	subs	r3, #4
 800a382:	429d      	cmp	r5, r3
 800a384:	461a      	mov	r2, r3
 800a386:	d32e      	bcc.n	800a3e6 <quorem+0xfa>
 800a388:	613c      	str	r4, [r7, #16]
 800a38a:	4638      	mov	r0, r7
 800a38c:	f001 fc26 	bl	800bbdc <__mcmp>
 800a390:	2800      	cmp	r0, #0
 800a392:	db24      	blt.n	800a3de <quorem+0xf2>
 800a394:	3601      	adds	r6, #1
 800a396:	4628      	mov	r0, r5
 800a398:	f04f 0c00 	mov.w	ip, #0
 800a39c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a3a0:	f8d0 e000 	ldr.w	lr, [r0]
 800a3a4:	b293      	uxth	r3, r2
 800a3a6:	ebac 0303 	sub.w	r3, ip, r3
 800a3aa:	0c12      	lsrs	r2, r2, #16
 800a3ac:	fa13 f38e 	uxtah	r3, r3, lr
 800a3b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a3b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a3b8:	b29b      	uxth	r3, r3
 800a3ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3be:	45c1      	cmp	r9, r8
 800a3c0:	f840 3b04 	str.w	r3, [r0], #4
 800a3c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a3c8:	d2e8      	bcs.n	800a39c <quorem+0xb0>
 800a3ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3d2:	b922      	cbnz	r2, 800a3de <quorem+0xf2>
 800a3d4:	3b04      	subs	r3, #4
 800a3d6:	429d      	cmp	r5, r3
 800a3d8:	461a      	mov	r2, r3
 800a3da:	d30a      	bcc.n	800a3f2 <quorem+0x106>
 800a3dc:	613c      	str	r4, [r7, #16]
 800a3de:	4630      	mov	r0, r6
 800a3e0:	b003      	add	sp, #12
 800a3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e6:	6812      	ldr	r2, [r2, #0]
 800a3e8:	3b04      	subs	r3, #4
 800a3ea:	2a00      	cmp	r2, #0
 800a3ec:	d1cc      	bne.n	800a388 <quorem+0x9c>
 800a3ee:	3c01      	subs	r4, #1
 800a3f0:	e7c7      	b.n	800a382 <quorem+0x96>
 800a3f2:	6812      	ldr	r2, [r2, #0]
 800a3f4:	3b04      	subs	r3, #4
 800a3f6:	2a00      	cmp	r2, #0
 800a3f8:	d1f0      	bne.n	800a3dc <quorem+0xf0>
 800a3fa:	3c01      	subs	r4, #1
 800a3fc:	e7eb      	b.n	800a3d6 <quorem+0xea>
 800a3fe:	2000      	movs	r0, #0
 800a400:	e7ee      	b.n	800a3e0 <quorem+0xf4>
 800a402:	0000      	movs	r0, r0
 800a404:	0000      	movs	r0, r0
	...

0800a408 <_dtoa_r>:
 800a408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a40c:	ec59 8b10 	vmov	r8, r9, d0
 800a410:	b095      	sub	sp, #84	; 0x54
 800a412:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a414:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a416:	9107      	str	r1, [sp, #28]
 800a418:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a41c:	4606      	mov	r6, r0
 800a41e:	9209      	str	r2, [sp, #36]	; 0x24
 800a420:	9310      	str	r3, [sp, #64]	; 0x40
 800a422:	b975      	cbnz	r5, 800a442 <_dtoa_r+0x3a>
 800a424:	2010      	movs	r0, #16
 800a426:	f001 f8f7 	bl	800b618 <malloc>
 800a42a:	4602      	mov	r2, r0
 800a42c:	6270      	str	r0, [r6, #36]	; 0x24
 800a42e:	b920      	cbnz	r0, 800a43a <_dtoa_r+0x32>
 800a430:	4bab      	ldr	r3, [pc, #684]	; (800a6e0 <_dtoa_r+0x2d8>)
 800a432:	21ea      	movs	r1, #234	; 0xea
 800a434:	48ab      	ldr	r0, [pc, #684]	; (800a6e4 <_dtoa_r+0x2dc>)
 800a436:	f002 fc35 	bl	800cca4 <__assert_func>
 800a43a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a43e:	6005      	str	r5, [r0, #0]
 800a440:	60c5      	str	r5, [r0, #12]
 800a442:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a444:	6819      	ldr	r1, [r3, #0]
 800a446:	b151      	cbz	r1, 800a45e <_dtoa_r+0x56>
 800a448:	685a      	ldr	r2, [r3, #4]
 800a44a:	604a      	str	r2, [r1, #4]
 800a44c:	2301      	movs	r3, #1
 800a44e:	4093      	lsls	r3, r2
 800a450:	608b      	str	r3, [r1, #8]
 800a452:	4630      	mov	r0, r6
 800a454:	f001 f93a 	bl	800b6cc <_Bfree>
 800a458:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a45a:	2200      	movs	r2, #0
 800a45c:	601a      	str	r2, [r3, #0]
 800a45e:	f1b9 0300 	subs.w	r3, r9, #0
 800a462:	bfbb      	ittet	lt
 800a464:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a468:	9303      	strlt	r3, [sp, #12]
 800a46a:	2300      	movge	r3, #0
 800a46c:	2201      	movlt	r2, #1
 800a46e:	bfac      	ite	ge
 800a470:	6023      	strge	r3, [r4, #0]
 800a472:	6022      	strlt	r2, [r4, #0]
 800a474:	4b9c      	ldr	r3, [pc, #624]	; (800a6e8 <_dtoa_r+0x2e0>)
 800a476:	9c03      	ldr	r4, [sp, #12]
 800a478:	43a3      	bics	r3, r4
 800a47a:	d11a      	bne.n	800a4b2 <_dtoa_r+0xaa>
 800a47c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a47e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a482:	6013      	str	r3, [r2, #0]
 800a484:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a488:	ea53 0308 	orrs.w	r3, r3, r8
 800a48c:	f000 8512 	beq.w	800aeb4 <_dtoa_r+0xaac>
 800a490:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a492:	b953      	cbnz	r3, 800a4aa <_dtoa_r+0xa2>
 800a494:	4b95      	ldr	r3, [pc, #596]	; (800a6ec <_dtoa_r+0x2e4>)
 800a496:	e01f      	b.n	800a4d8 <_dtoa_r+0xd0>
 800a498:	4b95      	ldr	r3, [pc, #596]	; (800a6f0 <_dtoa_r+0x2e8>)
 800a49a:	9300      	str	r3, [sp, #0]
 800a49c:	3308      	adds	r3, #8
 800a49e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a4a0:	6013      	str	r3, [r2, #0]
 800a4a2:	9800      	ldr	r0, [sp, #0]
 800a4a4:	b015      	add	sp, #84	; 0x54
 800a4a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4aa:	4b90      	ldr	r3, [pc, #576]	; (800a6ec <_dtoa_r+0x2e4>)
 800a4ac:	9300      	str	r3, [sp, #0]
 800a4ae:	3303      	adds	r3, #3
 800a4b0:	e7f5      	b.n	800a49e <_dtoa_r+0x96>
 800a4b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a4b6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a4ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4be:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a4c2:	d10b      	bne.n	800a4dc <_dtoa_r+0xd4>
 800a4c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	6013      	str	r3, [r2, #0]
 800a4ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	f000 84ee 	beq.w	800aeae <_dtoa_r+0xaa6>
 800a4d2:	4888      	ldr	r0, [pc, #544]	; (800a6f4 <_dtoa_r+0x2ec>)
 800a4d4:	6018      	str	r0, [r3, #0]
 800a4d6:	1e43      	subs	r3, r0, #1
 800a4d8:	9300      	str	r3, [sp, #0]
 800a4da:	e7e2      	b.n	800a4a2 <_dtoa_r+0x9a>
 800a4dc:	a913      	add	r1, sp, #76	; 0x4c
 800a4de:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a4e2:	aa12      	add	r2, sp, #72	; 0x48
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	f001 fc99 	bl	800be1c <__d2b>
 800a4ea:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a4f2:	2900      	cmp	r1, #0
 800a4f4:	d047      	beq.n	800a586 <_dtoa_r+0x17e>
 800a4f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a4f8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a4fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a500:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a504:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a508:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a50c:	2400      	movs	r4, #0
 800a50e:	ec43 2b16 	vmov	d6, r2, r3
 800a512:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a516:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800a6c8 <_dtoa_r+0x2c0>
 800a51a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a51e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800a6d0 <_dtoa_r+0x2c8>
 800a522:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a526:	eeb0 7b46 	vmov.f64	d7, d6
 800a52a:	ee06 1a90 	vmov	s13, r1
 800a52e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a532:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800a6d8 <_dtoa_r+0x2d0>
 800a536:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a53a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a53e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a546:	ee16 ba90 	vmov	fp, s13
 800a54a:	9411      	str	r4, [sp, #68]	; 0x44
 800a54c:	d508      	bpl.n	800a560 <_dtoa_r+0x158>
 800a54e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a552:	eeb4 6b47 	vcmp.f64	d6, d7
 800a556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a55a:	bf18      	it	ne
 800a55c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a560:	f1bb 0f16 	cmp.w	fp, #22
 800a564:	d832      	bhi.n	800a5cc <_dtoa_r+0x1c4>
 800a566:	4b64      	ldr	r3, [pc, #400]	; (800a6f8 <_dtoa_r+0x2f0>)
 800a568:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a56c:	ed93 7b00 	vldr	d7, [r3]
 800a570:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a574:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a57c:	d501      	bpl.n	800a582 <_dtoa_r+0x17a>
 800a57e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a582:	2300      	movs	r3, #0
 800a584:	e023      	b.n	800a5ce <_dtoa_r+0x1c6>
 800a586:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a588:	4401      	add	r1, r0
 800a58a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a58e:	2b20      	cmp	r3, #32
 800a590:	bfc3      	ittte	gt
 800a592:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a596:	fa04 f303 	lslgt.w	r3, r4, r3
 800a59a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a59e:	f1c3 0320 	rsble	r3, r3, #32
 800a5a2:	bfc6      	itte	gt
 800a5a4:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a5a8:	ea43 0308 	orrgt.w	r3, r3, r8
 800a5ac:	fa08 f303 	lslle.w	r3, r8, r3
 800a5b0:	ee07 3a90 	vmov	s15, r3
 800a5b4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a5b8:	3901      	subs	r1, #1
 800a5ba:	ed8d 7b00 	vstr	d7, [sp]
 800a5be:	9c01      	ldr	r4, [sp, #4]
 800a5c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5c4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a5c8:	2401      	movs	r4, #1
 800a5ca:	e7a0      	b.n	800a50e <_dtoa_r+0x106>
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5d0:	1a43      	subs	r3, r0, r1
 800a5d2:	1e5a      	subs	r2, r3, #1
 800a5d4:	bf45      	ittet	mi
 800a5d6:	f1c3 0301 	rsbmi	r3, r3, #1
 800a5da:	9305      	strmi	r3, [sp, #20]
 800a5dc:	2300      	movpl	r3, #0
 800a5de:	2300      	movmi	r3, #0
 800a5e0:	9206      	str	r2, [sp, #24]
 800a5e2:	bf54      	ite	pl
 800a5e4:	9305      	strpl	r3, [sp, #20]
 800a5e6:	9306      	strmi	r3, [sp, #24]
 800a5e8:	f1bb 0f00 	cmp.w	fp, #0
 800a5ec:	db18      	blt.n	800a620 <_dtoa_r+0x218>
 800a5ee:	9b06      	ldr	r3, [sp, #24]
 800a5f0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a5f4:	445b      	add	r3, fp
 800a5f6:	9306      	str	r3, [sp, #24]
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	9a07      	ldr	r2, [sp, #28]
 800a5fc:	2a09      	cmp	r2, #9
 800a5fe:	d849      	bhi.n	800a694 <_dtoa_r+0x28c>
 800a600:	2a05      	cmp	r2, #5
 800a602:	bfc4      	itt	gt
 800a604:	3a04      	subgt	r2, #4
 800a606:	9207      	strgt	r2, [sp, #28]
 800a608:	9a07      	ldr	r2, [sp, #28]
 800a60a:	f1a2 0202 	sub.w	r2, r2, #2
 800a60e:	bfcc      	ite	gt
 800a610:	2400      	movgt	r4, #0
 800a612:	2401      	movle	r4, #1
 800a614:	2a03      	cmp	r2, #3
 800a616:	d848      	bhi.n	800a6aa <_dtoa_r+0x2a2>
 800a618:	e8df f002 	tbb	[pc, r2]
 800a61c:	3a2c2e0b 	.word	0x3a2c2e0b
 800a620:	9b05      	ldr	r3, [sp, #20]
 800a622:	2200      	movs	r2, #0
 800a624:	eba3 030b 	sub.w	r3, r3, fp
 800a628:	9305      	str	r3, [sp, #20]
 800a62a:	920e      	str	r2, [sp, #56]	; 0x38
 800a62c:	f1cb 0300 	rsb	r3, fp, #0
 800a630:	e7e3      	b.n	800a5fa <_dtoa_r+0x1f2>
 800a632:	2200      	movs	r2, #0
 800a634:	9208      	str	r2, [sp, #32]
 800a636:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a638:	2a00      	cmp	r2, #0
 800a63a:	dc39      	bgt.n	800a6b0 <_dtoa_r+0x2a8>
 800a63c:	f04f 0a01 	mov.w	sl, #1
 800a640:	46d1      	mov	r9, sl
 800a642:	4652      	mov	r2, sl
 800a644:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a648:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a64a:	2100      	movs	r1, #0
 800a64c:	6079      	str	r1, [r7, #4]
 800a64e:	2004      	movs	r0, #4
 800a650:	f100 0c14 	add.w	ip, r0, #20
 800a654:	4594      	cmp	ip, r2
 800a656:	6879      	ldr	r1, [r7, #4]
 800a658:	d92f      	bls.n	800a6ba <_dtoa_r+0x2b2>
 800a65a:	4630      	mov	r0, r6
 800a65c:	930c      	str	r3, [sp, #48]	; 0x30
 800a65e:	f000 fff5 	bl	800b64c <_Balloc>
 800a662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a664:	9000      	str	r0, [sp, #0]
 800a666:	4602      	mov	r2, r0
 800a668:	2800      	cmp	r0, #0
 800a66a:	d149      	bne.n	800a700 <_dtoa_r+0x2f8>
 800a66c:	4b23      	ldr	r3, [pc, #140]	; (800a6fc <_dtoa_r+0x2f4>)
 800a66e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a672:	e6df      	b.n	800a434 <_dtoa_r+0x2c>
 800a674:	2201      	movs	r2, #1
 800a676:	e7dd      	b.n	800a634 <_dtoa_r+0x22c>
 800a678:	2200      	movs	r2, #0
 800a67a:	9208      	str	r2, [sp, #32]
 800a67c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a67e:	eb0b 0a02 	add.w	sl, fp, r2
 800a682:	f10a 0901 	add.w	r9, sl, #1
 800a686:	464a      	mov	r2, r9
 800a688:	2a01      	cmp	r2, #1
 800a68a:	bfb8      	it	lt
 800a68c:	2201      	movlt	r2, #1
 800a68e:	e7db      	b.n	800a648 <_dtoa_r+0x240>
 800a690:	2201      	movs	r2, #1
 800a692:	e7f2      	b.n	800a67a <_dtoa_r+0x272>
 800a694:	2401      	movs	r4, #1
 800a696:	2200      	movs	r2, #0
 800a698:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a69c:	f04f 3aff 	mov.w	sl, #4294967295
 800a6a0:	2100      	movs	r1, #0
 800a6a2:	46d1      	mov	r9, sl
 800a6a4:	2212      	movs	r2, #18
 800a6a6:	9109      	str	r1, [sp, #36]	; 0x24
 800a6a8:	e7ce      	b.n	800a648 <_dtoa_r+0x240>
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	9208      	str	r2, [sp, #32]
 800a6ae:	e7f5      	b.n	800a69c <_dtoa_r+0x294>
 800a6b0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a6b4:	46d1      	mov	r9, sl
 800a6b6:	4652      	mov	r2, sl
 800a6b8:	e7c6      	b.n	800a648 <_dtoa_r+0x240>
 800a6ba:	3101      	adds	r1, #1
 800a6bc:	6079      	str	r1, [r7, #4]
 800a6be:	0040      	lsls	r0, r0, #1
 800a6c0:	e7c6      	b.n	800a650 <_dtoa_r+0x248>
 800a6c2:	bf00      	nop
 800a6c4:	f3af 8000 	nop.w
 800a6c8:	636f4361 	.word	0x636f4361
 800a6cc:	3fd287a7 	.word	0x3fd287a7
 800a6d0:	8b60c8b3 	.word	0x8b60c8b3
 800a6d4:	3fc68a28 	.word	0x3fc68a28
 800a6d8:	509f79fb 	.word	0x509f79fb
 800a6dc:	3fd34413 	.word	0x3fd34413
 800a6e0:	0800d9d5 	.word	0x0800d9d5
 800a6e4:	0800d9ec 	.word	0x0800d9ec
 800a6e8:	7ff00000 	.word	0x7ff00000
 800a6ec:	0800d9d1 	.word	0x0800d9d1
 800a6f0:	0800d9c8 	.word	0x0800d9c8
 800a6f4:	0800dc52 	.word	0x0800dc52
 800a6f8:	0800db68 	.word	0x0800db68
 800a6fc:	0800da4b 	.word	0x0800da4b
 800a700:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a702:	9900      	ldr	r1, [sp, #0]
 800a704:	6011      	str	r1, [r2, #0]
 800a706:	f1b9 0f0e 	cmp.w	r9, #14
 800a70a:	d872      	bhi.n	800a7f2 <_dtoa_r+0x3ea>
 800a70c:	2c00      	cmp	r4, #0
 800a70e:	d070      	beq.n	800a7f2 <_dtoa_r+0x3ea>
 800a710:	f1bb 0f00 	cmp.w	fp, #0
 800a714:	f340 80a6 	ble.w	800a864 <_dtoa_r+0x45c>
 800a718:	49ca      	ldr	r1, [pc, #808]	; (800aa44 <_dtoa_r+0x63c>)
 800a71a:	f00b 020f 	and.w	r2, fp, #15
 800a71e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a722:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a726:	ed92 7b00 	vldr	d7, [r2]
 800a72a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a72e:	f000 808d 	beq.w	800a84c <_dtoa_r+0x444>
 800a732:	4ac5      	ldr	r2, [pc, #788]	; (800aa48 <_dtoa_r+0x640>)
 800a734:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800a738:	ed92 6b08 	vldr	d6, [r2, #32]
 800a73c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a740:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a744:	f001 010f 	and.w	r1, r1, #15
 800a748:	2203      	movs	r2, #3
 800a74a:	48bf      	ldr	r0, [pc, #764]	; (800aa48 <_dtoa_r+0x640>)
 800a74c:	2900      	cmp	r1, #0
 800a74e:	d17f      	bne.n	800a850 <_dtoa_r+0x448>
 800a750:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a754:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a758:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a75c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a75e:	2900      	cmp	r1, #0
 800a760:	f000 80b2 	beq.w	800a8c8 <_dtoa_r+0x4c0>
 800a764:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a768:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a76c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a774:	f140 80a8 	bpl.w	800a8c8 <_dtoa_r+0x4c0>
 800a778:	f1b9 0f00 	cmp.w	r9, #0
 800a77c:	f000 80a4 	beq.w	800a8c8 <_dtoa_r+0x4c0>
 800a780:	f1ba 0f00 	cmp.w	sl, #0
 800a784:	dd31      	ble.n	800a7ea <_dtoa_r+0x3e2>
 800a786:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a78a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a78e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a792:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a796:	3201      	adds	r2, #1
 800a798:	4650      	mov	r0, sl
 800a79a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a79e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a7a2:	ee07 2a90 	vmov	s15, r2
 800a7a6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a7aa:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a7ae:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a7b2:	9c03      	ldr	r4, [sp, #12]
 800a7b4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a7b8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	f040 8086 	bne.w	800a8ce <_dtoa_r+0x4c6>
 800a7c2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a7c6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a7ca:	ec42 1b17 	vmov	d7, r1, r2
 800a7ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a7d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7d6:	f300 8272 	bgt.w	800acbe <_dtoa_r+0x8b6>
 800a7da:	eeb1 7b47 	vneg.f64	d7, d7
 800a7de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a7e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7e6:	f100 8267 	bmi.w	800acb8 <_dtoa_r+0x8b0>
 800a7ea:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800a7ee:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a7f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7f4:	2a00      	cmp	r2, #0
 800a7f6:	f2c0 8129 	blt.w	800aa4c <_dtoa_r+0x644>
 800a7fa:	f1bb 0f0e 	cmp.w	fp, #14
 800a7fe:	f300 8125 	bgt.w	800aa4c <_dtoa_r+0x644>
 800a802:	4b90      	ldr	r3, [pc, #576]	; (800aa44 <_dtoa_r+0x63c>)
 800a804:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a808:	ed93 6b00 	vldr	d6, [r3]
 800a80c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a80e:	2b00      	cmp	r3, #0
 800a810:	f280 80c3 	bge.w	800a99a <_dtoa_r+0x592>
 800a814:	f1b9 0f00 	cmp.w	r9, #0
 800a818:	f300 80bf 	bgt.w	800a99a <_dtoa_r+0x592>
 800a81c:	f040 824c 	bne.w	800acb8 <_dtoa_r+0x8b0>
 800a820:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a824:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a828:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a82c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a834:	464c      	mov	r4, r9
 800a836:	464f      	mov	r7, r9
 800a838:	f280 8222 	bge.w	800ac80 <_dtoa_r+0x878>
 800a83c:	f8dd 8000 	ldr.w	r8, [sp]
 800a840:	2331      	movs	r3, #49	; 0x31
 800a842:	f808 3b01 	strb.w	r3, [r8], #1
 800a846:	f10b 0b01 	add.w	fp, fp, #1
 800a84a:	e21e      	b.n	800ac8a <_dtoa_r+0x882>
 800a84c:	2202      	movs	r2, #2
 800a84e:	e77c      	b.n	800a74a <_dtoa_r+0x342>
 800a850:	07cc      	lsls	r4, r1, #31
 800a852:	d504      	bpl.n	800a85e <_dtoa_r+0x456>
 800a854:	ed90 6b00 	vldr	d6, [r0]
 800a858:	3201      	adds	r2, #1
 800a85a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a85e:	1049      	asrs	r1, r1, #1
 800a860:	3008      	adds	r0, #8
 800a862:	e773      	b.n	800a74c <_dtoa_r+0x344>
 800a864:	d02e      	beq.n	800a8c4 <_dtoa_r+0x4bc>
 800a866:	f1cb 0100 	rsb	r1, fp, #0
 800a86a:	4a76      	ldr	r2, [pc, #472]	; (800aa44 <_dtoa_r+0x63c>)
 800a86c:	f001 000f 	and.w	r0, r1, #15
 800a870:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a874:	ed92 7b00 	vldr	d7, [r2]
 800a878:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a87c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a880:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a884:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800a888:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800a88c:	486e      	ldr	r0, [pc, #440]	; (800aa48 <_dtoa_r+0x640>)
 800a88e:	1109      	asrs	r1, r1, #4
 800a890:	2400      	movs	r4, #0
 800a892:	2202      	movs	r2, #2
 800a894:	b939      	cbnz	r1, 800a8a6 <_dtoa_r+0x49e>
 800a896:	2c00      	cmp	r4, #0
 800a898:	f43f af60 	beq.w	800a75c <_dtoa_r+0x354>
 800a89c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a8a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8a4:	e75a      	b.n	800a75c <_dtoa_r+0x354>
 800a8a6:	07cf      	lsls	r7, r1, #31
 800a8a8:	d509      	bpl.n	800a8be <_dtoa_r+0x4b6>
 800a8aa:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800a8ae:	ed90 7b00 	vldr	d7, [r0]
 800a8b2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a8b6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a8ba:	3201      	adds	r2, #1
 800a8bc:	2401      	movs	r4, #1
 800a8be:	1049      	asrs	r1, r1, #1
 800a8c0:	3008      	adds	r0, #8
 800a8c2:	e7e7      	b.n	800a894 <_dtoa_r+0x48c>
 800a8c4:	2202      	movs	r2, #2
 800a8c6:	e749      	b.n	800a75c <_dtoa_r+0x354>
 800a8c8:	465f      	mov	r7, fp
 800a8ca:	4648      	mov	r0, r9
 800a8cc:	e765      	b.n	800a79a <_dtoa_r+0x392>
 800a8ce:	ec42 1b17 	vmov	d7, r1, r2
 800a8d2:	4a5c      	ldr	r2, [pc, #368]	; (800aa44 <_dtoa_r+0x63c>)
 800a8d4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a8d8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a8dc:	9a00      	ldr	r2, [sp, #0]
 800a8de:	1814      	adds	r4, r2, r0
 800a8e0:	9a08      	ldr	r2, [sp, #32]
 800a8e2:	b352      	cbz	r2, 800a93a <_dtoa_r+0x532>
 800a8e4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a8e8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a8ec:	f8dd 8000 	ldr.w	r8, [sp]
 800a8f0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a8f4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a8f8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a8fc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a900:	ee14 2a90 	vmov	r2, s9
 800a904:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a908:	3230      	adds	r2, #48	; 0x30
 800a90a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a90e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a916:	f808 2b01 	strb.w	r2, [r8], #1
 800a91a:	d439      	bmi.n	800a990 <_dtoa_r+0x588>
 800a91c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a920:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a928:	d472      	bmi.n	800aa10 <_dtoa_r+0x608>
 800a92a:	45a0      	cmp	r8, r4
 800a92c:	f43f af5d 	beq.w	800a7ea <_dtoa_r+0x3e2>
 800a930:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a934:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a938:	e7e0      	b.n	800a8fc <_dtoa_r+0x4f4>
 800a93a:	f8dd 8000 	ldr.w	r8, [sp]
 800a93e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a942:	4621      	mov	r1, r4
 800a944:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a948:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a94c:	ee14 2a90 	vmov	r2, s9
 800a950:	3230      	adds	r2, #48	; 0x30
 800a952:	f808 2b01 	strb.w	r2, [r8], #1
 800a956:	45a0      	cmp	r8, r4
 800a958:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a95c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a960:	d118      	bne.n	800a994 <_dtoa_r+0x58c>
 800a962:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a966:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a96a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a972:	dc4d      	bgt.n	800aa10 <_dtoa_r+0x608>
 800a974:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a978:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a980:	f57f af33 	bpl.w	800a7ea <_dtoa_r+0x3e2>
 800a984:	4688      	mov	r8, r1
 800a986:	3901      	subs	r1, #1
 800a988:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a98c:	2b30      	cmp	r3, #48	; 0x30
 800a98e:	d0f9      	beq.n	800a984 <_dtoa_r+0x57c>
 800a990:	46bb      	mov	fp, r7
 800a992:	e02a      	b.n	800a9ea <_dtoa_r+0x5e2>
 800a994:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a998:	e7d6      	b.n	800a948 <_dtoa_r+0x540>
 800a99a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a99e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a9a2:	f8dd 8000 	ldr.w	r8, [sp]
 800a9a6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a9aa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a9ae:	ee15 3a10 	vmov	r3, s10
 800a9b2:	3330      	adds	r3, #48	; 0x30
 800a9b4:	f808 3b01 	strb.w	r3, [r8], #1
 800a9b8:	9b00      	ldr	r3, [sp, #0]
 800a9ba:	eba8 0303 	sub.w	r3, r8, r3
 800a9be:	4599      	cmp	r9, r3
 800a9c0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a9c4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a9c8:	d133      	bne.n	800aa32 <_dtoa_r+0x62a>
 800a9ca:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a9ce:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a9d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9d6:	dc1a      	bgt.n	800aa0e <_dtoa_r+0x606>
 800a9d8:	eeb4 7b46 	vcmp.f64	d7, d6
 800a9dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9e0:	d103      	bne.n	800a9ea <_dtoa_r+0x5e2>
 800a9e2:	ee15 3a10 	vmov	r3, s10
 800a9e6:	07d9      	lsls	r1, r3, #31
 800a9e8:	d411      	bmi.n	800aa0e <_dtoa_r+0x606>
 800a9ea:	4629      	mov	r1, r5
 800a9ec:	4630      	mov	r0, r6
 800a9ee:	f000 fe6d 	bl	800b6cc <_Bfree>
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a9f6:	f888 3000 	strb.w	r3, [r8]
 800a9fa:	f10b 0301 	add.w	r3, fp, #1
 800a9fe:	6013      	str	r3, [r2, #0]
 800aa00:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	f43f ad4d 	beq.w	800a4a2 <_dtoa_r+0x9a>
 800aa08:	f8c3 8000 	str.w	r8, [r3]
 800aa0c:	e549      	b.n	800a4a2 <_dtoa_r+0x9a>
 800aa0e:	465f      	mov	r7, fp
 800aa10:	4643      	mov	r3, r8
 800aa12:	4698      	mov	r8, r3
 800aa14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa18:	2a39      	cmp	r2, #57	; 0x39
 800aa1a:	d106      	bne.n	800aa2a <_dtoa_r+0x622>
 800aa1c:	9a00      	ldr	r2, [sp, #0]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d1f7      	bne.n	800aa12 <_dtoa_r+0x60a>
 800aa22:	9900      	ldr	r1, [sp, #0]
 800aa24:	2230      	movs	r2, #48	; 0x30
 800aa26:	3701      	adds	r7, #1
 800aa28:	700a      	strb	r2, [r1, #0]
 800aa2a:	781a      	ldrb	r2, [r3, #0]
 800aa2c:	3201      	adds	r2, #1
 800aa2e:	701a      	strb	r2, [r3, #0]
 800aa30:	e7ae      	b.n	800a990 <_dtoa_r+0x588>
 800aa32:	ee27 7b04 	vmul.f64	d7, d7, d4
 800aa36:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aa3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa3e:	d1b2      	bne.n	800a9a6 <_dtoa_r+0x59e>
 800aa40:	e7d3      	b.n	800a9ea <_dtoa_r+0x5e2>
 800aa42:	bf00      	nop
 800aa44:	0800db68 	.word	0x0800db68
 800aa48:	0800db40 	.word	0x0800db40
 800aa4c:	9908      	ldr	r1, [sp, #32]
 800aa4e:	2900      	cmp	r1, #0
 800aa50:	f000 80d1 	beq.w	800abf6 <_dtoa_r+0x7ee>
 800aa54:	9907      	ldr	r1, [sp, #28]
 800aa56:	2901      	cmp	r1, #1
 800aa58:	f300 80b4 	bgt.w	800abc4 <_dtoa_r+0x7bc>
 800aa5c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aa5e:	2900      	cmp	r1, #0
 800aa60:	f000 80ac 	beq.w	800abbc <_dtoa_r+0x7b4>
 800aa64:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800aa68:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800aa6c:	461c      	mov	r4, r3
 800aa6e:	930a      	str	r3, [sp, #40]	; 0x28
 800aa70:	9b05      	ldr	r3, [sp, #20]
 800aa72:	4413      	add	r3, r2
 800aa74:	9305      	str	r3, [sp, #20]
 800aa76:	9b06      	ldr	r3, [sp, #24]
 800aa78:	2101      	movs	r1, #1
 800aa7a:	4413      	add	r3, r2
 800aa7c:	4630      	mov	r0, r6
 800aa7e:	9306      	str	r3, [sp, #24]
 800aa80:	f000 ff2a 	bl	800b8d8 <__i2b>
 800aa84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa86:	4607      	mov	r7, r0
 800aa88:	f1b8 0f00 	cmp.w	r8, #0
 800aa8c:	dd0d      	ble.n	800aaaa <_dtoa_r+0x6a2>
 800aa8e:	9a06      	ldr	r2, [sp, #24]
 800aa90:	2a00      	cmp	r2, #0
 800aa92:	dd0a      	ble.n	800aaaa <_dtoa_r+0x6a2>
 800aa94:	4542      	cmp	r2, r8
 800aa96:	9905      	ldr	r1, [sp, #20]
 800aa98:	bfa8      	it	ge
 800aa9a:	4642      	movge	r2, r8
 800aa9c:	1a89      	subs	r1, r1, r2
 800aa9e:	9105      	str	r1, [sp, #20]
 800aaa0:	9906      	ldr	r1, [sp, #24]
 800aaa2:	eba8 0802 	sub.w	r8, r8, r2
 800aaa6:	1a8a      	subs	r2, r1, r2
 800aaa8:	9206      	str	r2, [sp, #24]
 800aaaa:	b303      	cbz	r3, 800aaee <_dtoa_r+0x6e6>
 800aaac:	9a08      	ldr	r2, [sp, #32]
 800aaae:	2a00      	cmp	r2, #0
 800aab0:	f000 80a6 	beq.w	800ac00 <_dtoa_r+0x7f8>
 800aab4:	2c00      	cmp	r4, #0
 800aab6:	dd13      	ble.n	800aae0 <_dtoa_r+0x6d8>
 800aab8:	4639      	mov	r1, r7
 800aaba:	4622      	mov	r2, r4
 800aabc:	4630      	mov	r0, r6
 800aabe:	930c      	str	r3, [sp, #48]	; 0x30
 800aac0:	f000 ffc6 	bl	800ba50 <__pow5mult>
 800aac4:	462a      	mov	r2, r5
 800aac6:	4601      	mov	r1, r0
 800aac8:	4607      	mov	r7, r0
 800aaca:	4630      	mov	r0, r6
 800aacc:	f000 ff1a 	bl	800b904 <__multiply>
 800aad0:	4629      	mov	r1, r5
 800aad2:	900a      	str	r0, [sp, #40]	; 0x28
 800aad4:	4630      	mov	r0, r6
 800aad6:	f000 fdf9 	bl	800b6cc <_Bfree>
 800aada:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aadc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aade:	4615      	mov	r5, r2
 800aae0:	1b1a      	subs	r2, r3, r4
 800aae2:	d004      	beq.n	800aaee <_dtoa_r+0x6e6>
 800aae4:	4629      	mov	r1, r5
 800aae6:	4630      	mov	r0, r6
 800aae8:	f000 ffb2 	bl	800ba50 <__pow5mult>
 800aaec:	4605      	mov	r5, r0
 800aaee:	2101      	movs	r1, #1
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	f000 fef1 	bl	800b8d8 <__i2b>
 800aaf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	4604      	mov	r4, r0
 800aafc:	f340 8082 	ble.w	800ac04 <_dtoa_r+0x7fc>
 800ab00:	461a      	mov	r2, r3
 800ab02:	4601      	mov	r1, r0
 800ab04:	4630      	mov	r0, r6
 800ab06:	f000 ffa3 	bl	800ba50 <__pow5mult>
 800ab0a:	9b07      	ldr	r3, [sp, #28]
 800ab0c:	2b01      	cmp	r3, #1
 800ab0e:	4604      	mov	r4, r0
 800ab10:	dd7b      	ble.n	800ac0a <_dtoa_r+0x802>
 800ab12:	2300      	movs	r3, #0
 800ab14:	930a      	str	r3, [sp, #40]	; 0x28
 800ab16:	6922      	ldr	r2, [r4, #16]
 800ab18:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ab1c:	6910      	ldr	r0, [r2, #16]
 800ab1e:	f000 fe8b 	bl	800b838 <__hi0bits>
 800ab22:	f1c0 0020 	rsb	r0, r0, #32
 800ab26:	9b06      	ldr	r3, [sp, #24]
 800ab28:	4418      	add	r0, r3
 800ab2a:	f010 001f 	ands.w	r0, r0, #31
 800ab2e:	f000 808d 	beq.w	800ac4c <_dtoa_r+0x844>
 800ab32:	f1c0 0220 	rsb	r2, r0, #32
 800ab36:	2a04      	cmp	r2, #4
 800ab38:	f340 8086 	ble.w	800ac48 <_dtoa_r+0x840>
 800ab3c:	f1c0 001c 	rsb	r0, r0, #28
 800ab40:	9b05      	ldr	r3, [sp, #20]
 800ab42:	4403      	add	r3, r0
 800ab44:	9305      	str	r3, [sp, #20]
 800ab46:	9b06      	ldr	r3, [sp, #24]
 800ab48:	4403      	add	r3, r0
 800ab4a:	4480      	add	r8, r0
 800ab4c:	9306      	str	r3, [sp, #24]
 800ab4e:	9b05      	ldr	r3, [sp, #20]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	dd05      	ble.n	800ab60 <_dtoa_r+0x758>
 800ab54:	4629      	mov	r1, r5
 800ab56:	461a      	mov	r2, r3
 800ab58:	4630      	mov	r0, r6
 800ab5a:	f000 ffd3 	bl	800bb04 <__lshift>
 800ab5e:	4605      	mov	r5, r0
 800ab60:	9b06      	ldr	r3, [sp, #24]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	dd05      	ble.n	800ab72 <_dtoa_r+0x76a>
 800ab66:	4621      	mov	r1, r4
 800ab68:	461a      	mov	r2, r3
 800ab6a:	4630      	mov	r0, r6
 800ab6c:	f000 ffca 	bl	800bb04 <__lshift>
 800ab70:	4604      	mov	r4, r0
 800ab72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d06b      	beq.n	800ac50 <_dtoa_r+0x848>
 800ab78:	4621      	mov	r1, r4
 800ab7a:	4628      	mov	r0, r5
 800ab7c:	f001 f82e 	bl	800bbdc <__mcmp>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	da65      	bge.n	800ac50 <_dtoa_r+0x848>
 800ab84:	2300      	movs	r3, #0
 800ab86:	4629      	mov	r1, r5
 800ab88:	220a      	movs	r2, #10
 800ab8a:	4630      	mov	r0, r6
 800ab8c:	f000 fdc0 	bl	800b710 <__multadd>
 800ab90:	9b08      	ldr	r3, [sp, #32]
 800ab92:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ab96:	4605      	mov	r5, r0
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	f000 8192 	beq.w	800aec2 <_dtoa_r+0xaba>
 800ab9e:	4639      	mov	r1, r7
 800aba0:	2300      	movs	r3, #0
 800aba2:	220a      	movs	r2, #10
 800aba4:	4630      	mov	r0, r6
 800aba6:	f000 fdb3 	bl	800b710 <__multadd>
 800abaa:	f1ba 0f00 	cmp.w	sl, #0
 800abae:	4607      	mov	r7, r0
 800abb0:	f300 808e 	bgt.w	800acd0 <_dtoa_r+0x8c8>
 800abb4:	9b07      	ldr	r3, [sp, #28]
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	dc51      	bgt.n	800ac5e <_dtoa_r+0x856>
 800abba:	e089      	b.n	800acd0 <_dtoa_r+0x8c8>
 800abbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800abbe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800abc2:	e751      	b.n	800aa68 <_dtoa_r+0x660>
 800abc4:	f109 34ff 	add.w	r4, r9, #4294967295
 800abc8:	42a3      	cmp	r3, r4
 800abca:	bfbf      	itttt	lt
 800abcc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800abce:	1ae3      	sublt	r3, r4, r3
 800abd0:	18d2      	addlt	r2, r2, r3
 800abd2:	4613      	movlt	r3, r2
 800abd4:	bfb7      	itett	lt
 800abd6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800abd8:	1b1c      	subge	r4, r3, r4
 800abda:	4623      	movlt	r3, r4
 800abdc:	2400      	movlt	r4, #0
 800abde:	f1b9 0f00 	cmp.w	r9, #0
 800abe2:	bfb5      	itete	lt
 800abe4:	9a05      	ldrlt	r2, [sp, #20]
 800abe6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800abea:	eba2 0809 	sublt.w	r8, r2, r9
 800abee:	464a      	movge	r2, r9
 800abf0:	bfb8      	it	lt
 800abf2:	2200      	movlt	r2, #0
 800abf4:	e73b      	b.n	800aa6e <_dtoa_r+0x666>
 800abf6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800abfa:	9f08      	ldr	r7, [sp, #32]
 800abfc:	461c      	mov	r4, r3
 800abfe:	e743      	b.n	800aa88 <_dtoa_r+0x680>
 800ac00:	461a      	mov	r2, r3
 800ac02:	e76f      	b.n	800aae4 <_dtoa_r+0x6dc>
 800ac04:	9b07      	ldr	r3, [sp, #28]
 800ac06:	2b01      	cmp	r3, #1
 800ac08:	dc18      	bgt.n	800ac3c <_dtoa_r+0x834>
 800ac0a:	9b02      	ldr	r3, [sp, #8]
 800ac0c:	b9b3      	cbnz	r3, 800ac3c <_dtoa_r+0x834>
 800ac0e:	9b03      	ldr	r3, [sp, #12]
 800ac10:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ac14:	b9a2      	cbnz	r2, 800ac40 <_dtoa_r+0x838>
 800ac16:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ac1a:	0d12      	lsrs	r2, r2, #20
 800ac1c:	0512      	lsls	r2, r2, #20
 800ac1e:	b18a      	cbz	r2, 800ac44 <_dtoa_r+0x83c>
 800ac20:	9b05      	ldr	r3, [sp, #20]
 800ac22:	3301      	adds	r3, #1
 800ac24:	9305      	str	r3, [sp, #20]
 800ac26:	9b06      	ldr	r3, [sp, #24]
 800ac28:	3301      	adds	r3, #1
 800ac2a:	9306      	str	r3, [sp, #24]
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	930a      	str	r3, [sp, #40]	; 0x28
 800ac30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f47f af6f 	bne.w	800ab16 <_dtoa_r+0x70e>
 800ac38:	2001      	movs	r0, #1
 800ac3a:	e774      	b.n	800ab26 <_dtoa_r+0x71e>
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	e7f6      	b.n	800ac2e <_dtoa_r+0x826>
 800ac40:	9b02      	ldr	r3, [sp, #8]
 800ac42:	e7f4      	b.n	800ac2e <_dtoa_r+0x826>
 800ac44:	920a      	str	r2, [sp, #40]	; 0x28
 800ac46:	e7f3      	b.n	800ac30 <_dtoa_r+0x828>
 800ac48:	d081      	beq.n	800ab4e <_dtoa_r+0x746>
 800ac4a:	4610      	mov	r0, r2
 800ac4c:	301c      	adds	r0, #28
 800ac4e:	e777      	b.n	800ab40 <_dtoa_r+0x738>
 800ac50:	f1b9 0f00 	cmp.w	r9, #0
 800ac54:	dc37      	bgt.n	800acc6 <_dtoa_r+0x8be>
 800ac56:	9b07      	ldr	r3, [sp, #28]
 800ac58:	2b02      	cmp	r3, #2
 800ac5a:	dd34      	ble.n	800acc6 <_dtoa_r+0x8be>
 800ac5c:	46ca      	mov	sl, r9
 800ac5e:	f1ba 0f00 	cmp.w	sl, #0
 800ac62:	d10d      	bne.n	800ac80 <_dtoa_r+0x878>
 800ac64:	4621      	mov	r1, r4
 800ac66:	4653      	mov	r3, sl
 800ac68:	2205      	movs	r2, #5
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f000 fd50 	bl	800b710 <__multadd>
 800ac70:	4601      	mov	r1, r0
 800ac72:	4604      	mov	r4, r0
 800ac74:	4628      	mov	r0, r5
 800ac76:	f000 ffb1 	bl	800bbdc <__mcmp>
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	f73f adde 	bgt.w	800a83c <_dtoa_r+0x434>
 800ac80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac82:	f8dd 8000 	ldr.w	r8, [sp]
 800ac86:	ea6f 0b03 	mvn.w	fp, r3
 800ac8a:	f04f 0900 	mov.w	r9, #0
 800ac8e:	4621      	mov	r1, r4
 800ac90:	4630      	mov	r0, r6
 800ac92:	f000 fd1b 	bl	800b6cc <_Bfree>
 800ac96:	2f00      	cmp	r7, #0
 800ac98:	f43f aea7 	beq.w	800a9ea <_dtoa_r+0x5e2>
 800ac9c:	f1b9 0f00 	cmp.w	r9, #0
 800aca0:	d005      	beq.n	800acae <_dtoa_r+0x8a6>
 800aca2:	45b9      	cmp	r9, r7
 800aca4:	d003      	beq.n	800acae <_dtoa_r+0x8a6>
 800aca6:	4649      	mov	r1, r9
 800aca8:	4630      	mov	r0, r6
 800acaa:	f000 fd0f 	bl	800b6cc <_Bfree>
 800acae:	4639      	mov	r1, r7
 800acb0:	4630      	mov	r0, r6
 800acb2:	f000 fd0b 	bl	800b6cc <_Bfree>
 800acb6:	e698      	b.n	800a9ea <_dtoa_r+0x5e2>
 800acb8:	2400      	movs	r4, #0
 800acba:	4627      	mov	r7, r4
 800acbc:	e7e0      	b.n	800ac80 <_dtoa_r+0x878>
 800acbe:	46bb      	mov	fp, r7
 800acc0:	4604      	mov	r4, r0
 800acc2:	4607      	mov	r7, r0
 800acc4:	e5ba      	b.n	800a83c <_dtoa_r+0x434>
 800acc6:	9b08      	ldr	r3, [sp, #32]
 800acc8:	46ca      	mov	sl, r9
 800acca:	2b00      	cmp	r3, #0
 800accc:	f000 8100 	beq.w	800aed0 <_dtoa_r+0xac8>
 800acd0:	f1b8 0f00 	cmp.w	r8, #0
 800acd4:	dd05      	ble.n	800ace2 <_dtoa_r+0x8da>
 800acd6:	4639      	mov	r1, r7
 800acd8:	4642      	mov	r2, r8
 800acda:	4630      	mov	r0, r6
 800acdc:	f000 ff12 	bl	800bb04 <__lshift>
 800ace0:	4607      	mov	r7, r0
 800ace2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d05d      	beq.n	800ada4 <_dtoa_r+0x99c>
 800ace8:	6879      	ldr	r1, [r7, #4]
 800acea:	4630      	mov	r0, r6
 800acec:	f000 fcae 	bl	800b64c <_Balloc>
 800acf0:	4680      	mov	r8, r0
 800acf2:	b928      	cbnz	r0, 800ad00 <_dtoa_r+0x8f8>
 800acf4:	4b82      	ldr	r3, [pc, #520]	; (800af00 <_dtoa_r+0xaf8>)
 800acf6:	4602      	mov	r2, r0
 800acf8:	f240 21ea 	movw	r1, #746	; 0x2ea
 800acfc:	f7ff bb9a 	b.w	800a434 <_dtoa_r+0x2c>
 800ad00:	693a      	ldr	r2, [r7, #16]
 800ad02:	3202      	adds	r2, #2
 800ad04:	0092      	lsls	r2, r2, #2
 800ad06:	f107 010c 	add.w	r1, r7, #12
 800ad0a:	300c      	adds	r0, #12
 800ad0c:	f7fd fd22 	bl	8008754 <memcpy>
 800ad10:	2201      	movs	r2, #1
 800ad12:	4641      	mov	r1, r8
 800ad14:	4630      	mov	r0, r6
 800ad16:	f000 fef5 	bl	800bb04 <__lshift>
 800ad1a:	9b00      	ldr	r3, [sp, #0]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	9305      	str	r3, [sp, #20]
 800ad20:	9b00      	ldr	r3, [sp, #0]
 800ad22:	4453      	add	r3, sl
 800ad24:	9309      	str	r3, [sp, #36]	; 0x24
 800ad26:	9b02      	ldr	r3, [sp, #8]
 800ad28:	f003 0301 	and.w	r3, r3, #1
 800ad2c:	46b9      	mov	r9, r7
 800ad2e:	9308      	str	r3, [sp, #32]
 800ad30:	4607      	mov	r7, r0
 800ad32:	9b05      	ldr	r3, [sp, #20]
 800ad34:	4621      	mov	r1, r4
 800ad36:	3b01      	subs	r3, #1
 800ad38:	4628      	mov	r0, r5
 800ad3a:	9302      	str	r3, [sp, #8]
 800ad3c:	f7ff fad6 	bl	800a2ec <quorem>
 800ad40:	4603      	mov	r3, r0
 800ad42:	3330      	adds	r3, #48	; 0x30
 800ad44:	9006      	str	r0, [sp, #24]
 800ad46:	4649      	mov	r1, r9
 800ad48:	4628      	mov	r0, r5
 800ad4a:	930a      	str	r3, [sp, #40]	; 0x28
 800ad4c:	f000 ff46 	bl	800bbdc <__mcmp>
 800ad50:	463a      	mov	r2, r7
 800ad52:	4682      	mov	sl, r0
 800ad54:	4621      	mov	r1, r4
 800ad56:	4630      	mov	r0, r6
 800ad58:	f000 ff5c 	bl	800bc14 <__mdiff>
 800ad5c:	68c2      	ldr	r2, [r0, #12]
 800ad5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad60:	4680      	mov	r8, r0
 800ad62:	bb0a      	cbnz	r2, 800ada8 <_dtoa_r+0x9a0>
 800ad64:	4601      	mov	r1, r0
 800ad66:	4628      	mov	r0, r5
 800ad68:	f000 ff38 	bl	800bbdc <__mcmp>
 800ad6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad6e:	4602      	mov	r2, r0
 800ad70:	4641      	mov	r1, r8
 800ad72:	4630      	mov	r0, r6
 800ad74:	920e      	str	r2, [sp, #56]	; 0x38
 800ad76:	930a      	str	r3, [sp, #40]	; 0x28
 800ad78:	f000 fca8 	bl	800b6cc <_Bfree>
 800ad7c:	9b07      	ldr	r3, [sp, #28]
 800ad7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad80:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ad84:	ea43 0102 	orr.w	r1, r3, r2
 800ad88:	9b08      	ldr	r3, [sp, #32]
 800ad8a:	430b      	orrs	r3, r1
 800ad8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad8e:	d10d      	bne.n	800adac <_dtoa_r+0x9a4>
 800ad90:	2b39      	cmp	r3, #57	; 0x39
 800ad92:	d029      	beq.n	800ade8 <_dtoa_r+0x9e0>
 800ad94:	f1ba 0f00 	cmp.w	sl, #0
 800ad98:	dd01      	ble.n	800ad9e <_dtoa_r+0x996>
 800ad9a:	9b06      	ldr	r3, [sp, #24]
 800ad9c:	3331      	adds	r3, #49	; 0x31
 800ad9e:	9a02      	ldr	r2, [sp, #8]
 800ada0:	7013      	strb	r3, [r2, #0]
 800ada2:	e774      	b.n	800ac8e <_dtoa_r+0x886>
 800ada4:	4638      	mov	r0, r7
 800ada6:	e7b8      	b.n	800ad1a <_dtoa_r+0x912>
 800ada8:	2201      	movs	r2, #1
 800adaa:	e7e1      	b.n	800ad70 <_dtoa_r+0x968>
 800adac:	f1ba 0f00 	cmp.w	sl, #0
 800adb0:	db06      	blt.n	800adc0 <_dtoa_r+0x9b8>
 800adb2:	9907      	ldr	r1, [sp, #28]
 800adb4:	ea41 0a0a 	orr.w	sl, r1, sl
 800adb8:	9908      	ldr	r1, [sp, #32]
 800adba:	ea5a 0101 	orrs.w	r1, sl, r1
 800adbe:	d120      	bne.n	800ae02 <_dtoa_r+0x9fa>
 800adc0:	2a00      	cmp	r2, #0
 800adc2:	ddec      	ble.n	800ad9e <_dtoa_r+0x996>
 800adc4:	4629      	mov	r1, r5
 800adc6:	2201      	movs	r2, #1
 800adc8:	4630      	mov	r0, r6
 800adca:	9305      	str	r3, [sp, #20]
 800adcc:	f000 fe9a 	bl	800bb04 <__lshift>
 800add0:	4621      	mov	r1, r4
 800add2:	4605      	mov	r5, r0
 800add4:	f000 ff02 	bl	800bbdc <__mcmp>
 800add8:	2800      	cmp	r0, #0
 800adda:	9b05      	ldr	r3, [sp, #20]
 800addc:	dc02      	bgt.n	800ade4 <_dtoa_r+0x9dc>
 800adde:	d1de      	bne.n	800ad9e <_dtoa_r+0x996>
 800ade0:	07da      	lsls	r2, r3, #31
 800ade2:	d5dc      	bpl.n	800ad9e <_dtoa_r+0x996>
 800ade4:	2b39      	cmp	r3, #57	; 0x39
 800ade6:	d1d8      	bne.n	800ad9a <_dtoa_r+0x992>
 800ade8:	9a02      	ldr	r2, [sp, #8]
 800adea:	2339      	movs	r3, #57	; 0x39
 800adec:	7013      	strb	r3, [r2, #0]
 800adee:	4643      	mov	r3, r8
 800adf0:	4698      	mov	r8, r3
 800adf2:	3b01      	subs	r3, #1
 800adf4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800adf8:	2a39      	cmp	r2, #57	; 0x39
 800adfa:	d051      	beq.n	800aea0 <_dtoa_r+0xa98>
 800adfc:	3201      	adds	r2, #1
 800adfe:	701a      	strb	r2, [r3, #0]
 800ae00:	e745      	b.n	800ac8e <_dtoa_r+0x886>
 800ae02:	2a00      	cmp	r2, #0
 800ae04:	dd03      	ble.n	800ae0e <_dtoa_r+0xa06>
 800ae06:	2b39      	cmp	r3, #57	; 0x39
 800ae08:	d0ee      	beq.n	800ade8 <_dtoa_r+0x9e0>
 800ae0a:	3301      	adds	r3, #1
 800ae0c:	e7c7      	b.n	800ad9e <_dtoa_r+0x996>
 800ae0e:	9a05      	ldr	r2, [sp, #20]
 800ae10:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae12:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ae16:	428a      	cmp	r2, r1
 800ae18:	d02b      	beq.n	800ae72 <_dtoa_r+0xa6a>
 800ae1a:	4629      	mov	r1, r5
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	220a      	movs	r2, #10
 800ae20:	4630      	mov	r0, r6
 800ae22:	f000 fc75 	bl	800b710 <__multadd>
 800ae26:	45b9      	cmp	r9, r7
 800ae28:	4605      	mov	r5, r0
 800ae2a:	f04f 0300 	mov.w	r3, #0
 800ae2e:	f04f 020a 	mov.w	r2, #10
 800ae32:	4649      	mov	r1, r9
 800ae34:	4630      	mov	r0, r6
 800ae36:	d107      	bne.n	800ae48 <_dtoa_r+0xa40>
 800ae38:	f000 fc6a 	bl	800b710 <__multadd>
 800ae3c:	4681      	mov	r9, r0
 800ae3e:	4607      	mov	r7, r0
 800ae40:	9b05      	ldr	r3, [sp, #20]
 800ae42:	3301      	adds	r3, #1
 800ae44:	9305      	str	r3, [sp, #20]
 800ae46:	e774      	b.n	800ad32 <_dtoa_r+0x92a>
 800ae48:	f000 fc62 	bl	800b710 <__multadd>
 800ae4c:	4639      	mov	r1, r7
 800ae4e:	4681      	mov	r9, r0
 800ae50:	2300      	movs	r3, #0
 800ae52:	220a      	movs	r2, #10
 800ae54:	4630      	mov	r0, r6
 800ae56:	f000 fc5b 	bl	800b710 <__multadd>
 800ae5a:	4607      	mov	r7, r0
 800ae5c:	e7f0      	b.n	800ae40 <_dtoa_r+0xa38>
 800ae5e:	f1ba 0f00 	cmp.w	sl, #0
 800ae62:	9a00      	ldr	r2, [sp, #0]
 800ae64:	bfcc      	ite	gt
 800ae66:	46d0      	movgt	r8, sl
 800ae68:	f04f 0801 	movle.w	r8, #1
 800ae6c:	4490      	add	r8, r2
 800ae6e:	f04f 0900 	mov.w	r9, #0
 800ae72:	4629      	mov	r1, r5
 800ae74:	2201      	movs	r2, #1
 800ae76:	4630      	mov	r0, r6
 800ae78:	9302      	str	r3, [sp, #8]
 800ae7a:	f000 fe43 	bl	800bb04 <__lshift>
 800ae7e:	4621      	mov	r1, r4
 800ae80:	4605      	mov	r5, r0
 800ae82:	f000 feab 	bl	800bbdc <__mcmp>
 800ae86:	2800      	cmp	r0, #0
 800ae88:	dcb1      	bgt.n	800adee <_dtoa_r+0x9e6>
 800ae8a:	d102      	bne.n	800ae92 <_dtoa_r+0xa8a>
 800ae8c:	9b02      	ldr	r3, [sp, #8]
 800ae8e:	07db      	lsls	r3, r3, #31
 800ae90:	d4ad      	bmi.n	800adee <_dtoa_r+0x9e6>
 800ae92:	4643      	mov	r3, r8
 800ae94:	4698      	mov	r8, r3
 800ae96:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae9a:	2a30      	cmp	r2, #48	; 0x30
 800ae9c:	d0fa      	beq.n	800ae94 <_dtoa_r+0xa8c>
 800ae9e:	e6f6      	b.n	800ac8e <_dtoa_r+0x886>
 800aea0:	9a00      	ldr	r2, [sp, #0]
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d1a4      	bne.n	800adf0 <_dtoa_r+0x9e8>
 800aea6:	f10b 0b01 	add.w	fp, fp, #1
 800aeaa:	2331      	movs	r3, #49	; 0x31
 800aeac:	e778      	b.n	800ada0 <_dtoa_r+0x998>
 800aeae:	4b15      	ldr	r3, [pc, #84]	; (800af04 <_dtoa_r+0xafc>)
 800aeb0:	f7ff bb12 	b.w	800a4d8 <_dtoa_r+0xd0>
 800aeb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	f47f aaee 	bne.w	800a498 <_dtoa_r+0x90>
 800aebc:	4b12      	ldr	r3, [pc, #72]	; (800af08 <_dtoa_r+0xb00>)
 800aebe:	f7ff bb0b 	b.w	800a4d8 <_dtoa_r+0xd0>
 800aec2:	f1ba 0f00 	cmp.w	sl, #0
 800aec6:	dc03      	bgt.n	800aed0 <_dtoa_r+0xac8>
 800aec8:	9b07      	ldr	r3, [sp, #28]
 800aeca:	2b02      	cmp	r3, #2
 800aecc:	f73f aec7 	bgt.w	800ac5e <_dtoa_r+0x856>
 800aed0:	f8dd 8000 	ldr.w	r8, [sp]
 800aed4:	4621      	mov	r1, r4
 800aed6:	4628      	mov	r0, r5
 800aed8:	f7ff fa08 	bl	800a2ec <quorem>
 800aedc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800aee0:	f808 3b01 	strb.w	r3, [r8], #1
 800aee4:	9a00      	ldr	r2, [sp, #0]
 800aee6:	eba8 0202 	sub.w	r2, r8, r2
 800aeea:	4592      	cmp	sl, r2
 800aeec:	ddb7      	ble.n	800ae5e <_dtoa_r+0xa56>
 800aeee:	4629      	mov	r1, r5
 800aef0:	2300      	movs	r3, #0
 800aef2:	220a      	movs	r2, #10
 800aef4:	4630      	mov	r0, r6
 800aef6:	f000 fc0b 	bl	800b710 <__multadd>
 800aefa:	4605      	mov	r5, r0
 800aefc:	e7ea      	b.n	800aed4 <_dtoa_r+0xacc>
 800aefe:	bf00      	nop
 800af00:	0800da4b 	.word	0x0800da4b
 800af04:	0800dc51 	.word	0x0800dc51
 800af08:	0800d9c8 	.word	0x0800d9c8

0800af0c <rshift>:
 800af0c:	6903      	ldr	r3, [r0, #16]
 800af0e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800af12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af16:	ea4f 1261 	mov.w	r2, r1, asr #5
 800af1a:	f100 0414 	add.w	r4, r0, #20
 800af1e:	dd45      	ble.n	800afac <rshift+0xa0>
 800af20:	f011 011f 	ands.w	r1, r1, #31
 800af24:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800af28:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800af2c:	d10c      	bne.n	800af48 <rshift+0x3c>
 800af2e:	f100 0710 	add.w	r7, r0, #16
 800af32:	4629      	mov	r1, r5
 800af34:	42b1      	cmp	r1, r6
 800af36:	d334      	bcc.n	800afa2 <rshift+0x96>
 800af38:	1a9b      	subs	r3, r3, r2
 800af3a:	009b      	lsls	r3, r3, #2
 800af3c:	1eea      	subs	r2, r5, #3
 800af3e:	4296      	cmp	r6, r2
 800af40:	bf38      	it	cc
 800af42:	2300      	movcc	r3, #0
 800af44:	4423      	add	r3, r4
 800af46:	e015      	b.n	800af74 <rshift+0x68>
 800af48:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800af4c:	f1c1 0820 	rsb	r8, r1, #32
 800af50:	40cf      	lsrs	r7, r1
 800af52:	f105 0e04 	add.w	lr, r5, #4
 800af56:	46a1      	mov	r9, r4
 800af58:	4576      	cmp	r6, lr
 800af5a:	46f4      	mov	ip, lr
 800af5c:	d815      	bhi.n	800af8a <rshift+0x7e>
 800af5e:	1a9b      	subs	r3, r3, r2
 800af60:	009a      	lsls	r2, r3, #2
 800af62:	3a04      	subs	r2, #4
 800af64:	3501      	adds	r5, #1
 800af66:	42ae      	cmp	r6, r5
 800af68:	bf38      	it	cc
 800af6a:	2200      	movcc	r2, #0
 800af6c:	18a3      	adds	r3, r4, r2
 800af6e:	50a7      	str	r7, [r4, r2]
 800af70:	b107      	cbz	r7, 800af74 <rshift+0x68>
 800af72:	3304      	adds	r3, #4
 800af74:	1b1a      	subs	r2, r3, r4
 800af76:	42a3      	cmp	r3, r4
 800af78:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800af7c:	bf08      	it	eq
 800af7e:	2300      	moveq	r3, #0
 800af80:	6102      	str	r2, [r0, #16]
 800af82:	bf08      	it	eq
 800af84:	6143      	streq	r3, [r0, #20]
 800af86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af8a:	f8dc c000 	ldr.w	ip, [ip]
 800af8e:	fa0c fc08 	lsl.w	ip, ip, r8
 800af92:	ea4c 0707 	orr.w	r7, ip, r7
 800af96:	f849 7b04 	str.w	r7, [r9], #4
 800af9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800af9e:	40cf      	lsrs	r7, r1
 800afa0:	e7da      	b.n	800af58 <rshift+0x4c>
 800afa2:	f851 cb04 	ldr.w	ip, [r1], #4
 800afa6:	f847 cf04 	str.w	ip, [r7, #4]!
 800afaa:	e7c3      	b.n	800af34 <rshift+0x28>
 800afac:	4623      	mov	r3, r4
 800afae:	e7e1      	b.n	800af74 <rshift+0x68>

0800afb0 <__hexdig_fun>:
 800afb0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800afb4:	2b09      	cmp	r3, #9
 800afb6:	d802      	bhi.n	800afbe <__hexdig_fun+0xe>
 800afb8:	3820      	subs	r0, #32
 800afba:	b2c0      	uxtb	r0, r0
 800afbc:	4770      	bx	lr
 800afbe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800afc2:	2b05      	cmp	r3, #5
 800afc4:	d801      	bhi.n	800afca <__hexdig_fun+0x1a>
 800afc6:	3847      	subs	r0, #71	; 0x47
 800afc8:	e7f7      	b.n	800afba <__hexdig_fun+0xa>
 800afca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800afce:	2b05      	cmp	r3, #5
 800afd0:	d801      	bhi.n	800afd6 <__hexdig_fun+0x26>
 800afd2:	3827      	subs	r0, #39	; 0x27
 800afd4:	e7f1      	b.n	800afba <__hexdig_fun+0xa>
 800afd6:	2000      	movs	r0, #0
 800afd8:	4770      	bx	lr
	...

0800afdc <__gethex>:
 800afdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afe0:	ed2d 8b02 	vpush	{d8}
 800afe4:	b089      	sub	sp, #36	; 0x24
 800afe6:	ee08 0a10 	vmov	s16, r0
 800afea:	9304      	str	r3, [sp, #16]
 800afec:	4bbc      	ldr	r3, [pc, #752]	; (800b2e0 <__gethex+0x304>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	9301      	str	r3, [sp, #4]
 800aff2:	4618      	mov	r0, r3
 800aff4:	468b      	mov	fp, r1
 800aff6:	4690      	mov	r8, r2
 800aff8:	f7f5 f922 	bl	8000240 <strlen>
 800affc:	9b01      	ldr	r3, [sp, #4]
 800affe:	f8db 2000 	ldr.w	r2, [fp]
 800b002:	4403      	add	r3, r0
 800b004:	4682      	mov	sl, r0
 800b006:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b00a:	9305      	str	r3, [sp, #20]
 800b00c:	1c93      	adds	r3, r2, #2
 800b00e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b012:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b016:	32fe      	adds	r2, #254	; 0xfe
 800b018:	18d1      	adds	r1, r2, r3
 800b01a:	461f      	mov	r7, r3
 800b01c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b020:	9100      	str	r1, [sp, #0]
 800b022:	2830      	cmp	r0, #48	; 0x30
 800b024:	d0f8      	beq.n	800b018 <__gethex+0x3c>
 800b026:	f7ff ffc3 	bl	800afb0 <__hexdig_fun>
 800b02a:	4604      	mov	r4, r0
 800b02c:	2800      	cmp	r0, #0
 800b02e:	d13a      	bne.n	800b0a6 <__gethex+0xca>
 800b030:	9901      	ldr	r1, [sp, #4]
 800b032:	4652      	mov	r2, sl
 800b034:	4638      	mov	r0, r7
 800b036:	f001 fd5d 	bl	800caf4 <strncmp>
 800b03a:	4605      	mov	r5, r0
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d168      	bne.n	800b112 <__gethex+0x136>
 800b040:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b044:	eb07 060a 	add.w	r6, r7, sl
 800b048:	f7ff ffb2 	bl	800afb0 <__hexdig_fun>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	d062      	beq.n	800b116 <__gethex+0x13a>
 800b050:	4633      	mov	r3, r6
 800b052:	7818      	ldrb	r0, [r3, #0]
 800b054:	2830      	cmp	r0, #48	; 0x30
 800b056:	461f      	mov	r7, r3
 800b058:	f103 0301 	add.w	r3, r3, #1
 800b05c:	d0f9      	beq.n	800b052 <__gethex+0x76>
 800b05e:	f7ff ffa7 	bl	800afb0 <__hexdig_fun>
 800b062:	2301      	movs	r3, #1
 800b064:	fab0 f480 	clz	r4, r0
 800b068:	0964      	lsrs	r4, r4, #5
 800b06a:	4635      	mov	r5, r6
 800b06c:	9300      	str	r3, [sp, #0]
 800b06e:	463a      	mov	r2, r7
 800b070:	4616      	mov	r6, r2
 800b072:	3201      	adds	r2, #1
 800b074:	7830      	ldrb	r0, [r6, #0]
 800b076:	f7ff ff9b 	bl	800afb0 <__hexdig_fun>
 800b07a:	2800      	cmp	r0, #0
 800b07c:	d1f8      	bne.n	800b070 <__gethex+0x94>
 800b07e:	9901      	ldr	r1, [sp, #4]
 800b080:	4652      	mov	r2, sl
 800b082:	4630      	mov	r0, r6
 800b084:	f001 fd36 	bl	800caf4 <strncmp>
 800b088:	b980      	cbnz	r0, 800b0ac <__gethex+0xd0>
 800b08a:	b94d      	cbnz	r5, 800b0a0 <__gethex+0xc4>
 800b08c:	eb06 050a 	add.w	r5, r6, sl
 800b090:	462a      	mov	r2, r5
 800b092:	4616      	mov	r6, r2
 800b094:	3201      	adds	r2, #1
 800b096:	7830      	ldrb	r0, [r6, #0]
 800b098:	f7ff ff8a 	bl	800afb0 <__hexdig_fun>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	d1f8      	bne.n	800b092 <__gethex+0xb6>
 800b0a0:	1bad      	subs	r5, r5, r6
 800b0a2:	00ad      	lsls	r5, r5, #2
 800b0a4:	e004      	b.n	800b0b0 <__gethex+0xd4>
 800b0a6:	2400      	movs	r4, #0
 800b0a8:	4625      	mov	r5, r4
 800b0aa:	e7e0      	b.n	800b06e <__gethex+0x92>
 800b0ac:	2d00      	cmp	r5, #0
 800b0ae:	d1f7      	bne.n	800b0a0 <__gethex+0xc4>
 800b0b0:	7833      	ldrb	r3, [r6, #0]
 800b0b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b0b6:	2b50      	cmp	r3, #80	; 0x50
 800b0b8:	d13b      	bne.n	800b132 <__gethex+0x156>
 800b0ba:	7873      	ldrb	r3, [r6, #1]
 800b0bc:	2b2b      	cmp	r3, #43	; 0x2b
 800b0be:	d02c      	beq.n	800b11a <__gethex+0x13e>
 800b0c0:	2b2d      	cmp	r3, #45	; 0x2d
 800b0c2:	d02e      	beq.n	800b122 <__gethex+0x146>
 800b0c4:	1c71      	adds	r1, r6, #1
 800b0c6:	f04f 0900 	mov.w	r9, #0
 800b0ca:	7808      	ldrb	r0, [r1, #0]
 800b0cc:	f7ff ff70 	bl	800afb0 <__hexdig_fun>
 800b0d0:	1e43      	subs	r3, r0, #1
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	2b18      	cmp	r3, #24
 800b0d6:	d82c      	bhi.n	800b132 <__gethex+0x156>
 800b0d8:	f1a0 0210 	sub.w	r2, r0, #16
 800b0dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b0e0:	f7ff ff66 	bl	800afb0 <__hexdig_fun>
 800b0e4:	1e43      	subs	r3, r0, #1
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	2b18      	cmp	r3, #24
 800b0ea:	d91d      	bls.n	800b128 <__gethex+0x14c>
 800b0ec:	f1b9 0f00 	cmp.w	r9, #0
 800b0f0:	d000      	beq.n	800b0f4 <__gethex+0x118>
 800b0f2:	4252      	negs	r2, r2
 800b0f4:	4415      	add	r5, r2
 800b0f6:	f8cb 1000 	str.w	r1, [fp]
 800b0fa:	b1e4      	cbz	r4, 800b136 <__gethex+0x15a>
 800b0fc:	9b00      	ldr	r3, [sp, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	bf14      	ite	ne
 800b102:	2700      	movne	r7, #0
 800b104:	2706      	moveq	r7, #6
 800b106:	4638      	mov	r0, r7
 800b108:	b009      	add	sp, #36	; 0x24
 800b10a:	ecbd 8b02 	vpop	{d8}
 800b10e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b112:	463e      	mov	r6, r7
 800b114:	4625      	mov	r5, r4
 800b116:	2401      	movs	r4, #1
 800b118:	e7ca      	b.n	800b0b0 <__gethex+0xd4>
 800b11a:	f04f 0900 	mov.w	r9, #0
 800b11e:	1cb1      	adds	r1, r6, #2
 800b120:	e7d3      	b.n	800b0ca <__gethex+0xee>
 800b122:	f04f 0901 	mov.w	r9, #1
 800b126:	e7fa      	b.n	800b11e <__gethex+0x142>
 800b128:	230a      	movs	r3, #10
 800b12a:	fb03 0202 	mla	r2, r3, r2, r0
 800b12e:	3a10      	subs	r2, #16
 800b130:	e7d4      	b.n	800b0dc <__gethex+0x100>
 800b132:	4631      	mov	r1, r6
 800b134:	e7df      	b.n	800b0f6 <__gethex+0x11a>
 800b136:	1bf3      	subs	r3, r6, r7
 800b138:	3b01      	subs	r3, #1
 800b13a:	4621      	mov	r1, r4
 800b13c:	2b07      	cmp	r3, #7
 800b13e:	dc0b      	bgt.n	800b158 <__gethex+0x17c>
 800b140:	ee18 0a10 	vmov	r0, s16
 800b144:	f000 fa82 	bl	800b64c <_Balloc>
 800b148:	4604      	mov	r4, r0
 800b14a:	b940      	cbnz	r0, 800b15e <__gethex+0x182>
 800b14c:	4b65      	ldr	r3, [pc, #404]	; (800b2e4 <__gethex+0x308>)
 800b14e:	4602      	mov	r2, r0
 800b150:	21de      	movs	r1, #222	; 0xde
 800b152:	4865      	ldr	r0, [pc, #404]	; (800b2e8 <__gethex+0x30c>)
 800b154:	f001 fda6 	bl	800cca4 <__assert_func>
 800b158:	3101      	adds	r1, #1
 800b15a:	105b      	asrs	r3, r3, #1
 800b15c:	e7ee      	b.n	800b13c <__gethex+0x160>
 800b15e:	f100 0914 	add.w	r9, r0, #20
 800b162:	f04f 0b00 	mov.w	fp, #0
 800b166:	f1ca 0301 	rsb	r3, sl, #1
 800b16a:	f8cd 9008 	str.w	r9, [sp, #8]
 800b16e:	f8cd b000 	str.w	fp, [sp]
 800b172:	9306      	str	r3, [sp, #24]
 800b174:	42b7      	cmp	r7, r6
 800b176:	d340      	bcc.n	800b1fa <__gethex+0x21e>
 800b178:	9802      	ldr	r0, [sp, #8]
 800b17a:	9b00      	ldr	r3, [sp, #0]
 800b17c:	f840 3b04 	str.w	r3, [r0], #4
 800b180:	eba0 0009 	sub.w	r0, r0, r9
 800b184:	1080      	asrs	r0, r0, #2
 800b186:	0146      	lsls	r6, r0, #5
 800b188:	6120      	str	r0, [r4, #16]
 800b18a:	4618      	mov	r0, r3
 800b18c:	f000 fb54 	bl	800b838 <__hi0bits>
 800b190:	1a30      	subs	r0, r6, r0
 800b192:	f8d8 6000 	ldr.w	r6, [r8]
 800b196:	42b0      	cmp	r0, r6
 800b198:	dd63      	ble.n	800b262 <__gethex+0x286>
 800b19a:	1b87      	subs	r7, r0, r6
 800b19c:	4639      	mov	r1, r7
 800b19e:	4620      	mov	r0, r4
 800b1a0:	f000 feef 	bl	800bf82 <__any_on>
 800b1a4:	4682      	mov	sl, r0
 800b1a6:	b1a8      	cbz	r0, 800b1d4 <__gethex+0x1f8>
 800b1a8:	1e7b      	subs	r3, r7, #1
 800b1aa:	1159      	asrs	r1, r3, #5
 800b1ac:	f003 021f 	and.w	r2, r3, #31
 800b1b0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b1b4:	f04f 0a01 	mov.w	sl, #1
 800b1b8:	fa0a f202 	lsl.w	r2, sl, r2
 800b1bc:	420a      	tst	r2, r1
 800b1be:	d009      	beq.n	800b1d4 <__gethex+0x1f8>
 800b1c0:	4553      	cmp	r3, sl
 800b1c2:	dd05      	ble.n	800b1d0 <__gethex+0x1f4>
 800b1c4:	1eb9      	subs	r1, r7, #2
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	f000 fedb 	bl	800bf82 <__any_on>
 800b1cc:	2800      	cmp	r0, #0
 800b1ce:	d145      	bne.n	800b25c <__gethex+0x280>
 800b1d0:	f04f 0a02 	mov.w	sl, #2
 800b1d4:	4639      	mov	r1, r7
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f7ff fe98 	bl	800af0c <rshift>
 800b1dc:	443d      	add	r5, r7
 800b1de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b1e2:	42ab      	cmp	r3, r5
 800b1e4:	da4c      	bge.n	800b280 <__gethex+0x2a4>
 800b1e6:	ee18 0a10 	vmov	r0, s16
 800b1ea:	4621      	mov	r1, r4
 800b1ec:	f000 fa6e 	bl	800b6cc <_Bfree>
 800b1f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	6013      	str	r3, [r2, #0]
 800b1f6:	27a3      	movs	r7, #163	; 0xa3
 800b1f8:	e785      	b.n	800b106 <__gethex+0x12a>
 800b1fa:	1e73      	subs	r3, r6, #1
 800b1fc:	9a05      	ldr	r2, [sp, #20]
 800b1fe:	9303      	str	r3, [sp, #12]
 800b200:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b204:	4293      	cmp	r3, r2
 800b206:	d019      	beq.n	800b23c <__gethex+0x260>
 800b208:	f1bb 0f20 	cmp.w	fp, #32
 800b20c:	d107      	bne.n	800b21e <__gethex+0x242>
 800b20e:	9b02      	ldr	r3, [sp, #8]
 800b210:	9a00      	ldr	r2, [sp, #0]
 800b212:	f843 2b04 	str.w	r2, [r3], #4
 800b216:	9302      	str	r3, [sp, #8]
 800b218:	2300      	movs	r3, #0
 800b21a:	9300      	str	r3, [sp, #0]
 800b21c:	469b      	mov	fp, r3
 800b21e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b222:	f7ff fec5 	bl	800afb0 <__hexdig_fun>
 800b226:	9b00      	ldr	r3, [sp, #0]
 800b228:	f000 000f 	and.w	r0, r0, #15
 800b22c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b230:	4303      	orrs	r3, r0
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	f10b 0b04 	add.w	fp, fp, #4
 800b238:	9b03      	ldr	r3, [sp, #12]
 800b23a:	e00d      	b.n	800b258 <__gethex+0x27c>
 800b23c:	9b03      	ldr	r3, [sp, #12]
 800b23e:	9a06      	ldr	r2, [sp, #24]
 800b240:	4413      	add	r3, r2
 800b242:	42bb      	cmp	r3, r7
 800b244:	d3e0      	bcc.n	800b208 <__gethex+0x22c>
 800b246:	4618      	mov	r0, r3
 800b248:	9901      	ldr	r1, [sp, #4]
 800b24a:	9307      	str	r3, [sp, #28]
 800b24c:	4652      	mov	r2, sl
 800b24e:	f001 fc51 	bl	800caf4 <strncmp>
 800b252:	9b07      	ldr	r3, [sp, #28]
 800b254:	2800      	cmp	r0, #0
 800b256:	d1d7      	bne.n	800b208 <__gethex+0x22c>
 800b258:	461e      	mov	r6, r3
 800b25a:	e78b      	b.n	800b174 <__gethex+0x198>
 800b25c:	f04f 0a03 	mov.w	sl, #3
 800b260:	e7b8      	b.n	800b1d4 <__gethex+0x1f8>
 800b262:	da0a      	bge.n	800b27a <__gethex+0x29e>
 800b264:	1a37      	subs	r7, r6, r0
 800b266:	4621      	mov	r1, r4
 800b268:	ee18 0a10 	vmov	r0, s16
 800b26c:	463a      	mov	r2, r7
 800b26e:	f000 fc49 	bl	800bb04 <__lshift>
 800b272:	1bed      	subs	r5, r5, r7
 800b274:	4604      	mov	r4, r0
 800b276:	f100 0914 	add.w	r9, r0, #20
 800b27a:	f04f 0a00 	mov.w	sl, #0
 800b27e:	e7ae      	b.n	800b1de <__gethex+0x202>
 800b280:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b284:	42a8      	cmp	r0, r5
 800b286:	dd72      	ble.n	800b36e <__gethex+0x392>
 800b288:	1b45      	subs	r5, r0, r5
 800b28a:	42ae      	cmp	r6, r5
 800b28c:	dc36      	bgt.n	800b2fc <__gethex+0x320>
 800b28e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b292:	2b02      	cmp	r3, #2
 800b294:	d02a      	beq.n	800b2ec <__gethex+0x310>
 800b296:	2b03      	cmp	r3, #3
 800b298:	d02c      	beq.n	800b2f4 <__gethex+0x318>
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	d115      	bne.n	800b2ca <__gethex+0x2ee>
 800b29e:	42ae      	cmp	r6, r5
 800b2a0:	d113      	bne.n	800b2ca <__gethex+0x2ee>
 800b2a2:	2e01      	cmp	r6, #1
 800b2a4:	d10b      	bne.n	800b2be <__gethex+0x2e2>
 800b2a6:	9a04      	ldr	r2, [sp, #16]
 800b2a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b2ac:	6013      	str	r3, [r2, #0]
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	6123      	str	r3, [r4, #16]
 800b2b2:	f8c9 3000 	str.w	r3, [r9]
 800b2b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2b8:	2762      	movs	r7, #98	; 0x62
 800b2ba:	601c      	str	r4, [r3, #0]
 800b2bc:	e723      	b.n	800b106 <__gethex+0x12a>
 800b2be:	1e71      	subs	r1, r6, #1
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f000 fe5e 	bl	800bf82 <__any_on>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d1ed      	bne.n	800b2a6 <__gethex+0x2ca>
 800b2ca:	ee18 0a10 	vmov	r0, s16
 800b2ce:	4621      	mov	r1, r4
 800b2d0:	f000 f9fc 	bl	800b6cc <_Bfree>
 800b2d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	6013      	str	r3, [r2, #0]
 800b2da:	2750      	movs	r7, #80	; 0x50
 800b2dc:	e713      	b.n	800b106 <__gethex+0x12a>
 800b2de:	bf00      	nop
 800b2e0:	0800dac8 	.word	0x0800dac8
 800b2e4:	0800da4b 	.word	0x0800da4b
 800b2e8:	0800da5c 	.word	0x0800da5c
 800b2ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d1eb      	bne.n	800b2ca <__gethex+0x2ee>
 800b2f2:	e7d8      	b.n	800b2a6 <__gethex+0x2ca>
 800b2f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d1d5      	bne.n	800b2a6 <__gethex+0x2ca>
 800b2fa:	e7e6      	b.n	800b2ca <__gethex+0x2ee>
 800b2fc:	1e6f      	subs	r7, r5, #1
 800b2fe:	f1ba 0f00 	cmp.w	sl, #0
 800b302:	d131      	bne.n	800b368 <__gethex+0x38c>
 800b304:	b127      	cbz	r7, 800b310 <__gethex+0x334>
 800b306:	4639      	mov	r1, r7
 800b308:	4620      	mov	r0, r4
 800b30a:	f000 fe3a 	bl	800bf82 <__any_on>
 800b30e:	4682      	mov	sl, r0
 800b310:	117b      	asrs	r3, r7, #5
 800b312:	2101      	movs	r1, #1
 800b314:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b318:	f007 071f 	and.w	r7, r7, #31
 800b31c:	fa01 f707 	lsl.w	r7, r1, r7
 800b320:	421f      	tst	r7, r3
 800b322:	4629      	mov	r1, r5
 800b324:	4620      	mov	r0, r4
 800b326:	bf18      	it	ne
 800b328:	f04a 0a02 	orrne.w	sl, sl, #2
 800b32c:	1b76      	subs	r6, r6, r5
 800b32e:	f7ff fded 	bl	800af0c <rshift>
 800b332:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b336:	2702      	movs	r7, #2
 800b338:	f1ba 0f00 	cmp.w	sl, #0
 800b33c:	d048      	beq.n	800b3d0 <__gethex+0x3f4>
 800b33e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b342:	2b02      	cmp	r3, #2
 800b344:	d015      	beq.n	800b372 <__gethex+0x396>
 800b346:	2b03      	cmp	r3, #3
 800b348:	d017      	beq.n	800b37a <__gethex+0x39e>
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d109      	bne.n	800b362 <__gethex+0x386>
 800b34e:	f01a 0f02 	tst.w	sl, #2
 800b352:	d006      	beq.n	800b362 <__gethex+0x386>
 800b354:	f8d9 0000 	ldr.w	r0, [r9]
 800b358:	ea4a 0a00 	orr.w	sl, sl, r0
 800b35c:	f01a 0f01 	tst.w	sl, #1
 800b360:	d10e      	bne.n	800b380 <__gethex+0x3a4>
 800b362:	f047 0710 	orr.w	r7, r7, #16
 800b366:	e033      	b.n	800b3d0 <__gethex+0x3f4>
 800b368:	f04f 0a01 	mov.w	sl, #1
 800b36c:	e7d0      	b.n	800b310 <__gethex+0x334>
 800b36e:	2701      	movs	r7, #1
 800b370:	e7e2      	b.n	800b338 <__gethex+0x35c>
 800b372:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b374:	f1c3 0301 	rsb	r3, r3, #1
 800b378:	9315      	str	r3, [sp, #84]	; 0x54
 800b37a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d0f0      	beq.n	800b362 <__gethex+0x386>
 800b380:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b384:	f104 0314 	add.w	r3, r4, #20
 800b388:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b38c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b390:	f04f 0c00 	mov.w	ip, #0
 800b394:	4618      	mov	r0, r3
 800b396:	f853 2b04 	ldr.w	r2, [r3], #4
 800b39a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b39e:	d01c      	beq.n	800b3da <__gethex+0x3fe>
 800b3a0:	3201      	adds	r2, #1
 800b3a2:	6002      	str	r2, [r0, #0]
 800b3a4:	2f02      	cmp	r7, #2
 800b3a6:	f104 0314 	add.w	r3, r4, #20
 800b3aa:	d13f      	bne.n	800b42c <__gethex+0x450>
 800b3ac:	f8d8 2000 	ldr.w	r2, [r8]
 800b3b0:	3a01      	subs	r2, #1
 800b3b2:	42b2      	cmp	r2, r6
 800b3b4:	d10a      	bne.n	800b3cc <__gethex+0x3f0>
 800b3b6:	1171      	asrs	r1, r6, #5
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b3be:	f006 061f 	and.w	r6, r6, #31
 800b3c2:	fa02 f606 	lsl.w	r6, r2, r6
 800b3c6:	421e      	tst	r6, r3
 800b3c8:	bf18      	it	ne
 800b3ca:	4617      	movne	r7, r2
 800b3cc:	f047 0720 	orr.w	r7, r7, #32
 800b3d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b3d2:	601c      	str	r4, [r3, #0]
 800b3d4:	9b04      	ldr	r3, [sp, #16]
 800b3d6:	601d      	str	r5, [r3, #0]
 800b3d8:	e695      	b.n	800b106 <__gethex+0x12a>
 800b3da:	4299      	cmp	r1, r3
 800b3dc:	f843 cc04 	str.w	ip, [r3, #-4]
 800b3e0:	d8d8      	bhi.n	800b394 <__gethex+0x3b8>
 800b3e2:	68a3      	ldr	r3, [r4, #8]
 800b3e4:	459b      	cmp	fp, r3
 800b3e6:	db19      	blt.n	800b41c <__gethex+0x440>
 800b3e8:	6861      	ldr	r1, [r4, #4]
 800b3ea:	ee18 0a10 	vmov	r0, s16
 800b3ee:	3101      	adds	r1, #1
 800b3f0:	f000 f92c 	bl	800b64c <_Balloc>
 800b3f4:	4681      	mov	r9, r0
 800b3f6:	b918      	cbnz	r0, 800b400 <__gethex+0x424>
 800b3f8:	4b1a      	ldr	r3, [pc, #104]	; (800b464 <__gethex+0x488>)
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	2184      	movs	r1, #132	; 0x84
 800b3fe:	e6a8      	b.n	800b152 <__gethex+0x176>
 800b400:	6922      	ldr	r2, [r4, #16]
 800b402:	3202      	adds	r2, #2
 800b404:	f104 010c 	add.w	r1, r4, #12
 800b408:	0092      	lsls	r2, r2, #2
 800b40a:	300c      	adds	r0, #12
 800b40c:	f7fd f9a2 	bl	8008754 <memcpy>
 800b410:	4621      	mov	r1, r4
 800b412:	ee18 0a10 	vmov	r0, s16
 800b416:	f000 f959 	bl	800b6cc <_Bfree>
 800b41a:	464c      	mov	r4, r9
 800b41c:	6923      	ldr	r3, [r4, #16]
 800b41e:	1c5a      	adds	r2, r3, #1
 800b420:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b424:	6122      	str	r2, [r4, #16]
 800b426:	2201      	movs	r2, #1
 800b428:	615a      	str	r2, [r3, #20]
 800b42a:	e7bb      	b.n	800b3a4 <__gethex+0x3c8>
 800b42c:	6922      	ldr	r2, [r4, #16]
 800b42e:	455a      	cmp	r2, fp
 800b430:	dd0b      	ble.n	800b44a <__gethex+0x46e>
 800b432:	2101      	movs	r1, #1
 800b434:	4620      	mov	r0, r4
 800b436:	f7ff fd69 	bl	800af0c <rshift>
 800b43a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b43e:	3501      	adds	r5, #1
 800b440:	42ab      	cmp	r3, r5
 800b442:	f6ff aed0 	blt.w	800b1e6 <__gethex+0x20a>
 800b446:	2701      	movs	r7, #1
 800b448:	e7c0      	b.n	800b3cc <__gethex+0x3f0>
 800b44a:	f016 061f 	ands.w	r6, r6, #31
 800b44e:	d0fa      	beq.n	800b446 <__gethex+0x46a>
 800b450:	449a      	add	sl, r3
 800b452:	f1c6 0620 	rsb	r6, r6, #32
 800b456:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b45a:	f000 f9ed 	bl	800b838 <__hi0bits>
 800b45e:	42b0      	cmp	r0, r6
 800b460:	dbe7      	blt.n	800b432 <__gethex+0x456>
 800b462:	e7f0      	b.n	800b446 <__gethex+0x46a>
 800b464:	0800da4b 	.word	0x0800da4b

0800b468 <L_shift>:
 800b468:	f1c2 0208 	rsb	r2, r2, #8
 800b46c:	0092      	lsls	r2, r2, #2
 800b46e:	b570      	push	{r4, r5, r6, lr}
 800b470:	f1c2 0620 	rsb	r6, r2, #32
 800b474:	6843      	ldr	r3, [r0, #4]
 800b476:	6804      	ldr	r4, [r0, #0]
 800b478:	fa03 f506 	lsl.w	r5, r3, r6
 800b47c:	432c      	orrs	r4, r5
 800b47e:	40d3      	lsrs	r3, r2
 800b480:	6004      	str	r4, [r0, #0]
 800b482:	f840 3f04 	str.w	r3, [r0, #4]!
 800b486:	4288      	cmp	r0, r1
 800b488:	d3f4      	bcc.n	800b474 <L_shift+0xc>
 800b48a:	bd70      	pop	{r4, r5, r6, pc}

0800b48c <__match>:
 800b48c:	b530      	push	{r4, r5, lr}
 800b48e:	6803      	ldr	r3, [r0, #0]
 800b490:	3301      	adds	r3, #1
 800b492:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b496:	b914      	cbnz	r4, 800b49e <__match+0x12>
 800b498:	6003      	str	r3, [r0, #0]
 800b49a:	2001      	movs	r0, #1
 800b49c:	bd30      	pop	{r4, r5, pc}
 800b49e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b4a6:	2d19      	cmp	r5, #25
 800b4a8:	bf98      	it	ls
 800b4aa:	3220      	addls	r2, #32
 800b4ac:	42a2      	cmp	r2, r4
 800b4ae:	d0f0      	beq.n	800b492 <__match+0x6>
 800b4b0:	2000      	movs	r0, #0
 800b4b2:	e7f3      	b.n	800b49c <__match+0x10>

0800b4b4 <__hexnan>:
 800b4b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b8:	680b      	ldr	r3, [r1, #0]
 800b4ba:	6801      	ldr	r1, [r0, #0]
 800b4bc:	115e      	asrs	r6, r3, #5
 800b4be:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b4c2:	f013 031f 	ands.w	r3, r3, #31
 800b4c6:	b087      	sub	sp, #28
 800b4c8:	bf18      	it	ne
 800b4ca:	3604      	addne	r6, #4
 800b4cc:	2500      	movs	r5, #0
 800b4ce:	1f37      	subs	r7, r6, #4
 800b4d0:	4682      	mov	sl, r0
 800b4d2:	4690      	mov	r8, r2
 800b4d4:	9301      	str	r3, [sp, #4]
 800b4d6:	f846 5c04 	str.w	r5, [r6, #-4]
 800b4da:	46b9      	mov	r9, r7
 800b4dc:	463c      	mov	r4, r7
 800b4de:	9502      	str	r5, [sp, #8]
 800b4e0:	46ab      	mov	fp, r5
 800b4e2:	784a      	ldrb	r2, [r1, #1]
 800b4e4:	1c4b      	adds	r3, r1, #1
 800b4e6:	9303      	str	r3, [sp, #12]
 800b4e8:	b342      	cbz	r2, 800b53c <__hexnan+0x88>
 800b4ea:	4610      	mov	r0, r2
 800b4ec:	9105      	str	r1, [sp, #20]
 800b4ee:	9204      	str	r2, [sp, #16]
 800b4f0:	f7ff fd5e 	bl	800afb0 <__hexdig_fun>
 800b4f4:	2800      	cmp	r0, #0
 800b4f6:	d14f      	bne.n	800b598 <__hexnan+0xe4>
 800b4f8:	9a04      	ldr	r2, [sp, #16]
 800b4fa:	9905      	ldr	r1, [sp, #20]
 800b4fc:	2a20      	cmp	r2, #32
 800b4fe:	d818      	bhi.n	800b532 <__hexnan+0x7e>
 800b500:	9b02      	ldr	r3, [sp, #8]
 800b502:	459b      	cmp	fp, r3
 800b504:	dd13      	ble.n	800b52e <__hexnan+0x7a>
 800b506:	454c      	cmp	r4, r9
 800b508:	d206      	bcs.n	800b518 <__hexnan+0x64>
 800b50a:	2d07      	cmp	r5, #7
 800b50c:	dc04      	bgt.n	800b518 <__hexnan+0x64>
 800b50e:	462a      	mov	r2, r5
 800b510:	4649      	mov	r1, r9
 800b512:	4620      	mov	r0, r4
 800b514:	f7ff ffa8 	bl	800b468 <L_shift>
 800b518:	4544      	cmp	r4, r8
 800b51a:	d950      	bls.n	800b5be <__hexnan+0x10a>
 800b51c:	2300      	movs	r3, #0
 800b51e:	f1a4 0904 	sub.w	r9, r4, #4
 800b522:	f844 3c04 	str.w	r3, [r4, #-4]
 800b526:	f8cd b008 	str.w	fp, [sp, #8]
 800b52a:	464c      	mov	r4, r9
 800b52c:	461d      	mov	r5, r3
 800b52e:	9903      	ldr	r1, [sp, #12]
 800b530:	e7d7      	b.n	800b4e2 <__hexnan+0x2e>
 800b532:	2a29      	cmp	r2, #41	; 0x29
 800b534:	d156      	bne.n	800b5e4 <__hexnan+0x130>
 800b536:	3102      	adds	r1, #2
 800b538:	f8ca 1000 	str.w	r1, [sl]
 800b53c:	f1bb 0f00 	cmp.w	fp, #0
 800b540:	d050      	beq.n	800b5e4 <__hexnan+0x130>
 800b542:	454c      	cmp	r4, r9
 800b544:	d206      	bcs.n	800b554 <__hexnan+0xa0>
 800b546:	2d07      	cmp	r5, #7
 800b548:	dc04      	bgt.n	800b554 <__hexnan+0xa0>
 800b54a:	462a      	mov	r2, r5
 800b54c:	4649      	mov	r1, r9
 800b54e:	4620      	mov	r0, r4
 800b550:	f7ff ff8a 	bl	800b468 <L_shift>
 800b554:	4544      	cmp	r4, r8
 800b556:	d934      	bls.n	800b5c2 <__hexnan+0x10e>
 800b558:	f1a8 0204 	sub.w	r2, r8, #4
 800b55c:	4623      	mov	r3, r4
 800b55e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b562:	f842 1f04 	str.w	r1, [r2, #4]!
 800b566:	429f      	cmp	r7, r3
 800b568:	d2f9      	bcs.n	800b55e <__hexnan+0xaa>
 800b56a:	1b3b      	subs	r3, r7, r4
 800b56c:	f023 0303 	bic.w	r3, r3, #3
 800b570:	3304      	adds	r3, #4
 800b572:	3401      	adds	r4, #1
 800b574:	3e03      	subs	r6, #3
 800b576:	42b4      	cmp	r4, r6
 800b578:	bf88      	it	hi
 800b57a:	2304      	movhi	r3, #4
 800b57c:	4443      	add	r3, r8
 800b57e:	2200      	movs	r2, #0
 800b580:	f843 2b04 	str.w	r2, [r3], #4
 800b584:	429f      	cmp	r7, r3
 800b586:	d2fb      	bcs.n	800b580 <__hexnan+0xcc>
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	b91b      	cbnz	r3, 800b594 <__hexnan+0xe0>
 800b58c:	4547      	cmp	r7, r8
 800b58e:	d127      	bne.n	800b5e0 <__hexnan+0x12c>
 800b590:	2301      	movs	r3, #1
 800b592:	603b      	str	r3, [r7, #0]
 800b594:	2005      	movs	r0, #5
 800b596:	e026      	b.n	800b5e6 <__hexnan+0x132>
 800b598:	3501      	adds	r5, #1
 800b59a:	2d08      	cmp	r5, #8
 800b59c:	f10b 0b01 	add.w	fp, fp, #1
 800b5a0:	dd06      	ble.n	800b5b0 <__hexnan+0xfc>
 800b5a2:	4544      	cmp	r4, r8
 800b5a4:	d9c3      	bls.n	800b52e <__hexnan+0x7a>
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5ac:	2501      	movs	r5, #1
 800b5ae:	3c04      	subs	r4, #4
 800b5b0:	6822      	ldr	r2, [r4, #0]
 800b5b2:	f000 000f 	and.w	r0, r0, #15
 800b5b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b5ba:	6022      	str	r2, [r4, #0]
 800b5bc:	e7b7      	b.n	800b52e <__hexnan+0x7a>
 800b5be:	2508      	movs	r5, #8
 800b5c0:	e7b5      	b.n	800b52e <__hexnan+0x7a>
 800b5c2:	9b01      	ldr	r3, [sp, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d0df      	beq.n	800b588 <__hexnan+0xd4>
 800b5c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5cc:	f1c3 0320 	rsb	r3, r3, #32
 800b5d0:	fa22 f303 	lsr.w	r3, r2, r3
 800b5d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b5d8:	401a      	ands	r2, r3
 800b5da:	f846 2c04 	str.w	r2, [r6, #-4]
 800b5de:	e7d3      	b.n	800b588 <__hexnan+0xd4>
 800b5e0:	3f04      	subs	r7, #4
 800b5e2:	e7d1      	b.n	800b588 <__hexnan+0xd4>
 800b5e4:	2004      	movs	r0, #4
 800b5e6:	b007      	add	sp, #28
 800b5e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b5ec <_localeconv_r>:
 800b5ec:	4800      	ldr	r0, [pc, #0]	; (800b5f0 <_localeconv_r+0x4>)
 800b5ee:	4770      	bx	lr
 800b5f0:	200001b0 	.word	0x200001b0

0800b5f4 <_lseek_r>:
 800b5f4:	b538      	push	{r3, r4, r5, lr}
 800b5f6:	4d07      	ldr	r5, [pc, #28]	; (800b614 <_lseek_r+0x20>)
 800b5f8:	4604      	mov	r4, r0
 800b5fa:	4608      	mov	r0, r1
 800b5fc:	4611      	mov	r1, r2
 800b5fe:	2200      	movs	r2, #0
 800b600:	602a      	str	r2, [r5, #0]
 800b602:	461a      	mov	r2, r3
 800b604:	f7f7 fa56 	bl	8002ab4 <_lseek>
 800b608:	1c43      	adds	r3, r0, #1
 800b60a:	d102      	bne.n	800b612 <_lseek_r+0x1e>
 800b60c:	682b      	ldr	r3, [r5, #0]
 800b60e:	b103      	cbz	r3, 800b612 <_lseek_r+0x1e>
 800b610:	6023      	str	r3, [r4, #0]
 800b612:	bd38      	pop	{r3, r4, r5, pc}
 800b614:	200008c0 	.word	0x200008c0

0800b618 <malloc>:
 800b618:	4b02      	ldr	r3, [pc, #8]	; (800b624 <malloc+0xc>)
 800b61a:	4601      	mov	r1, r0
 800b61c:	6818      	ldr	r0, [r3, #0]
 800b61e:	f000 bd31 	b.w	800c084 <_malloc_r>
 800b622:	bf00      	nop
 800b624:	20000058 	.word	0x20000058

0800b628 <__ascii_mbtowc>:
 800b628:	b082      	sub	sp, #8
 800b62a:	b901      	cbnz	r1, 800b62e <__ascii_mbtowc+0x6>
 800b62c:	a901      	add	r1, sp, #4
 800b62e:	b142      	cbz	r2, 800b642 <__ascii_mbtowc+0x1a>
 800b630:	b14b      	cbz	r3, 800b646 <__ascii_mbtowc+0x1e>
 800b632:	7813      	ldrb	r3, [r2, #0]
 800b634:	600b      	str	r3, [r1, #0]
 800b636:	7812      	ldrb	r2, [r2, #0]
 800b638:	1e10      	subs	r0, r2, #0
 800b63a:	bf18      	it	ne
 800b63c:	2001      	movne	r0, #1
 800b63e:	b002      	add	sp, #8
 800b640:	4770      	bx	lr
 800b642:	4610      	mov	r0, r2
 800b644:	e7fb      	b.n	800b63e <__ascii_mbtowc+0x16>
 800b646:	f06f 0001 	mvn.w	r0, #1
 800b64a:	e7f8      	b.n	800b63e <__ascii_mbtowc+0x16>

0800b64c <_Balloc>:
 800b64c:	b570      	push	{r4, r5, r6, lr}
 800b64e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b650:	4604      	mov	r4, r0
 800b652:	460d      	mov	r5, r1
 800b654:	b976      	cbnz	r6, 800b674 <_Balloc+0x28>
 800b656:	2010      	movs	r0, #16
 800b658:	f7ff ffde 	bl	800b618 <malloc>
 800b65c:	4602      	mov	r2, r0
 800b65e:	6260      	str	r0, [r4, #36]	; 0x24
 800b660:	b920      	cbnz	r0, 800b66c <_Balloc+0x20>
 800b662:	4b18      	ldr	r3, [pc, #96]	; (800b6c4 <_Balloc+0x78>)
 800b664:	4818      	ldr	r0, [pc, #96]	; (800b6c8 <_Balloc+0x7c>)
 800b666:	2166      	movs	r1, #102	; 0x66
 800b668:	f001 fb1c 	bl	800cca4 <__assert_func>
 800b66c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b670:	6006      	str	r6, [r0, #0]
 800b672:	60c6      	str	r6, [r0, #12]
 800b674:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b676:	68f3      	ldr	r3, [r6, #12]
 800b678:	b183      	cbz	r3, 800b69c <_Balloc+0x50>
 800b67a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b67c:	68db      	ldr	r3, [r3, #12]
 800b67e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b682:	b9b8      	cbnz	r0, 800b6b4 <_Balloc+0x68>
 800b684:	2101      	movs	r1, #1
 800b686:	fa01 f605 	lsl.w	r6, r1, r5
 800b68a:	1d72      	adds	r2, r6, #5
 800b68c:	0092      	lsls	r2, r2, #2
 800b68e:	4620      	mov	r0, r4
 800b690:	f000 fc98 	bl	800bfc4 <_calloc_r>
 800b694:	b160      	cbz	r0, 800b6b0 <_Balloc+0x64>
 800b696:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b69a:	e00e      	b.n	800b6ba <_Balloc+0x6e>
 800b69c:	2221      	movs	r2, #33	; 0x21
 800b69e:	2104      	movs	r1, #4
 800b6a0:	4620      	mov	r0, r4
 800b6a2:	f000 fc8f 	bl	800bfc4 <_calloc_r>
 800b6a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6a8:	60f0      	str	r0, [r6, #12]
 800b6aa:	68db      	ldr	r3, [r3, #12]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d1e4      	bne.n	800b67a <_Balloc+0x2e>
 800b6b0:	2000      	movs	r0, #0
 800b6b2:	bd70      	pop	{r4, r5, r6, pc}
 800b6b4:	6802      	ldr	r2, [r0, #0]
 800b6b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6c0:	e7f7      	b.n	800b6b2 <_Balloc+0x66>
 800b6c2:	bf00      	nop
 800b6c4:	0800d9d5 	.word	0x0800d9d5
 800b6c8:	0800dadc 	.word	0x0800dadc

0800b6cc <_Bfree>:
 800b6cc:	b570      	push	{r4, r5, r6, lr}
 800b6ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b6d0:	4605      	mov	r5, r0
 800b6d2:	460c      	mov	r4, r1
 800b6d4:	b976      	cbnz	r6, 800b6f4 <_Bfree+0x28>
 800b6d6:	2010      	movs	r0, #16
 800b6d8:	f7ff ff9e 	bl	800b618 <malloc>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	6268      	str	r0, [r5, #36]	; 0x24
 800b6e0:	b920      	cbnz	r0, 800b6ec <_Bfree+0x20>
 800b6e2:	4b09      	ldr	r3, [pc, #36]	; (800b708 <_Bfree+0x3c>)
 800b6e4:	4809      	ldr	r0, [pc, #36]	; (800b70c <_Bfree+0x40>)
 800b6e6:	218a      	movs	r1, #138	; 0x8a
 800b6e8:	f001 fadc 	bl	800cca4 <__assert_func>
 800b6ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6f0:	6006      	str	r6, [r0, #0]
 800b6f2:	60c6      	str	r6, [r0, #12]
 800b6f4:	b13c      	cbz	r4, 800b706 <_Bfree+0x3a>
 800b6f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b6f8:	6862      	ldr	r2, [r4, #4]
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b700:	6021      	str	r1, [r4, #0]
 800b702:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b706:	bd70      	pop	{r4, r5, r6, pc}
 800b708:	0800d9d5 	.word	0x0800d9d5
 800b70c:	0800dadc 	.word	0x0800dadc

0800b710 <__multadd>:
 800b710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b714:	690e      	ldr	r6, [r1, #16]
 800b716:	4607      	mov	r7, r0
 800b718:	4698      	mov	r8, r3
 800b71a:	460c      	mov	r4, r1
 800b71c:	f101 0014 	add.w	r0, r1, #20
 800b720:	2300      	movs	r3, #0
 800b722:	6805      	ldr	r5, [r0, #0]
 800b724:	b2a9      	uxth	r1, r5
 800b726:	fb02 8101 	mla	r1, r2, r1, r8
 800b72a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b72e:	0c2d      	lsrs	r5, r5, #16
 800b730:	fb02 c505 	mla	r5, r2, r5, ip
 800b734:	b289      	uxth	r1, r1
 800b736:	3301      	adds	r3, #1
 800b738:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b73c:	429e      	cmp	r6, r3
 800b73e:	f840 1b04 	str.w	r1, [r0], #4
 800b742:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b746:	dcec      	bgt.n	800b722 <__multadd+0x12>
 800b748:	f1b8 0f00 	cmp.w	r8, #0
 800b74c:	d022      	beq.n	800b794 <__multadd+0x84>
 800b74e:	68a3      	ldr	r3, [r4, #8]
 800b750:	42b3      	cmp	r3, r6
 800b752:	dc19      	bgt.n	800b788 <__multadd+0x78>
 800b754:	6861      	ldr	r1, [r4, #4]
 800b756:	4638      	mov	r0, r7
 800b758:	3101      	adds	r1, #1
 800b75a:	f7ff ff77 	bl	800b64c <_Balloc>
 800b75e:	4605      	mov	r5, r0
 800b760:	b928      	cbnz	r0, 800b76e <__multadd+0x5e>
 800b762:	4602      	mov	r2, r0
 800b764:	4b0d      	ldr	r3, [pc, #52]	; (800b79c <__multadd+0x8c>)
 800b766:	480e      	ldr	r0, [pc, #56]	; (800b7a0 <__multadd+0x90>)
 800b768:	21b5      	movs	r1, #181	; 0xb5
 800b76a:	f001 fa9b 	bl	800cca4 <__assert_func>
 800b76e:	6922      	ldr	r2, [r4, #16]
 800b770:	3202      	adds	r2, #2
 800b772:	f104 010c 	add.w	r1, r4, #12
 800b776:	0092      	lsls	r2, r2, #2
 800b778:	300c      	adds	r0, #12
 800b77a:	f7fc ffeb 	bl	8008754 <memcpy>
 800b77e:	4621      	mov	r1, r4
 800b780:	4638      	mov	r0, r7
 800b782:	f7ff ffa3 	bl	800b6cc <_Bfree>
 800b786:	462c      	mov	r4, r5
 800b788:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b78c:	3601      	adds	r6, #1
 800b78e:	f8c3 8014 	str.w	r8, [r3, #20]
 800b792:	6126      	str	r6, [r4, #16]
 800b794:	4620      	mov	r0, r4
 800b796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b79a:	bf00      	nop
 800b79c:	0800da4b 	.word	0x0800da4b
 800b7a0:	0800dadc 	.word	0x0800dadc

0800b7a4 <__s2b>:
 800b7a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7a8:	460c      	mov	r4, r1
 800b7aa:	4615      	mov	r5, r2
 800b7ac:	461f      	mov	r7, r3
 800b7ae:	2209      	movs	r2, #9
 800b7b0:	3308      	adds	r3, #8
 800b7b2:	4606      	mov	r6, r0
 800b7b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	db09      	blt.n	800b7d4 <__s2b+0x30>
 800b7c0:	4630      	mov	r0, r6
 800b7c2:	f7ff ff43 	bl	800b64c <_Balloc>
 800b7c6:	b940      	cbnz	r0, 800b7da <__s2b+0x36>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	4b19      	ldr	r3, [pc, #100]	; (800b830 <__s2b+0x8c>)
 800b7cc:	4819      	ldr	r0, [pc, #100]	; (800b834 <__s2b+0x90>)
 800b7ce:	21ce      	movs	r1, #206	; 0xce
 800b7d0:	f001 fa68 	bl	800cca4 <__assert_func>
 800b7d4:	0052      	lsls	r2, r2, #1
 800b7d6:	3101      	adds	r1, #1
 800b7d8:	e7f0      	b.n	800b7bc <__s2b+0x18>
 800b7da:	9b08      	ldr	r3, [sp, #32]
 800b7dc:	6143      	str	r3, [r0, #20]
 800b7de:	2d09      	cmp	r5, #9
 800b7e0:	f04f 0301 	mov.w	r3, #1
 800b7e4:	6103      	str	r3, [r0, #16]
 800b7e6:	dd16      	ble.n	800b816 <__s2b+0x72>
 800b7e8:	f104 0909 	add.w	r9, r4, #9
 800b7ec:	46c8      	mov	r8, r9
 800b7ee:	442c      	add	r4, r5
 800b7f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b7f4:	4601      	mov	r1, r0
 800b7f6:	3b30      	subs	r3, #48	; 0x30
 800b7f8:	220a      	movs	r2, #10
 800b7fa:	4630      	mov	r0, r6
 800b7fc:	f7ff ff88 	bl	800b710 <__multadd>
 800b800:	45a0      	cmp	r8, r4
 800b802:	d1f5      	bne.n	800b7f0 <__s2b+0x4c>
 800b804:	f1a5 0408 	sub.w	r4, r5, #8
 800b808:	444c      	add	r4, r9
 800b80a:	1b2d      	subs	r5, r5, r4
 800b80c:	1963      	adds	r3, r4, r5
 800b80e:	42bb      	cmp	r3, r7
 800b810:	db04      	blt.n	800b81c <__s2b+0x78>
 800b812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b816:	340a      	adds	r4, #10
 800b818:	2509      	movs	r5, #9
 800b81a:	e7f6      	b.n	800b80a <__s2b+0x66>
 800b81c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b820:	4601      	mov	r1, r0
 800b822:	3b30      	subs	r3, #48	; 0x30
 800b824:	220a      	movs	r2, #10
 800b826:	4630      	mov	r0, r6
 800b828:	f7ff ff72 	bl	800b710 <__multadd>
 800b82c:	e7ee      	b.n	800b80c <__s2b+0x68>
 800b82e:	bf00      	nop
 800b830:	0800da4b 	.word	0x0800da4b
 800b834:	0800dadc 	.word	0x0800dadc

0800b838 <__hi0bits>:
 800b838:	0c03      	lsrs	r3, r0, #16
 800b83a:	041b      	lsls	r3, r3, #16
 800b83c:	b9d3      	cbnz	r3, 800b874 <__hi0bits+0x3c>
 800b83e:	0400      	lsls	r0, r0, #16
 800b840:	2310      	movs	r3, #16
 800b842:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b846:	bf04      	itt	eq
 800b848:	0200      	lsleq	r0, r0, #8
 800b84a:	3308      	addeq	r3, #8
 800b84c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b850:	bf04      	itt	eq
 800b852:	0100      	lsleq	r0, r0, #4
 800b854:	3304      	addeq	r3, #4
 800b856:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b85a:	bf04      	itt	eq
 800b85c:	0080      	lsleq	r0, r0, #2
 800b85e:	3302      	addeq	r3, #2
 800b860:	2800      	cmp	r0, #0
 800b862:	db05      	blt.n	800b870 <__hi0bits+0x38>
 800b864:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b868:	f103 0301 	add.w	r3, r3, #1
 800b86c:	bf08      	it	eq
 800b86e:	2320      	moveq	r3, #32
 800b870:	4618      	mov	r0, r3
 800b872:	4770      	bx	lr
 800b874:	2300      	movs	r3, #0
 800b876:	e7e4      	b.n	800b842 <__hi0bits+0xa>

0800b878 <__lo0bits>:
 800b878:	6803      	ldr	r3, [r0, #0]
 800b87a:	f013 0207 	ands.w	r2, r3, #7
 800b87e:	4601      	mov	r1, r0
 800b880:	d00b      	beq.n	800b89a <__lo0bits+0x22>
 800b882:	07da      	lsls	r2, r3, #31
 800b884:	d424      	bmi.n	800b8d0 <__lo0bits+0x58>
 800b886:	0798      	lsls	r0, r3, #30
 800b888:	bf49      	itett	mi
 800b88a:	085b      	lsrmi	r3, r3, #1
 800b88c:	089b      	lsrpl	r3, r3, #2
 800b88e:	2001      	movmi	r0, #1
 800b890:	600b      	strmi	r3, [r1, #0]
 800b892:	bf5c      	itt	pl
 800b894:	600b      	strpl	r3, [r1, #0]
 800b896:	2002      	movpl	r0, #2
 800b898:	4770      	bx	lr
 800b89a:	b298      	uxth	r0, r3
 800b89c:	b9b0      	cbnz	r0, 800b8cc <__lo0bits+0x54>
 800b89e:	0c1b      	lsrs	r3, r3, #16
 800b8a0:	2010      	movs	r0, #16
 800b8a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b8a6:	bf04      	itt	eq
 800b8a8:	0a1b      	lsreq	r3, r3, #8
 800b8aa:	3008      	addeq	r0, #8
 800b8ac:	071a      	lsls	r2, r3, #28
 800b8ae:	bf04      	itt	eq
 800b8b0:	091b      	lsreq	r3, r3, #4
 800b8b2:	3004      	addeq	r0, #4
 800b8b4:	079a      	lsls	r2, r3, #30
 800b8b6:	bf04      	itt	eq
 800b8b8:	089b      	lsreq	r3, r3, #2
 800b8ba:	3002      	addeq	r0, #2
 800b8bc:	07da      	lsls	r2, r3, #31
 800b8be:	d403      	bmi.n	800b8c8 <__lo0bits+0x50>
 800b8c0:	085b      	lsrs	r3, r3, #1
 800b8c2:	f100 0001 	add.w	r0, r0, #1
 800b8c6:	d005      	beq.n	800b8d4 <__lo0bits+0x5c>
 800b8c8:	600b      	str	r3, [r1, #0]
 800b8ca:	4770      	bx	lr
 800b8cc:	4610      	mov	r0, r2
 800b8ce:	e7e8      	b.n	800b8a2 <__lo0bits+0x2a>
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	4770      	bx	lr
 800b8d4:	2020      	movs	r0, #32
 800b8d6:	4770      	bx	lr

0800b8d8 <__i2b>:
 800b8d8:	b510      	push	{r4, lr}
 800b8da:	460c      	mov	r4, r1
 800b8dc:	2101      	movs	r1, #1
 800b8de:	f7ff feb5 	bl	800b64c <_Balloc>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	b928      	cbnz	r0, 800b8f2 <__i2b+0x1a>
 800b8e6:	4b05      	ldr	r3, [pc, #20]	; (800b8fc <__i2b+0x24>)
 800b8e8:	4805      	ldr	r0, [pc, #20]	; (800b900 <__i2b+0x28>)
 800b8ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b8ee:	f001 f9d9 	bl	800cca4 <__assert_func>
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	6144      	str	r4, [r0, #20]
 800b8f6:	6103      	str	r3, [r0, #16]
 800b8f8:	bd10      	pop	{r4, pc}
 800b8fa:	bf00      	nop
 800b8fc:	0800da4b 	.word	0x0800da4b
 800b900:	0800dadc 	.word	0x0800dadc

0800b904 <__multiply>:
 800b904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b908:	4614      	mov	r4, r2
 800b90a:	690a      	ldr	r2, [r1, #16]
 800b90c:	6923      	ldr	r3, [r4, #16]
 800b90e:	429a      	cmp	r2, r3
 800b910:	bfb8      	it	lt
 800b912:	460b      	movlt	r3, r1
 800b914:	460d      	mov	r5, r1
 800b916:	bfbc      	itt	lt
 800b918:	4625      	movlt	r5, r4
 800b91a:	461c      	movlt	r4, r3
 800b91c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b920:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b924:	68ab      	ldr	r3, [r5, #8]
 800b926:	6869      	ldr	r1, [r5, #4]
 800b928:	eb0a 0709 	add.w	r7, sl, r9
 800b92c:	42bb      	cmp	r3, r7
 800b92e:	b085      	sub	sp, #20
 800b930:	bfb8      	it	lt
 800b932:	3101      	addlt	r1, #1
 800b934:	f7ff fe8a 	bl	800b64c <_Balloc>
 800b938:	b930      	cbnz	r0, 800b948 <__multiply+0x44>
 800b93a:	4602      	mov	r2, r0
 800b93c:	4b42      	ldr	r3, [pc, #264]	; (800ba48 <__multiply+0x144>)
 800b93e:	4843      	ldr	r0, [pc, #268]	; (800ba4c <__multiply+0x148>)
 800b940:	f240 115d 	movw	r1, #349	; 0x15d
 800b944:	f001 f9ae 	bl	800cca4 <__assert_func>
 800b948:	f100 0614 	add.w	r6, r0, #20
 800b94c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b950:	4633      	mov	r3, r6
 800b952:	2200      	movs	r2, #0
 800b954:	4543      	cmp	r3, r8
 800b956:	d31e      	bcc.n	800b996 <__multiply+0x92>
 800b958:	f105 0c14 	add.w	ip, r5, #20
 800b95c:	f104 0314 	add.w	r3, r4, #20
 800b960:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b964:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b968:	9202      	str	r2, [sp, #8]
 800b96a:	ebac 0205 	sub.w	r2, ip, r5
 800b96e:	3a15      	subs	r2, #21
 800b970:	f022 0203 	bic.w	r2, r2, #3
 800b974:	3204      	adds	r2, #4
 800b976:	f105 0115 	add.w	r1, r5, #21
 800b97a:	458c      	cmp	ip, r1
 800b97c:	bf38      	it	cc
 800b97e:	2204      	movcc	r2, #4
 800b980:	9201      	str	r2, [sp, #4]
 800b982:	9a02      	ldr	r2, [sp, #8]
 800b984:	9303      	str	r3, [sp, #12]
 800b986:	429a      	cmp	r2, r3
 800b988:	d808      	bhi.n	800b99c <__multiply+0x98>
 800b98a:	2f00      	cmp	r7, #0
 800b98c:	dc55      	bgt.n	800ba3a <__multiply+0x136>
 800b98e:	6107      	str	r7, [r0, #16]
 800b990:	b005      	add	sp, #20
 800b992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b996:	f843 2b04 	str.w	r2, [r3], #4
 800b99a:	e7db      	b.n	800b954 <__multiply+0x50>
 800b99c:	f8b3 a000 	ldrh.w	sl, [r3]
 800b9a0:	f1ba 0f00 	cmp.w	sl, #0
 800b9a4:	d020      	beq.n	800b9e8 <__multiply+0xe4>
 800b9a6:	f105 0e14 	add.w	lr, r5, #20
 800b9aa:	46b1      	mov	r9, r6
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b9b2:	f8d9 b000 	ldr.w	fp, [r9]
 800b9b6:	b2a1      	uxth	r1, r4
 800b9b8:	fa1f fb8b 	uxth.w	fp, fp
 800b9bc:	fb0a b101 	mla	r1, sl, r1, fp
 800b9c0:	4411      	add	r1, r2
 800b9c2:	f8d9 2000 	ldr.w	r2, [r9]
 800b9c6:	0c24      	lsrs	r4, r4, #16
 800b9c8:	0c12      	lsrs	r2, r2, #16
 800b9ca:	fb0a 2404 	mla	r4, sl, r4, r2
 800b9ce:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b9d2:	b289      	uxth	r1, r1
 800b9d4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b9d8:	45f4      	cmp	ip, lr
 800b9da:	f849 1b04 	str.w	r1, [r9], #4
 800b9de:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b9e2:	d8e4      	bhi.n	800b9ae <__multiply+0xaa>
 800b9e4:	9901      	ldr	r1, [sp, #4]
 800b9e6:	5072      	str	r2, [r6, r1]
 800b9e8:	9a03      	ldr	r2, [sp, #12]
 800b9ea:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b9ee:	3304      	adds	r3, #4
 800b9f0:	f1b9 0f00 	cmp.w	r9, #0
 800b9f4:	d01f      	beq.n	800ba36 <__multiply+0x132>
 800b9f6:	6834      	ldr	r4, [r6, #0]
 800b9f8:	f105 0114 	add.w	r1, r5, #20
 800b9fc:	46b6      	mov	lr, r6
 800b9fe:	f04f 0a00 	mov.w	sl, #0
 800ba02:	880a      	ldrh	r2, [r1, #0]
 800ba04:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ba08:	fb09 b202 	mla	r2, r9, r2, fp
 800ba0c:	4492      	add	sl, r2
 800ba0e:	b2a4      	uxth	r4, r4
 800ba10:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ba14:	f84e 4b04 	str.w	r4, [lr], #4
 800ba18:	f851 4b04 	ldr.w	r4, [r1], #4
 800ba1c:	f8be 2000 	ldrh.w	r2, [lr]
 800ba20:	0c24      	lsrs	r4, r4, #16
 800ba22:	fb09 2404 	mla	r4, r9, r4, r2
 800ba26:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ba2a:	458c      	cmp	ip, r1
 800ba2c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ba30:	d8e7      	bhi.n	800ba02 <__multiply+0xfe>
 800ba32:	9a01      	ldr	r2, [sp, #4]
 800ba34:	50b4      	str	r4, [r6, r2]
 800ba36:	3604      	adds	r6, #4
 800ba38:	e7a3      	b.n	800b982 <__multiply+0x7e>
 800ba3a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d1a5      	bne.n	800b98e <__multiply+0x8a>
 800ba42:	3f01      	subs	r7, #1
 800ba44:	e7a1      	b.n	800b98a <__multiply+0x86>
 800ba46:	bf00      	nop
 800ba48:	0800da4b 	.word	0x0800da4b
 800ba4c:	0800dadc 	.word	0x0800dadc

0800ba50 <__pow5mult>:
 800ba50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba54:	4615      	mov	r5, r2
 800ba56:	f012 0203 	ands.w	r2, r2, #3
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	460f      	mov	r7, r1
 800ba5e:	d007      	beq.n	800ba70 <__pow5mult+0x20>
 800ba60:	4c25      	ldr	r4, [pc, #148]	; (800baf8 <__pow5mult+0xa8>)
 800ba62:	3a01      	subs	r2, #1
 800ba64:	2300      	movs	r3, #0
 800ba66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba6a:	f7ff fe51 	bl	800b710 <__multadd>
 800ba6e:	4607      	mov	r7, r0
 800ba70:	10ad      	asrs	r5, r5, #2
 800ba72:	d03d      	beq.n	800baf0 <__pow5mult+0xa0>
 800ba74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ba76:	b97c      	cbnz	r4, 800ba98 <__pow5mult+0x48>
 800ba78:	2010      	movs	r0, #16
 800ba7a:	f7ff fdcd 	bl	800b618 <malloc>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	6270      	str	r0, [r6, #36]	; 0x24
 800ba82:	b928      	cbnz	r0, 800ba90 <__pow5mult+0x40>
 800ba84:	4b1d      	ldr	r3, [pc, #116]	; (800bafc <__pow5mult+0xac>)
 800ba86:	481e      	ldr	r0, [pc, #120]	; (800bb00 <__pow5mult+0xb0>)
 800ba88:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ba8c:	f001 f90a 	bl	800cca4 <__assert_func>
 800ba90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba94:	6004      	str	r4, [r0, #0]
 800ba96:	60c4      	str	r4, [r0, #12]
 800ba98:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ba9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800baa0:	b94c      	cbnz	r4, 800bab6 <__pow5mult+0x66>
 800baa2:	f240 2171 	movw	r1, #625	; 0x271
 800baa6:	4630      	mov	r0, r6
 800baa8:	f7ff ff16 	bl	800b8d8 <__i2b>
 800baac:	2300      	movs	r3, #0
 800baae:	f8c8 0008 	str.w	r0, [r8, #8]
 800bab2:	4604      	mov	r4, r0
 800bab4:	6003      	str	r3, [r0, #0]
 800bab6:	f04f 0900 	mov.w	r9, #0
 800baba:	07eb      	lsls	r3, r5, #31
 800babc:	d50a      	bpl.n	800bad4 <__pow5mult+0x84>
 800babe:	4639      	mov	r1, r7
 800bac0:	4622      	mov	r2, r4
 800bac2:	4630      	mov	r0, r6
 800bac4:	f7ff ff1e 	bl	800b904 <__multiply>
 800bac8:	4639      	mov	r1, r7
 800baca:	4680      	mov	r8, r0
 800bacc:	4630      	mov	r0, r6
 800bace:	f7ff fdfd 	bl	800b6cc <_Bfree>
 800bad2:	4647      	mov	r7, r8
 800bad4:	106d      	asrs	r5, r5, #1
 800bad6:	d00b      	beq.n	800baf0 <__pow5mult+0xa0>
 800bad8:	6820      	ldr	r0, [r4, #0]
 800bada:	b938      	cbnz	r0, 800baec <__pow5mult+0x9c>
 800badc:	4622      	mov	r2, r4
 800bade:	4621      	mov	r1, r4
 800bae0:	4630      	mov	r0, r6
 800bae2:	f7ff ff0f 	bl	800b904 <__multiply>
 800bae6:	6020      	str	r0, [r4, #0]
 800bae8:	f8c0 9000 	str.w	r9, [r0]
 800baec:	4604      	mov	r4, r0
 800baee:	e7e4      	b.n	800baba <__pow5mult+0x6a>
 800baf0:	4638      	mov	r0, r7
 800baf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baf6:	bf00      	nop
 800baf8:	0800dc30 	.word	0x0800dc30
 800bafc:	0800d9d5 	.word	0x0800d9d5
 800bb00:	0800dadc 	.word	0x0800dadc

0800bb04 <__lshift>:
 800bb04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb08:	460c      	mov	r4, r1
 800bb0a:	6849      	ldr	r1, [r1, #4]
 800bb0c:	6923      	ldr	r3, [r4, #16]
 800bb0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb12:	68a3      	ldr	r3, [r4, #8]
 800bb14:	4607      	mov	r7, r0
 800bb16:	4691      	mov	r9, r2
 800bb18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb1c:	f108 0601 	add.w	r6, r8, #1
 800bb20:	42b3      	cmp	r3, r6
 800bb22:	db0b      	blt.n	800bb3c <__lshift+0x38>
 800bb24:	4638      	mov	r0, r7
 800bb26:	f7ff fd91 	bl	800b64c <_Balloc>
 800bb2a:	4605      	mov	r5, r0
 800bb2c:	b948      	cbnz	r0, 800bb42 <__lshift+0x3e>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	4b28      	ldr	r3, [pc, #160]	; (800bbd4 <__lshift+0xd0>)
 800bb32:	4829      	ldr	r0, [pc, #164]	; (800bbd8 <__lshift+0xd4>)
 800bb34:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bb38:	f001 f8b4 	bl	800cca4 <__assert_func>
 800bb3c:	3101      	adds	r1, #1
 800bb3e:	005b      	lsls	r3, r3, #1
 800bb40:	e7ee      	b.n	800bb20 <__lshift+0x1c>
 800bb42:	2300      	movs	r3, #0
 800bb44:	f100 0114 	add.w	r1, r0, #20
 800bb48:	f100 0210 	add.w	r2, r0, #16
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	4553      	cmp	r3, sl
 800bb50:	db33      	blt.n	800bbba <__lshift+0xb6>
 800bb52:	6920      	ldr	r0, [r4, #16]
 800bb54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb58:	f104 0314 	add.w	r3, r4, #20
 800bb5c:	f019 091f 	ands.w	r9, r9, #31
 800bb60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb68:	d02b      	beq.n	800bbc2 <__lshift+0xbe>
 800bb6a:	f1c9 0e20 	rsb	lr, r9, #32
 800bb6e:	468a      	mov	sl, r1
 800bb70:	2200      	movs	r2, #0
 800bb72:	6818      	ldr	r0, [r3, #0]
 800bb74:	fa00 f009 	lsl.w	r0, r0, r9
 800bb78:	4302      	orrs	r2, r0
 800bb7a:	f84a 2b04 	str.w	r2, [sl], #4
 800bb7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb82:	459c      	cmp	ip, r3
 800bb84:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb88:	d8f3      	bhi.n	800bb72 <__lshift+0x6e>
 800bb8a:	ebac 0304 	sub.w	r3, ip, r4
 800bb8e:	3b15      	subs	r3, #21
 800bb90:	f023 0303 	bic.w	r3, r3, #3
 800bb94:	3304      	adds	r3, #4
 800bb96:	f104 0015 	add.w	r0, r4, #21
 800bb9a:	4584      	cmp	ip, r0
 800bb9c:	bf38      	it	cc
 800bb9e:	2304      	movcc	r3, #4
 800bba0:	50ca      	str	r2, [r1, r3]
 800bba2:	b10a      	cbz	r2, 800bba8 <__lshift+0xa4>
 800bba4:	f108 0602 	add.w	r6, r8, #2
 800bba8:	3e01      	subs	r6, #1
 800bbaa:	4638      	mov	r0, r7
 800bbac:	612e      	str	r6, [r5, #16]
 800bbae:	4621      	mov	r1, r4
 800bbb0:	f7ff fd8c 	bl	800b6cc <_Bfree>
 800bbb4:	4628      	mov	r0, r5
 800bbb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbba:	f842 0f04 	str.w	r0, [r2, #4]!
 800bbbe:	3301      	adds	r3, #1
 800bbc0:	e7c5      	b.n	800bb4e <__lshift+0x4a>
 800bbc2:	3904      	subs	r1, #4
 800bbc4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbc8:	f841 2f04 	str.w	r2, [r1, #4]!
 800bbcc:	459c      	cmp	ip, r3
 800bbce:	d8f9      	bhi.n	800bbc4 <__lshift+0xc0>
 800bbd0:	e7ea      	b.n	800bba8 <__lshift+0xa4>
 800bbd2:	bf00      	nop
 800bbd4:	0800da4b 	.word	0x0800da4b
 800bbd8:	0800dadc 	.word	0x0800dadc

0800bbdc <__mcmp>:
 800bbdc:	b530      	push	{r4, r5, lr}
 800bbde:	6902      	ldr	r2, [r0, #16]
 800bbe0:	690c      	ldr	r4, [r1, #16]
 800bbe2:	1b12      	subs	r2, r2, r4
 800bbe4:	d10e      	bne.n	800bc04 <__mcmp+0x28>
 800bbe6:	f100 0314 	add.w	r3, r0, #20
 800bbea:	3114      	adds	r1, #20
 800bbec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bbf0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bbf4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bbf8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bbfc:	42a5      	cmp	r5, r4
 800bbfe:	d003      	beq.n	800bc08 <__mcmp+0x2c>
 800bc00:	d305      	bcc.n	800bc0e <__mcmp+0x32>
 800bc02:	2201      	movs	r2, #1
 800bc04:	4610      	mov	r0, r2
 800bc06:	bd30      	pop	{r4, r5, pc}
 800bc08:	4283      	cmp	r3, r0
 800bc0a:	d3f3      	bcc.n	800bbf4 <__mcmp+0x18>
 800bc0c:	e7fa      	b.n	800bc04 <__mcmp+0x28>
 800bc0e:	f04f 32ff 	mov.w	r2, #4294967295
 800bc12:	e7f7      	b.n	800bc04 <__mcmp+0x28>

0800bc14 <__mdiff>:
 800bc14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc18:	460c      	mov	r4, r1
 800bc1a:	4606      	mov	r6, r0
 800bc1c:	4611      	mov	r1, r2
 800bc1e:	4620      	mov	r0, r4
 800bc20:	4617      	mov	r7, r2
 800bc22:	f7ff ffdb 	bl	800bbdc <__mcmp>
 800bc26:	1e05      	subs	r5, r0, #0
 800bc28:	d110      	bne.n	800bc4c <__mdiff+0x38>
 800bc2a:	4629      	mov	r1, r5
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	f7ff fd0d 	bl	800b64c <_Balloc>
 800bc32:	b930      	cbnz	r0, 800bc42 <__mdiff+0x2e>
 800bc34:	4b39      	ldr	r3, [pc, #228]	; (800bd1c <__mdiff+0x108>)
 800bc36:	4602      	mov	r2, r0
 800bc38:	f240 2132 	movw	r1, #562	; 0x232
 800bc3c:	4838      	ldr	r0, [pc, #224]	; (800bd20 <__mdiff+0x10c>)
 800bc3e:	f001 f831 	bl	800cca4 <__assert_func>
 800bc42:	2301      	movs	r3, #1
 800bc44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc4c:	bfa4      	itt	ge
 800bc4e:	463b      	movge	r3, r7
 800bc50:	4627      	movge	r7, r4
 800bc52:	4630      	mov	r0, r6
 800bc54:	6879      	ldr	r1, [r7, #4]
 800bc56:	bfa6      	itte	ge
 800bc58:	461c      	movge	r4, r3
 800bc5a:	2500      	movge	r5, #0
 800bc5c:	2501      	movlt	r5, #1
 800bc5e:	f7ff fcf5 	bl	800b64c <_Balloc>
 800bc62:	b920      	cbnz	r0, 800bc6e <__mdiff+0x5a>
 800bc64:	4b2d      	ldr	r3, [pc, #180]	; (800bd1c <__mdiff+0x108>)
 800bc66:	4602      	mov	r2, r0
 800bc68:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bc6c:	e7e6      	b.n	800bc3c <__mdiff+0x28>
 800bc6e:	693e      	ldr	r6, [r7, #16]
 800bc70:	60c5      	str	r5, [r0, #12]
 800bc72:	6925      	ldr	r5, [r4, #16]
 800bc74:	f107 0114 	add.w	r1, r7, #20
 800bc78:	f104 0914 	add.w	r9, r4, #20
 800bc7c:	f100 0e14 	add.w	lr, r0, #20
 800bc80:	f107 0210 	add.w	r2, r7, #16
 800bc84:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800bc88:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800bc8c:	46f2      	mov	sl, lr
 800bc8e:	2700      	movs	r7, #0
 800bc90:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc94:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bc98:	fa1f f883 	uxth.w	r8, r3
 800bc9c:	fa17 f78b 	uxtah	r7, r7, fp
 800bca0:	0c1b      	lsrs	r3, r3, #16
 800bca2:	eba7 0808 	sub.w	r8, r7, r8
 800bca6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bcaa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bcae:	fa1f f888 	uxth.w	r8, r8
 800bcb2:	141f      	asrs	r7, r3, #16
 800bcb4:	454d      	cmp	r5, r9
 800bcb6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bcba:	f84a 3b04 	str.w	r3, [sl], #4
 800bcbe:	d8e7      	bhi.n	800bc90 <__mdiff+0x7c>
 800bcc0:	1b2b      	subs	r3, r5, r4
 800bcc2:	3b15      	subs	r3, #21
 800bcc4:	f023 0303 	bic.w	r3, r3, #3
 800bcc8:	3304      	adds	r3, #4
 800bcca:	3415      	adds	r4, #21
 800bccc:	42a5      	cmp	r5, r4
 800bcce:	bf38      	it	cc
 800bcd0:	2304      	movcc	r3, #4
 800bcd2:	4419      	add	r1, r3
 800bcd4:	4473      	add	r3, lr
 800bcd6:	469e      	mov	lr, r3
 800bcd8:	460d      	mov	r5, r1
 800bcda:	4565      	cmp	r5, ip
 800bcdc:	d30e      	bcc.n	800bcfc <__mdiff+0xe8>
 800bcde:	f10c 0203 	add.w	r2, ip, #3
 800bce2:	1a52      	subs	r2, r2, r1
 800bce4:	f022 0203 	bic.w	r2, r2, #3
 800bce8:	3903      	subs	r1, #3
 800bcea:	458c      	cmp	ip, r1
 800bcec:	bf38      	it	cc
 800bcee:	2200      	movcc	r2, #0
 800bcf0:	441a      	add	r2, r3
 800bcf2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bcf6:	b17b      	cbz	r3, 800bd18 <__mdiff+0x104>
 800bcf8:	6106      	str	r6, [r0, #16]
 800bcfa:	e7a5      	b.n	800bc48 <__mdiff+0x34>
 800bcfc:	f855 8b04 	ldr.w	r8, [r5], #4
 800bd00:	fa17 f488 	uxtah	r4, r7, r8
 800bd04:	1422      	asrs	r2, r4, #16
 800bd06:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800bd0a:	b2a4      	uxth	r4, r4
 800bd0c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800bd10:	f84e 4b04 	str.w	r4, [lr], #4
 800bd14:	1417      	asrs	r7, r2, #16
 800bd16:	e7e0      	b.n	800bcda <__mdiff+0xc6>
 800bd18:	3e01      	subs	r6, #1
 800bd1a:	e7ea      	b.n	800bcf2 <__mdiff+0xde>
 800bd1c:	0800da4b 	.word	0x0800da4b
 800bd20:	0800dadc 	.word	0x0800dadc

0800bd24 <__ulp>:
 800bd24:	b082      	sub	sp, #8
 800bd26:	ed8d 0b00 	vstr	d0, [sp]
 800bd2a:	9b01      	ldr	r3, [sp, #4]
 800bd2c:	4912      	ldr	r1, [pc, #72]	; (800bd78 <__ulp+0x54>)
 800bd2e:	4019      	ands	r1, r3
 800bd30:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bd34:	2900      	cmp	r1, #0
 800bd36:	dd05      	ble.n	800bd44 <__ulp+0x20>
 800bd38:	2200      	movs	r2, #0
 800bd3a:	460b      	mov	r3, r1
 800bd3c:	ec43 2b10 	vmov	d0, r2, r3
 800bd40:	b002      	add	sp, #8
 800bd42:	4770      	bx	lr
 800bd44:	4249      	negs	r1, r1
 800bd46:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bd4a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bd4e:	f04f 0200 	mov.w	r2, #0
 800bd52:	f04f 0300 	mov.w	r3, #0
 800bd56:	da04      	bge.n	800bd62 <__ulp+0x3e>
 800bd58:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bd5c:	fa41 f300 	asr.w	r3, r1, r0
 800bd60:	e7ec      	b.n	800bd3c <__ulp+0x18>
 800bd62:	f1a0 0114 	sub.w	r1, r0, #20
 800bd66:	291e      	cmp	r1, #30
 800bd68:	bfda      	itte	le
 800bd6a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bd6e:	fa20 f101 	lsrle.w	r1, r0, r1
 800bd72:	2101      	movgt	r1, #1
 800bd74:	460a      	mov	r2, r1
 800bd76:	e7e1      	b.n	800bd3c <__ulp+0x18>
 800bd78:	7ff00000 	.word	0x7ff00000

0800bd7c <__b2d>:
 800bd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd7e:	6905      	ldr	r5, [r0, #16]
 800bd80:	f100 0714 	add.w	r7, r0, #20
 800bd84:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bd88:	1f2e      	subs	r6, r5, #4
 800bd8a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bd8e:	4620      	mov	r0, r4
 800bd90:	f7ff fd52 	bl	800b838 <__hi0bits>
 800bd94:	f1c0 0320 	rsb	r3, r0, #32
 800bd98:	280a      	cmp	r0, #10
 800bd9a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800be18 <__b2d+0x9c>
 800bd9e:	600b      	str	r3, [r1, #0]
 800bda0:	dc14      	bgt.n	800bdcc <__b2d+0x50>
 800bda2:	f1c0 0e0b 	rsb	lr, r0, #11
 800bda6:	fa24 f10e 	lsr.w	r1, r4, lr
 800bdaa:	42b7      	cmp	r7, r6
 800bdac:	ea41 030c 	orr.w	r3, r1, ip
 800bdb0:	bf34      	ite	cc
 800bdb2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bdb6:	2100      	movcs	r1, #0
 800bdb8:	3015      	adds	r0, #21
 800bdba:	fa04 f000 	lsl.w	r0, r4, r0
 800bdbe:	fa21 f10e 	lsr.w	r1, r1, lr
 800bdc2:	ea40 0201 	orr.w	r2, r0, r1
 800bdc6:	ec43 2b10 	vmov	d0, r2, r3
 800bdca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdcc:	42b7      	cmp	r7, r6
 800bdce:	bf3a      	itte	cc
 800bdd0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bdd4:	f1a5 0608 	subcc.w	r6, r5, #8
 800bdd8:	2100      	movcs	r1, #0
 800bdda:	380b      	subs	r0, #11
 800bddc:	d017      	beq.n	800be0e <__b2d+0x92>
 800bdde:	f1c0 0c20 	rsb	ip, r0, #32
 800bde2:	fa04 f500 	lsl.w	r5, r4, r0
 800bde6:	42be      	cmp	r6, r7
 800bde8:	fa21 f40c 	lsr.w	r4, r1, ip
 800bdec:	ea45 0504 	orr.w	r5, r5, r4
 800bdf0:	bf8c      	ite	hi
 800bdf2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bdf6:	2400      	movls	r4, #0
 800bdf8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bdfc:	fa01 f000 	lsl.w	r0, r1, r0
 800be00:	fa24 f40c 	lsr.w	r4, r4, ip
 800be04:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800be08:	ea40 0204 	orr.w	r2, r0, r4
 800be0c:	e7db      	b.n	800bdc6 <__b2d+0x4a>
 800be0e:	ea44 030c 	orr.w	r3, r4, ip
 800be12:	460a      	mov	r2, r1
 800be14:	e7d7      	b.n	800bdc6 <__b2d+0x4a>
 800be16:	bf00      	nop
 800be18:	3ff00000 	.word	0x3ff00000

0800be1c <__d2b>:
 800be1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be20:	4689      	mov	r9, r1
 800be22:	2101      	movs	r1, #1
 800be24:	ec57 6b10 	vmov	r6, r7, d0
 800be28:	4690      	mov	r8, r2
 800be2a:	f7ff fc0f 	bl	800b64c <_Balloc>
 800be2e:	4604      	mov	r4, r0
 800be30:	b930      	cbnz	r0, 800be40 <__d2b+0x24>
 800be32:	4602      	mov	r2, r0
 800be34:	4b25      	ldr	r3, [pc, #148]	; (800becc <__d2b+0xb0>)
 800be36:	4826      	ldr	r0, [pc, #152]	; (800bed0 <__d2b+0xb4>)
 800be38:	f240 310a 	movw	r1, #778	; 0x30a
 800be3c:	f000 ff32 	bl	800cca4 <__assert_func>
 800be40:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800be44:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be48:	bb35      	cbnz	r5, 800be98 <__d2b+0x7c>
 800be4a:	2e00      	cmp	r6, #0
 800be4c:	9301      	str	r3, [sp, #4]
 800be4e:	d028      	beq.n	800bea2 <__d2b+0x86>
 800be50:	4668      	mov	r0, sp
 800be52:	9600      	str	r6, [sp, #0]
 800be54:	f7ff fd10 	bl	800b878 <__lo0bits>
 800be58:	9900      	ldr	r1, [sp, #0]
 800be5a:	b300      	cbz	r0, 800be9e <__d2b+0x82>
 800be5c:	9a01      	ldr	r2, [sp, #4]
 800be5e:	f1c0 0320 	rsb	r3, r0, #32
 800be62:	fa02 f303 	lsl.w	r3, r2, r3
 800be66:	430b      	orrs	r3, r1
 800be68:	40c2      	lsrs	r2, r0
 800be6a:	6163      	str	r3, [r4, #20]
 800be6c:	9201      	str	r2, [sp, #4]
 800be6e:	9b01      	ldr	r3, [sp, #4]
 800be70:	61a3      	str	r3, [r4, #24]
 800be72:	2b00      	cmp	r3, #0
 800be74:	bf14      	ite	ne
 800be76:	2202      	movne	r2, #2
 800be78:	2201      	moveq	r2, #1
 800be7a:	6122      	str	r2, [r4, #16]
 800be7c:	b1d5      	cbz	r5, 800beb4 <__d2b+0x98>
 800be7e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800be82:	4405      	add	r5, r0
 800be84:	f8c9 5000 	str.w	r5, [r9]
 800be88:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800be8c:	f8c8 0000 	str.w	r0, [r8]
 800be90:	4620      	mov	r0, r4
 800be92:	b003      	add	sp, #12
 800be94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800be9c:	e7d5      	b.n	800be4a <__d2b+0x2e>
 800be9e:	6161      	str	r1, [r4, #20]
 800bea0:	e7e5      	b.n	800be6e <__d2b+0x52>
 800bea2:	a801      	add	r0, sp, #4
 800bea4:	f7ff fce8 	bl	800b878 <__lo0bits>
 800bea8:	9b01      	ldr	r3, [sp, #4]
 800beaa:	6163      	str	r3, [r4, #20]
 800beac:	2201      	movs	r2, #1
 800beae:	6122      	str	r2, [r4, #16]
 800beb0:	3020      	adds	r0, #32
 800beb2:	e7e3      	b.n	800be7c <__d2b+0x60>
 800beb4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800beb8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bebc:	f8c9 0000 	str.w	r0, [r9]
 800bec0:	6918      	ldr	r0, [r3, #16]
 800bec2:	f7ff fcb9 	bl	800b838 <__hi0bits>
 800bec6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800beca:	e7df      	b.n	800be8c <__d2b+0x70>
 800becc:	0800da4b 	.word	0x0800da4b
 800bed0:	0800dadc 	.word	0x0800dadc

0800bed4 <__ratio>:
 800bed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed8:	468a      	mov	sl, r1
 800beda:	4669      	mov	r1, sp
 800bedc:	4683      	mov	fp, r0
 800bede:	f7ff ff4d 	bl	800bd7c <__b2d>
 800bee2:	a901      	add	r1, sp, #4
 800bee4:	4650      	mov	r0, sl
 800bee6:	ec59 8b10 	vmov	r8, r9, d0
 800beea:	ee10 6a10 	vmov	r6, s0
 800beee:	f7ff ff45 	bl	800bd7c <__b2d>
 800bef2:	f8db 3010 	ldr.w	r3, [fp, #16]
 800bef6:	f8da 2010 	ldr.w	r2, [sl, #16]
 800befa:	eba3 0c02 	sub.w	ip, r3, r2
 800befe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bf02:	1a9b      	subs	r3, r3, r2
 800bf04:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bf08:	ec55 4b10 	vmov	r4, r5, d0
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	ee10 0a10 	vmov	r0, s0
 800bf12:	bfce      	itee	gt
 800bf14:	464a      	movgt	r2, r9
 800bf16:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bf1a:	462a      	movle	r2, r5
 800bf1c:	464f      	mov	r7, r9
 800bf1e:	4629      	mov	r1, r5
 800bf20:	bfcc      	ite	gt
 800bf22:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bf26:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800bf2a:	ec47 6b17 	vmov	d7, r6, r7
 800bf2e:	ec41 0b16 	vmov	d6, r0, r1
 800bf32:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800bf36:	b003      	add	sp, #12
 800bf38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf3c <__copybits>:
 800bf3c:	3901      	subs	r1, #1
 800bf3e:	b570      	push	{r4, r5, r6, lr}
 800bf40:	1149      	asrs	r1, r1, #5
 800bf42:	6914      	ldr	r4, [r2, #16]
 800bf44:	3101      	adds	r1, #1
 800bf46:	f102 0314 	add.w	r3, r2, #20
 800bf4a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bf4e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bf52:	1f05      	subs	r5, r0, #4
 800bf54:	42a3      	cmp	r3, r4
 800bf56:	d30c      	bcc.n	800bf72 <__copybits+0x36>
 800bf58:	1aa3      	subs	r3, r4, r2
 800bf5a:	3b11      	subs	r3, #17
 800bf5c:	f023 0303 	bic.w	r3, r3, #3
 800bf60:	3211      	adds	r2, #17
 800bf62:	42a2      	cmp	r2, r4
 800bf64:	bf88      	it	hi
 800bf66:	2300      	movhi	r3, #0
 800bf68:	4418      	add	r0, r3
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	4288      	cmp	r0, r1
 800bf6e:	d305      	bcc.n	800bf7c <__copybits+0x40>
 800bf70:	bd70      	pop	{r4, r5, r6, pc}
 800bf72:	f853 6b04 	ldr.w	r6, [r3], #4
 800bf76:	f845 6f04 	str.w	r6, [r5, #4]!
 800bf7a:	e7eb      	b.n	800bf54 <__copybits+0x18>
 800bf7c:	f840 3b04 	str.w	r3, [r0], #4
 800bf80:	e7f4      	b.n	800bf6c <__copybits+0x30>

0800bf82 <__any_on>:
 800bf82:	f100 0214 	add.w	r2, r0, #20
 800bf86:	6900      	ldr	r0, [r0, #16]
 800bf88:	114b      	asrs	r3, r1, #5
 800bf8a:	4298      	cmp	r0, r3
 800bf8c:	b510      	push	{r4, lr}
 800bf8e:	db11      	blt.n	800bfb4 <__any_on+0x32>
 800bf90:	dd0a      	ble.n	800bfa8 <__any_on+0x26>
 800bf92:	f011 011f 	ands.w	r1, r1, #31
 800bf96:	d007      	beq.n	800bfa8 <__any_on+0x26>
 800bf98:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bf9c:	fa24 f001 	lsr.w	r0, r4, r1
 800bfa0:	fa00 f101 	lsl.w	r1, r0, r1
 800bfa4:	428c      	cmp	r4, r1
 800bfa6:	d10b      	bne.n	800bfc0 <__any_on+0x3e>
 800bfa8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d803      	bhi.n	800bfb8 <__any_on+0x36>
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	bd10      	pop	{r4, pc}
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	e7f7      	b.n	800bfa8 <__any_on+0x26>
 800bfb8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bfbc:	2900      	cmp	r1, #0
 800bfbe:	d0f5      	beq.n	800bfac <__any_on+0x2a>
 800bfc0:	2001      	movs	r0, #1
 800bfc2:	e7f6      	b.n	800bfb2 <__any_on+0x30>

0800bfc4 <_calloc_r>:
 800bfc4:	b513      	push	{r0, r1, r4, lr}
 800bfc6:	434a      	muls	r2, r1
 800bfc8:	4611      	mov	r1, r2
 800bfca:	9201      	str	r2, [sp, #4]
 800bfcc:	f000 f85a 	bl	800c084 <_malloc_r>
 800bfd0:	4604      	mov	r4, r0
 800bfd2:	b118      	cbz	r0, 800bfdc <_calloc_r+0x18>
 800bfd4:	9a01      	ldr	r2, [sp, #4]
 800bfd6:	2100      	movs	r1, #0
 800bfd8:	f7fc fbca 	bl	8008770 <memset>
 800bfdc:	4620      	mov	r0, r4
 800bfde:	b002      	add	sp, #8
 800bfe0:	bd10      	pop	{r4, pc}
	...

0800bfe4 <_free_r>:
 800bfe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bfe6:	2900      	cmp	r1, #0
 800bfe8:	d048      	beq.n	800c07c <_free_r+0x98>
 800bfea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfee:	9001      	str	r0, [sp, #4]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	f1a1 0404 	sub.w	r4, r1, #4
 800bff6:	bfb8      	it	lt
 800bff8:	18e4      	addlt	r4, r4, r3
 800bffa:	f001 f857 	bl	800d0ac <__malloc_lock>
 800bffe:	4a20      	ldr	r2, [pc, #128]	; (800c080 <_free_r+0x9c>)
 800c000:	9801      	ldr	r0, [sp, #4]
 800c002:	6813      	ldr	r3, [r2, #0]
 800c004:	4615      	mov	r5, r2
 800c006:	b933      	cbnz	r3, 800c016 <_free_r+0x32>
 800c008:	6063      	str	r3, [r4, #4]
 800c00a:	6014      	str	r4, [r2, #0]
 800c00c:	b003      	add	sp, #12
 800c00e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c012:	f001 b851 	b.w	800d0b8 <__malloc_unlock>
 800c016:	42a3      	cmp	r3, r4
 800c018:	d90b      	bls.n	800c032 <_free_r+0x4e>
 800c01a:	6821      	ldr	r1, [r4, #0]
 800c01c:	1862      	adds	r2, r4, r1
 800c01e:	4293      	cmp	r3, r2
 800c020:	bf04      	itt	eq
 800c022:	681a      	ldreq	r2, [r3, #0]
 800c024:	685b      	ldreq	r3, [r3, #4]
 800c026:	6063      	str	r3, [r4, #4]
 800c028:	bf04      	itt	eq
 800c02a:	1852      	addeq	r2, r2, r1
 800c02c:	6022      	streq	r2, [r4, #0]
 800c02e:	602c      	str	r4, [r5, #0]
 800c030:	e7ec      	b.n	800c00c <_free_r+0x28>
 800c032:	461a      	mov	r2, r3
 800c034:	685b      	ldr	r3, [r3, #4]
 800c036:	b10b      	cbz	r3, 800c03c <_free_r+0x58>
 800c038:	42a3      	cmp	r3, r4
 800c03a:	d9fa      	bls.n	800c032 <_free_r+0x4e>
 800c03c:	6811      	ldr	r1, [r2, #0]
 800c03e:	1855      	adds	r5, r2, r1
 800c040:	42a5      	cmp	r5, r4
 800c042:	d10b      	bne.n	800c05c <_free_r+0x78>
 800c044:	6824      	ldr	r4, [r4, #0]
 800c046:	4421      	add	r1, r4
 800c048:	1854      	adds	r4, r2, r1
 800c04a:	42a3      	cmp	r3, r4
 800c04c:	6011      	str	r1, [r2, #0]
 800c04e:	d1dd      	bne.n	800c00c <_free_r+0x28>
 800c050:	681c      	ldr	r4, [r3, #0]
 800c052:	685b      	ldr	r3, [r3, #4]
 800c054:	6053      	str	r3, [r2, #4]
 800c056:	4421      	add	r1, r4
 800c058:	6011      	str	r1, [r2, #0]
 800c05a:	e7d7      	b.n	800c00c <_free_r+0x28>
 800c05c:	d902      	bls.n	800c064 <_free_r+0x80>
 800c05e:	230c      	movs	r3, #12
 800c060:	6003      	str	r3, [r0, #0]
 800c062:	e7d3      	b.n	800c00c <_free_r+0x28>
 800c064:	6825      	ldr	r5, [r4, #0]
 800c066:	1961      	adds	r1, r4, r5
 800c068:	428b      	cmp	r3, r1
 800c06a:	bf04      	itt	eq
 800c06c:	6819      	ldreq	r1, [r3, #0]
 800c06e:	685b      	ldreq	r3, [r3, #4]
 800c070:	6063      	str	r3, [r4, #4]
 800c072:	bf04      	itt	eq
 800c074:	1949      	addeq	r1, r1, r5
 800c076:	6021      	streq	r1, [r4, #0]
 800c078:	6054      	str	r4, [r2, #4]
 800c07a:	e7c7      	b.n	800c00c <_free_r+0x28>
 800c07c:	b003      	add	sp, #12
 800c07e:	bd30      	pop	{r4, r5, pc}
 800c080:	2000024c 	.word	0x2000024c

0800c084 <_malloc_r>:
 800c084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c086:	1ccd      	adds	r5, r1, #3
 800c088:	f025 0503 	bic.w	r5, r5, #3
 800c08c:	3508      	adds	r5, #8
 800c08e:	2d0c      	cmp	r5, #12
 800c090:	bf38      	it	cc
 800c092:	250c      	movcc	r5, #12
 800c094:	2d00      	cmp	r5, #0
 800c096:	4606      	mov	r6, r0
 800c098:	db01      	blt.n	800c09e <_malloc_r+0x1a>
 800c09a:	42a9      	cmp	r1, r5
 800c09c:	d903      	bls.n	800c0a6 <_malloc_r+0x22>
 800c09e:	230c      	movs	r3, #12
 800c0a0:	6033      	str	r3, [r6, #0]
 800c0a2:	2000      	movs	r0, #0
 800c0a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0a6:	f001 f801 	bl	800d0ac <__malloc_lock>
 800c0aa:	4921      	ldr	r1, [pc, #132]	; (800c130 <_malloc_r+0xac>)
 800c0ac:	680a      	ldr	r2, [r1, #0]
 800c0ae:	4614      	mov	r4, r2
 800c0b0:	b99c      	cbnz	r4, 800c0da <_malloc_r+0x56>
 800c0b2:	4f20      	ldr	r7, [pc, #128]	; (800c134 <_malloc_r+0xb0>)
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	b923      	cbnz	r3, 800c0c2 <_malloc_r+0x3e>
 800c0b8:	4621      	mov	r1, r4
 800c0ba:	4630      	mov	r0, r6
 800c0bc:	f000 fcd0 	bl	800ca60 <_sbrk_r>
 800c0c0:	6038      	str	r0, [r7, #0]
 800c0c2:	4629      	mov	r1, r5
 800c0c4:	4630      	mov	r0, r6
 800c0c6:	f000 fccb 	bl	800ca60 <_sbrk_r>
 800c0ca:	1c43      	adds	r3, r0, #1
 800c0cc:	d123      	bne.n	800c116 <_malloc_r+0x92>
 800c0ce:	230c      	movs	r3, #12
 800c0d0:	6033      	str	r3, [r6, #0]
 800c0d2:	4630      	mov	r0, r6
 800c0d4:	f000 fff0 	bl	800d0b8 <__malloc_unlock>
 800c0d8:	e7e3      	b.n	800c0a2 <_malloc_r+0x1e>
 800c0da:	6823      	ldr	r3, [r4, #0]
 800c0dc:	1b5b      	subs	r3, r3, r5
 800c0de:	d417      	bmi.n	800c110 <_malloc_r+0x8c>
 800c0e0:	2b0b      	cmp	r3, #11
 800c0e2:	d903      	bls.n	800c0ec <_malloc_r+0x68>
 800c0e4:	6023      	str	r3, [r4, #0]
 800c0e6:	441c      	add	r4, r3
 800c0e8:	6025      	str	r5, [r4, #0]
 800c0ea:	e004      	b.n	800c0f6 <_malloc_r+0x72>
 800c0ec:	6863      	ldr	r3, [r4, #4]
 800c0ee:	42a2      	cmp	r2, r4
 800c0f0:	bf0c      	ite	eq
 800c0f2:	600b      	streq	r3, [r1, #0]
 800c0f4:	6053      	strne	r3, [r2, #4]
 800c0f6:	4630      	mov	r0, r6
 800c0f8:	f000 ffde 	bl	800d0b8 <__malloc_unlock>
 800c0fc:	f104 000b 	add.w	r0, r4, #11
 800c100:	1d23      	adds	r3, r4, #4
 800c102:	f020 0007 	bic.w	r0, r0, #7
 800c106:	1ac2      	subs	r2, r0, r3
 800c108:	d0cc      	beq.n	800c0a4 <_malloc_r+0x20>
 800c10a:	1a1b      	subs	r3, r3, r0
 800c10c:	50a3      	str	r3, [r4, r2]
 800c10e:	e7c9      	b.n	800c0a4 <_malloc_r+0x20>
 800c110:	4622      	mov	r2, r4
 800c112:	6864      	ldr	r4, [r4, #4]
 800c114:	e7cc      	b.n	800c0b0 <_malloc_r+0x2c>
 800c116:	1cc4      	adds	r4, r0, #3
 800c118:	f024 0403 	bic.w	r4, r4, #3
 800c11c:	42a0      	cmp	r0, r4
 800c11e:	d0e3      	beq.n	800c0e8 <_malloc_r+0x64>
 800c120:	1a21      	subs	r1, r4, r0
 800c122:	4630      	mov	r0, r6
 800c124:	f000 fc9c 	bl	800ca60 <_sbrk_r>
 800c128:	3001      	adds	r0, #1
 800c12a:	d1dd      	bne.n	800c0e8 <_malloc_r+0x64>
 800c12c:	e7cf      	b.n	800c0ce <_malloc_r+0x4a>
 800c12e:	bf00      	nop
 800c130:	2000024c 	.word	0x2000024c
 800c134:	20000250 	.word	0x20000250

0800c138 <__ssputs_r>:
 800c138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c13c:	688e      	ldr	r6, [r1, #8]
 800c13e:	429e      	cmp	r6, r3
 800c140:	4682      	mov	sl, r0
 800c142:	460c      	mov	r4, r1
 800c144:	4690      	mov	r8, r2
 800c146:	461f      	mov	r7, r3
 800c148:	d838      	bhi.n	800c1bc <__ssputs_r+0x84>
 800c14a:	898a      	ldrh	r2, [r1, #12]
 800c14c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c150:	d032      	beq.n	800c1b8 <__ssputs_r+0x80>
 800c152:	6825      	ldr	r5, [r4, #0]
 800c154:	6909      	ldr	r1, [r1, #16]
 800c156:	eba5 0901 	sub.w	r9, r5, r1
 800c15a:	6965      	ldr	r5, [r4, #20]
 800c15c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c160:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c164:	3301      	adds	r3, #1
 800c166:	444b      	add	r3, r9
 800c168:	106d      	asrs	r5, r5, #1
 800c16a:	429d      	cmp	r5, r3
 800c16c:	bf38      	it	cc
 800c16e:	461d      	movcc	r5, r3
 800c170:	0553      	lsls	r3, r2, #21
 800c172:	d531      	bpl.n	800c1d8 <__ssputs_r+0xa0>
 800c174:	4629      	mov	r1, r5
 800c176:	f7ff ff85 	bl	800c084 <_malloc_r>
 800c17a:	4606      	mov	r6, r0
 800c17c:	b950      	cbnz	r0, 800c194 <__ssputs_r+0x5c>
 800c17e:	230c      	movs	r3, #12
 800c180:	f8ca 3000 	str.w	r3, [sl]
 800c184:	89a3      	ldrh	r3, [r4, #12]
 800c186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c18a:	81a3      	strh	r3, [r4, #12]
 800c18c:	f04f 30ff 	mov.w	r0, #4294967295
 800c190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c194:	6921      	ldr	r1, [r4, #16]
 800c196:	464a      	mov	r2, r9
 800c198:	f7fc fadc 	bl	8008754 <memcpy>
 800c19c:	89a3      	ldrh	r3, [r4, #12]
 800c19e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c1a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1a6:	81a3      	strh	r3, [r4, #12]
 800c1a8:	6126      	str	r6, [r4, #16]
 800c1aa:	6165      	str	r5, [r4, #20]
 800c1ac:	444e      	add	r6, r9
 800c1ae:	eba5 0509 	sub.w	r5, r5, r9
 800c1b2:	6026      	str	r6, [r4, #0]
 800c1b4:	60a5      	str	r5, [r4, #8]
 800c1b6:	463e      	mov	r6, r7
 800c1b8:	42be      	cmp	r6, r7
 800c1ba:	d900      	bls.n	800c1be <__ssputs_r+0x86>
 800c1bc:	463e      	mov	r6, r7
 800c1be:	4632      	mov	r2, r6
 800c1c0:	6820      	ldr	r0, [r4, #0]
 800c1c2:	4641      	mov	r1, r8
 800c1c4:	f000 ff58 	bl	800d078 <memmove>
 800c1c8:	68a3      	ldr	r3, [r4, #8]
 800c1ca:	6822      	ldr	r2, [r4, #0]
 800c1cc:	1b9b      	subs	r3, r3, r6
 800c1ce:	4432      	add	r2, r6
 800c1d0:	60a3      	str	r3, [r4, #8]
 800c1d2:	6022      	str	r2, [r4, #0]
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	e7db      	b.n	800c190 <__ssputs_r+0x58>
 800c1d8:	462a      	mov	r2, r5
 800c1da:	f000 ff73 	bl	800d0c4 <_realloc_r>
 800c1de:	4606      	mov	r6, r0
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	d1e1      	bne.n	800c1a8 <__ssputs_r+0x70>
 800c1e4:	6921      	ldr	r1, [r4, #16]
 800c1e6:	4650      	mov	r0, sl
 800c1e8:	f7ff fefc 	bl	800bfe4 <_free_r>
 800c1ec:	e7c7      	b.n	800c17e <__ssputs_r+0x46>
	...

0800c1f0 <_svfiprintf_r>:
 800c1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f4:	4698      	mov	r8, r3
 800c1f6:	898b      	ldrh	r3, [r1, #12]
 800c1f8:	061b      	lsls	r3, r3, #24
 800c1fa:	b09d      	sub	sp, #116	; 0x74
 800c1fc:	4607      	mov	r7, r0
 800c1fe:	460d      	mov	r5, r1
 800c200:	4614      	mov	r4, r2
 800c202:	d50e      	bpl.n	800c222 <_svfiprintf_r+0x32>
 800c204:	690b      	ldr	r3, [r1, #16]
 800c206:	b963      	cbnz	r3, 800c222 <_svfiprintf_r+0x32>
 800c208:	2140      	movs	r1, #64	; 0x40
 800c20a:	f7ff ff3b 	bl	800c084 <_malloc_r>
 800c20e:	6028      	str	r0, [r5, #0]
 800c210:	6128      	str	r0, [r5, #16]
 800c212:	b920      	cbnz	r0, 800c21e <_svfiprintf_r+0x2e>
 800c214:	230c      	movs	r3, #12
 800c216:	603b      	str	r3, [r7, #0]
 800c218:	f04f 30ff 	mov.w	r0, #4294967295
 800c21c:	e0d1      	b.n	800c3c2 <_svfiprintf_r+0x1d2>
 800c21e:	2340      	movs	r3, #64	; 0x40
 800c220:	616b      	str	r3, [r5, #20]
 800c222:	2300      	movs	r3, #0
 800c224:	9309      	str	r3, [sp, #36]	; 0x24
 800c226:	2320      	movs	r3, #32
 800c228:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c22c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c230:	2330      	movs	r3, #48	; 0x30
 800c232:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c3dc <_svfiprintf_r+0x1ec>
 800c236:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c23a:	f04f 0901 	mov.w	r9, #1
 800c23e:	4623      	mov	r3, r4
 800c240:	469a      	mov	sl, r3
 800c242:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c246:	b10a      	cbz	r2, 800c24c <_svfiprintf_r+0x5c>
 800c248:	2a25      	cmp	r2, #37	; 0x25
 800c24a:	d1f9      	bne.n	800c240 <_svfiprintf_r+0x50>
 800c24c:	ebba 0b04 	subs.w	fp, sl, r4
 800c250:	d00b      	beq.n	800c26a <_svfiprintf_r+0x7a>
 800c252:	465b      	mov	r3, fp
 800c254:	4622      	mov	r2, r4
 800c256:	4629      	mov	r1, r5
 800c258:	4638      	mov	r0, r7
 800c25a:	f7ff ff6d 	bl	800c138 <__ssputs_r>
 800c25e:	3001      	adds	r0, #1
 800c260:	f000 80aa 	beq.w	800c3b8 <_svfiprintf_r+0x1c8>
 800c264:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c266:	445a      	add	r2, fp
 800c268:	9209      	str	r2, [sp, #36]	; 0x24
 800c26a:	f89a 3000 	ldrb.w	r3, [sl]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	f000 80a2 	beq.w	800c3b8 <_svfiprintf_r+0x1c8>
 800c274:	2300      	movs	r3, #0
 800c276:	f04f 32ff 	mov.w	r2, #4294967295
 800c27a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c27e:	f10a 0a01 	add.w	sl, sl, #1
 800c282:	9304      	str	r3, [sp, #16]
 800c284:	9307      	str	r3, [sp, #28]
 800c286:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c28a:	931a      	str	r3, [sp, #104]	; 0x68
 800c28c:	4654      	mov	r4, sl
 800c28e:	2205      	movs	r2, #5
 800c290:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c294:	4851      	ldr	r0, [pc, #324]	; (800c3dc <_svfiprintf_r+0x1ec>)
 800c296:	f7f3 ffdb 	bl	8000250 <memchr>
 800c29a:	9a04      	ldr	r2, [sp, #16]
 800c29c:	b9d8      	cbnz	r0, 800c2d6 <_svfiprintf_r+0xe6>
 800c29e:	06d0      	lsls	r0, r2, #27
 800c2a0:	bf44      	itt	mi
 800c2a2:	2320      	movmi	r3, #32
 800c2a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2a8:	0711      	lsls	r1, r2, #28
 800c2aa:	bf44      	itt	mi
 800c2ac:	232b      	movmi	r3, #43	; 0x2b
 800c2ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2b2:	f89a 3000 	ldrb.w	r3, [sl]
 800c2b6:	2b2a      	cmp	r3, #42	; 0x2a
 800c2b8:	d015      	beq.n	800c2e6 <_svfiprintf_r+0xf6>
 800c2ba:	9a07      	ldr	r2, [sp, #28]
 800c2bc:	4654      	mov	r4, sl
 800c2be:	2000      	movs	r0, #0
 800c2c0:	f04f 0c0a 	mov.w	ip, #10
 800c2c4:	4621      	mov	r1, r4
 800c2c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2ca:	3b30      	subs	r3, #48	; 0x30
 800c2cc:	2b09      	cmp	r3, #9
 800c2ce:	d94e      	bls.n	800c36e <_svfiprintf_r+0x17e>
 800c2d0:	b1b0      	cbz	r0, 800c300 <_svfiprintf_r+0x110>
 800c2d2:	9207      	str	r2, [sp, #28]
 800c2d4:	e014      	b.n	800c300 <_svfiprintf_r+0x110>
 800c2d6:	eba0 0308 	sub.w	r3, r0, r8
 800c2da:	fa09 f303 	lsl.w	r3, r9, r3
 800c2de:	4313      	orrs	r3, r2
 800c2e0:	9304      	str	r3, [sp, #16]
 800c2e2:	46a2      	mov	sl, r4
 800c2e4:	e7d2      	b.n	800c28c <_svfiprintf_r+0x9c>
 800c2e6:	9b03      	ldr	r3, [sp, #12]
 800c2e8:	1d19      	adds	r1, r3, #4
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	9103      	str	r1, [sp, #12]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	bfbb      	ittet	lt
 800c2f2:	425b      	neglt	r3, r3
 800c2f4:	f042 0202 	orrlt.w	r2, r2, #2
 800c2f8:	9307      	strge	r3, [sp, #28]
 800c2fa:	9307      	strlt	r3, [sp, #28]
 800c2fc:	bfb8      	it	lt
 800c2fe:	9204      	strlt	r2, [sp, #16]
 800c300:	7823      	ldrb	r3, [r4, #0]
 800c302:	2b2e      	cmp	r3, #46	; 0x2e
 800c304:	d10c      	bne.n	800c320 <_svfiprintf_r+0x130>
 800c306:	7863      	ldrb	r3, [r4, #1]
 800c308:	2b2a      	cmp	r3, #42	; 0x2a
 800c30a:	d135      	bne.n	800c378 <_svfiprintf_r+0x188>
 800c30c:	9b03      	ldr	r3, [sp, #12]
 800c30e:	1d1a      	adds	r2, r3, #4
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	9203      	str	r2, [sp, #12]
 800c314:	2b00      	cmp	r3, #0
 800c316:	bfb8      	it	lt
 800c318:	f04f 33ff 	movlt.w	r3, #4294967295
 800c31c:	3402      	adds	r4, #2
 800c31e:	9305      	str	r3, [sp, #20]
 800c320:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c3ec <_svfiprintf_r+0x1fc>
 800c324:	7821      	ldrb	r1, [r4, #0]
 800c326:	2203      	movs	r2, #3
 800c328:	4650      	mov	r0, sl
 800c32a:	f7f3 ff91 	bl	8000250 <memchr>
 800c32e:	b140      	cbz	r0, 800c342 <_svfiprintf_r+0x152>
 800c330:	2340      	movs	r3, #64	; 0x40
 800c332:	eba0 000a 	sub.w	r0, r0, sl
 800c336:	fa03 f000 	lsl.w	r0, r3, r0
 800c33a:	9b04      	ldr	r3, [sp, #16]
 800c33c:	4303      	orrs	r3, r0
 800c33e:	3401      	adds	r4, #1
 800c340:	9304      	str	r3, [sp, #16]
 800c342:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c346:	4826      	ldr	r0, [pc, #152]	; (800c3e0 <_svfiprintf_r+0x1f0>)
 800c348:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c34c:	2206      	movs	r2, #6
 800c34e:	f7f3 ff7f 	bl	8000250 <memchr>
 800c352:	2800      	cmp	r0, #0
 800c354:	d038      	beq.n	800c3c8 <_svfiprintf_r+0x1d8>
 800c356:	4b23      	ldr	r3, [pc, #140]	; (800c3e4 <_svfiprintf_r+0x1f4>)
 800c358:	bb1b      	cbnz	r3, 800c3a2 <_svfiprintf_r+0x1b2>
 800c35a:	9b03      	ldr	r3, [sp, #12]
 800c35c:	3307      	adds	r3, #7
 800c35e:	f023 0307 	bic.w	r3, r3, #7
 800c362:	3308      	adds	r3, #8
 800c364:	9303      	str	r3, [sp, #12]
 800c366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c368:	4433      	add	r3, r6
 800c36a:	9309      	str	r3, [sp, #36]	; 0x24
 800c36c:	e767      	b.n	800c23e <_svfiprintf_r+0x4e>
 800c36e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c372:	460c      	mov	r4, r1
 800c374:	2001      	movs	r0, #1
 800c376:	e7a5      	b.n	800c2c4 <_svfiprintf_r+0xd4>
 800c378:	2300      	movs	r3, #0
 800c37a:	3401      	adds	r4, #1
 800c37c:	9305      	str	r3, [sp, #20]
 800c37e:	4619      	mov	r1, r3
 800c380:	f04f 0c0a 	mov.w	ip, #10
 800c384:	4620      	mov	r0, r4
 800c386:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c38a:	3a30      	subs	r2, #48	; 0x30
 800c38c:	2a09      	cmp	r2, #9
 800c38e:	d903      	bls.n	800c398 <_svfiprintf_r+0x1a8>
 800c390:	2b00      	cmp	r3, #0
 800c392:	d0c5      	beq.n	800c320 <_svfiprintf_r+0x130>
 800c394:	9105      	str	r1, [sp, #20]
 800c396:	e7c3      	b.n	800c320 <_svfiprintf_r+0x130>
 800c398:	fb0c 2101 	mla	r1, ip, r1, r2
 800c39c:	4604      	mov	r4, r0
 800c39e:	2301      	movs	r3, #1
 800c3a0:	e7f0      	b.n	800c384 <_svfiprintf_r+0x194>
 800c3a2:	ab03      	add	r3, sp, #12
 800c3a4:	9300      	str	r3, [sp, #0]
 800c3a6:	462a      	mov	r2, r5
 800c3a8:	4b0f      	ldr	r3, [pc, #60]	; (800c3e8 <_svfiprintf_r+0x1f8>)
 800c3aa:	a904      	add	r1, sp, #16
 800c3ac:	4638      	mov	r0, r7
 800c3ae:	f7fc fa77 	bl	80088a0 <_printf_float>
 800c3b2:	1c42      	adds	r2, r0, #1
 800c3b4:	4606      	mov	r6, r0
 800c3b6:	d1d6      	bne.n	800c366 <_svfiprintf_r+0x176>
 800c3b8:	89ab      	ldrh	r3, [r5, #12]
 800c3ba:	065b      	lsls	r3, r3, #25
 800c3bc:	f53f af2c 	bmi.w	800c218 <_svfiprintf_r+0x28>
 800c3c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c3c2:	b01d      	add	sp, #116	; 0x74
 800c3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c8:	ab03      	add	r3, sp, #12
 800c3ca:	9300      	str	r3, [sp, #0]
 800c3cc:	462a      	mov	r2, r5
 800c3ce:	4b06      	ldr	r3, [pc, #24]	; (800c3e8 <_svfiprintf_r+0x1f8>)
 800c3d0:	a904      	add	r1, sp, #16
 800c3d2:	4638      	mov	r0, r7
 800c3d4:	f7fc fcf0 	bl	8008db8 <_printf_i>
 800c3d8:	e7eb      	b.n	800c3b2 <_svfiprintf_r+0x1c2>
 800c3da:	bf00      	nop
 800c3dc:	0800dc3c 	.word	0x0800dc3c
 800c3e0:	0800dc46 	.word	0x0800dc46
 800c3e4:	080088a1 	.word	0x080088a1
 800c3e8:	0800c139 	.word	0x0800c139
 800c3ec:	0800dc42 	.word	0x0800dc42

0800c3f0 <_sungetc_r>:
 800c3f0:	b538      	push	{r3, r4, r5, lr}
 800c3f2:	1c4b      	adds	r3, r1, #1
 800c3f4:	4614      	mov	r4, r2
 800c3f6:	d103      	bne.n	800c400 <_sungetc_r+0x10>
 800c3f8:	f04f 35ff 	mov.w	r5, #4294967295
 800c3fc:	4628      	mov	r0, r5
 800c3fe:	bd38      	pop	{r3, r4, r5, pc}
 800c400:	8993      	ldrh	r3, [r2, #12]
 800c402:	f023 0320 	bic.w	r3, r3, #32
 800c406:	8193      	strh	r3, [r2, #12]
 800c408:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c40a:	6852      	ldr	r2, [r2, #4]
 800c40c:	b2cd      	uxtb	r5, r1
 800c40e:	b18b      	cbz	r3, 800c434 <_sungetc_r+0x44>
 800c410:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c412:	4293      	cmp	r3, r2
 800c414:	dd08      	ble.n	800c428 <_sungetc_r+0x38>
 800c416:	6823      	ldr	r3, [r4, #0]
 800c418:	1e5a      	subs	r2, r3, #1
 800c41a:	6022      	str	r2, [r4, #0]
 800c41c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c420:	6863      	ldr	r3, [r4, #4]
 800c422:	3301      	adds	r3, #1
 800c424:	6063      	str	r3, [r4, #4]
 800c426:	e7e9      	b.n	800c3fc <_sungetc_r+0xc>
 800c428:	4621      	mov	r1, r4
 800c42a:	f000 fbf3 	bl	800cc14 <__submore>
 800c42e:	2800      	cmp	r0, #0
 800c430:	d0f1      	beq.n	800c416 <_sungetc_r+0x26>
 800c432:	e7e1      	b.n	800c3f8 <_sungetc_r+0x8>
 800c434:	6921      	ldr	r1, [r4, #16]
 800c436:	6823      	ldr	r3, [r4, #0]
 800c438:	b151      	cbz	r1, 800c450 <_sungetc_r+0x60>
 800c43a:	4299      	cmp	r1, r3
 800c43c:	d208      	bcs.n	800c450 <_sungetc_r+0x60>
 800c43e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c442:	42a9      	cmp	r1, r5
 800c444:	d104      	bne.n	800c450 <_sungetc_r+0x60>
 800c446:	3b01      	subs	r3, #1
 800c448:	3201      	adds	r2, #1
 800c44a:	6023      	str	r3, [r4, #0]
 800c44c:	6062      	str	r2, [r4, #4]
 800c44e:	e7d5      	b.n	800c3fc <_sungetc_r+0xc>
 800c450:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c458:	6363      	str	r3, [r4, #52]	; 0x34
 800c45a:	2303      	movs	r3, #3
 800c45c:	63a3      	str	r3, [r4, #56]	; 0x38
 800c45e:	4623      	mov	r3, r4
 800c460:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c464:	6023      	str	r3, [r4, #0]
 800c466:	2301      	movs	r3, #1
 800c468:	e7dc      	b.n	800c424 <_sungetc_r+0x34>

0800c46a <__ssrefill_r>:
 800c46a:	b510      	push	{r4, lr}
 800c46c:	460c      	mov	r4, r1
 800c46e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c470:	b169      	cbz	r1, 800c48e <__ssrefill_r+0x24>
 800c472:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c476:	4299      	cmp	r1, r3
 800c478:	d001      	beq.n	800c47e <__ssrefill_r+0x14>
 800c47a:	f7ff fdb3 	bl	800bfe4 <_free_r>
 800c47e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c480:	6063      	str	r3, [r4, #4]
 800c482:	2000      	movs	r0, #0
 800c484:	6360      	str	r0, [r4, #52]	; 0x34
 800c486:	b113      	cbz	r3, 800c48e <__ssrefill_r+0x24>
 800c488:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c48a:	6023      	str	r3, [r4, #0]
 800c48c:	bd10      	pop	{r4, pc}
 800c48e:	6923      	ldr	r3, [r4, #16]
 800c490:	6023      	str	r3, [r4, #0]
 800c492:	2300      	movs	r3, #0
 800c494:	6063      	str	r3, [r4, #4]
 800c496:	89a3      	ldrh	r3, [r4, #12]
 800c498:	f043 0320 	orr.w	r3, r3, #32
 800c49c:	81a3      	strh	r3, [r4, #12]
 800c49e:	f04f 30ff 	mov.w	r0, #4294967295
 800c4a2:	e7f3      	b.n	800c48c <__ssrefill_r+0x22>

0800c4a4 <__ssvfiscanf_r>:
 800c4a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a8:	460c      	mov	r4, r1
 800c4aa:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800c4ae:	2100      	movs	r1, #0
 800c4b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c4b4:	49b2      	ldr	r1, [pc, #712]	; (800c780 <__ssvfiscanf_r+0x2dc>)
 800c4b6:	91a0      	str	r1, [sp, #640]	; 0x280
 800c4b8:	f10d 0804 	add.w	r8, sp, #4
 800c4bc:	49b1      	ldr	r1, [pc, #708]	; (800c784 <__ssvfiscanf_r+0x2e0>)
 800c4be:	4fb2      	ldr	r7, [pc, #712]	; (800c788 <__ssvfiscanf_r+0x2e4>)
 800c4c0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800c78c <__ssvfiscanf_r+0x2e8>
 800c4c4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c4c8:	4606      	mov	r6, r0
 800c4ca:	91a1      	str	r1, [sp, #644]	; 0x284
 800c4cc:	9300      	str	r3, [sp, #0]
 800c4ce:	f892 a000 	ldrb.w	sl, [r2]
 800c4d2:	f1ba 0f00 	cmp.w	sl, #0
 800c4d6:	f000 8151 	beq.w	800c77c <__ssvfiscanf_r+0x2d8>
 800c4da:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800c4de:	f013 0308 	ands.w	r3, r3, #8
 800c4e2:	f102 0501 	add.w	r5, r2, #1
 800c4e6:	d019      	beq.n	800c51c <__ssvfiscanf_r+0x78>
 800c4e8:	6863      	ldr	r3, [r4, #4]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	dd0f      	ble.n	800c50e <__ssvfiscanf_r+0x6a>
 800c4ee:	6823      	ldr	r3, [r4, #0]
 800c4f0:	781a      	ldrb	r2, [r3, #0]
 800c4f2:	5cba      	ldrb	r2, [r7, r2]
 800c4f4:	0712      	lsls	r2, r2, #28
 800c4f6:	d401      	bmi.n	800c4fc <__ssvfiscanf_r+0x58>
 800c4f8:	462a      	mov	r2, r5
 800c4fa:	e7e8      	b.n	800c4ce <__ssvfiscanf_r+0x2a>
 800c4fc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c4fe:	3201      	adds	r2, #1
 800c500:	9245      	str	r2, [sp, #276]	; 0x114
 800c502:	6862      	ldr	r2, [r4, #4]
 800c504:	3301      	adds	r3, #1
 800c506:	3a01      	subs	r2, #1
 800c508:	6062      	str	r2, [r4, #4]
 800c50a:	6023      	str	r3, [r4, #0]
 800c50c:	e7ec      	b.n	800c4e8 <__ssvfiscanf_r+0x44>
 800c50e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c510:	4621      	mov	r1, r4
 800c512:	4630      	mov	r0, r6
 800c514:	4798      	blx	r3
 800c516:	2800      	cmp	r0, #0
 800c518:	d0e9      	beq.n	800c4ee <__ssvfiscanf_r+0x4a>
 800c51a:	e7ed      	b.n	800c4f8 <__ssvfiscanf_r+0x54>
 800c51c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800c520:	f040 8083 	bne.w	800c62a <__ssvfiscanf_r+0x186>
 800c524:	9341      	str	r3, [sp, #260]	; 0x104
 800c526:	9343      	str	r3, [sp, #268]	; 0x10c
 800c528:	7853      	ldrb	r3, [r2, #1]
 800c52a:	2b2a      	cmp	r3, #42	; 0x2a
 800c52c:	bf02      	ittt	eq
 800c52e:	2310      	moveq	r3, #16
 800c530:	1c95      	addeq	r5, r2, #2
 800c532:	9341      	streq	r3, [sp, #260]	; 0x104
 800c534:	220a      	movs	r2, #10
 800c536:	46ab      	mov	fp, r5
 800c538:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800c53c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c540:	2b09      	cmp	r3, #9
 800c542:	d91d      	bls.n	800c580 <__ssvfiscanf_r+0xdc>
 800c544:	4891      	ldr	r0, [pc, #580]	; (800c78c <__ssvfiscanf_r+0x2e8>)
 800c546:	2203      	movs	r2, #3
 800c548:	f7f3 fe82 	bl	8000250 <memchr>
 800c54c:	b140      	cbz	r0, 800c560 <__ssvfiscanf_r+0xbc>
 800c54e:	2301      	movs	r3, #1
 800c550:	eba0 0009 	sub.w	r0, r0, r9
 800c554:	fa03 f000 	lsl.w	r0, r3, r0
 800c558:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c55a:	4318      	orrs	r0, r3
 800c55c:	9041      	str	r0, [sp, #260]	; 0x104
 800c55e:	465d      	mov	r5, fp
 800c560:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c564:	2b78      	cmp	r3, #120	; 0x78
 800c566:	d806      	bhi.n	800c576 <__ssvfiscanf_r+0xd2>
 800c568:	2b57      	cmp	r3, #87	; 0x57
 800c56a:	d810      	bhi.n	800c58e <__ssvfiscanf_r+0xea>
 800c56c:	2b25      	cmp	r3, #37	; 0x25
 800c56e:	d05c      	beq.n	800c62a <__ssvfiscanf_r+0x186>
 800c570:	d856      	bhi.n	800c620 <__ssvfiscanf_r+0x17c>
 800c572:	2b00      	cmp	r3, #0
 800c574:	d074      	beq.n	800c660 <__ssvfiscanf_r+0x1bc>
 800c576:	2303      	movs	r3, #3
 800c578:	9347      	str	r3, [sp, #284]	; 0x11c
 800c57a:	230a      	movs	r3, #10
 800c57c:	9342      	str	r3, [sp, #264]	; 0x108
 800c57e:	e081      	b.n	800c684 <__ssvfiscanf_r+0x1e0>
 800c580:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c582:	fb02 1303 	mla	r3, r2, r3, r1
 800c586:	3b30      	subs	r3, #48	; 0x30
 800c588:	9343      	str	r3, [sp, #268]	; 0x10c
 800c58a:	465d      	mov	r5, fp
 800c58c:	e7d3      	b.n	800c536 <__ssvfiscanf_r+0x92>
 800c58e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c592:	2a20      	cmp	r2, #32
 800c594:	d8ef      	bhi.n	800c576 <__ssvfiscanf_r+0xd2>
 800c596:	a101      	add	r1, pc, #4	; (adr r1, 800c59c <__ssvfiscanf_r+0xf8>)
 800c598:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c59c:	0800c66f 	.word	0x0800c66f
 800c5a0:	0800c577 	.word	0x0800c577
 800c5a4:	0800c577 	.word	0x0800c577
 800c5a8:	0800c6cd 	.word	0x0800c6cd
 800c5ac:	0800c577 	.word	0x0800c577
 800c5b0:	0800c577 	.word	0x0800c577
 800c5b4:	0800c577 	.word	0x0800c577
 800c5b8:	0800c577 	.word	0x0800c577
 800c5bc:	0800c577 	.word	0x0800c577
 800c5c0:	0800c577 	.word	0x0800c577
 800c5c4:	0800c577 	.word	0x0800c577
 800c5c8:	0800c6e3 	.word	0x0800c6e3
 800c5cc:	0800c6b9 	.word	0x0800c6b9
 800c5d0:	0800c627 	.word	0x0800c627
 800c5d4:	0800c627 	.word	0x0800c627
 800c5d8:	0800c627 	.word	0x0800c627
 800c5dc:	0800c577 	.word	0x0800c577
 800c5e0:	0800c6bd 	.word	0x0800c6bd
 800c5e4:	0800c577 	.word	0x0800c577
 800c5e8:	0800c577 	.word	0x0800c577
 800c5ec:	0800c577 	.word	0x0800c577
 800c5f0:	0800c577 	.word	0x0800c577
 800c5f4:	0800c6f3 	.word	0x0800c6f3
 800c5f8:	0800c6c5 	.word	0x0800c6c5
 800c5fc:	0800c667 	.word	0x0800c667
 800c600:	0800c577 	.word	0x0800c577
 800c604:	0800c577 	.word	0x0800c577
 800c608:	0800c6ef 	.word	0x0800c6ef
 800c60c:	0800c577 	.word	0x0800c577
 800c610:	0800c6b9 	.word	0x0800c6b9
 800c614:	0800c577 	.word	0x0800c577
 800c618:	0800c577 	.word	0x0800c577
 800c61c:	0800c66f 	.word	0x0800c66f
 800c620:	3b45      	subs	r3, #69	; 0x45
 800c622:	2b02      	cmp	r3, #2
 800c624:	d8a7      	bhi.n	800c576 <__ssvfiscanf_r+0xd2>
 800c626:	2305      	movs	r3, #5
 800c628:	e02b      	b.n	800c682 <__ssvfiscanf_r+0x1de>
 800c62a:	6863      	ldr	r3, [r4, #4]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	dd0d      	ble.n	800c64c <__ssvfiscanf_r+0x1a8>
 800c630:	6823      	ldr	r3, [r4, #0]
 800c632:	781a      	ldrb	r2, [r3, #0]
 800c634:	4552      	cmp	r2, sl
 800c636:	f040 80a1 	bne.w	800c77c <__ssvfiscanf_r+0x2d8>
 800c63a:	3301      	adds	r3, #1
 800c63c:	6862      	ldr	r2, [r4, #4]
 800c63e:	6023      	str	r3, [r4, #0]
 800c640:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c642:	3a01      	subs	r2, #1
 800c644:	3301      	adds	r3, #1
 800c646:	6062      	str	r2, [r4, #4]
 800c648:	9345      	str	r3, [sp, #276]	; 0x114
 800c64a:	e755      	b.n	800c4f8 <__ssvfiscanf_r+0x54>
 800c64c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c64e:	4621      	mov	r1, r4
 800c650:	4630      	mov	r0, r6
 800c652:	4798      	blx	r3
 800c654:	2800      	cmp	r0, #0
 800c656:	d0eb      	beq.n	800c630 <__ssvfiscanf_r+0x18c>
 800c658:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c65a:	2800      	cmp	r0, #0
 800c65c:	f040 8084 	bne.w	800c768 <__ssvfiscanf_r+0x2c4>
 800c660:	f04f 30ff 	mov.w	r0, #4294967295
 800c664:	e086      	b.n	800c774 <__ssvfiscanf_r+0x2d0>
 800c666:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c668:	f042 0220 	orr.w	r2, r2, #32
 800c66c:	9241      	str	r2, [sp, #260]	; 0x104
 800c66e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c670:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c674:	9241      	str	r2, [sp, #260]	; 0x104
 800c676:	2210      	movs	r2, #16
 800c678:	2b6f      	cmp	r3, #111	; 0x6f
 800c67a:	9242      	str	r2, [sp, #264]	; 0x108
 800c67c:	bf34      	ite	cc
 800c67e:	2303      	movcc	r3, #3
 800c680:	2304      	movcs	r3, #4
 800c682:	9347      	str	r3, [sp, #284]	; 0x11c
 800c684:	6863      	ldr	r3, [r4, #4]
 800c686:	2b00      	cmp	r3, #0
 800c688:	dd41      	ble.n	800c70e <__ssvfiscanf_r+0x26a>
 800c68a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c68c:	0659      	lsls	r1, r3, #25
 800c68e:	d404      	bmi.n	800c69a <__ssvfiscanf_r+0x1f6>
 800c690:	6823      	ldr	r3, [r4, #0]
 800c692:	781a      	ldrb	r2, [r3, #0]
 800c694:	5cba      	ldrb	r2, [r7, r2]
 800c696:	0712      	lsls	r2, r2, #28
 800c698:	d440      	bmi.n	800c71c <__ssvfiscanf_r+0x278>
 800c69a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c69c:	2b02      	cmp	r3, #2
 800c69e:	dc4f      	bgt.n	800c740 <__ssvfiscanf_r+0x29c>
 800c6a0:	466b      	mov	r3, sp
 800c6a2:	4622      	mov	r2, r4
 800c6a4:	a941      	add	r1, sp, #260	; 0x104
 800c6a6:	4630      	mov	r0, r6
 800c6a8:	f000 f874 	bl	800c794 <_scanf_chars>
 800c6ac:	2801      	cmp	r0, #1
 800c6ae:	d065      	beq.n	800c77c <__ssvfiscanf_r+0x2d8>
 800c6b0:	2802      	cmp	r0, #2
 800c6b2:	f47f af21 	bne.w	800c4f8 <__ssvfiscanf_r+0x54>
 800c6b6:	e7cf      	b.n	800c658 <__ssvfiscanf_r+0x1b4>
 800c6b8:	220a      	movs	r2, #10
 800c6ba:	e7dd      	b.n	800c678 <__ssvfiscanf_r+0x1d4>
 800c6bc:	2300      	movs	r3, #0
 800c6be:	9342      	str	r3, [sp, #264]	; 0x108
 800c6c0:	2303      	movs	r3, #3
 800c6c2:	e7de      	b.n	800c682 <__ssvfiscanf_r+0x1de>
 800c6c4:	2308      	movs	r3, #8
 800c6c6:	9342      	str	r3, [sp, #264]	; 0x108
 800c6c8:	2304      	movs	r3, #4
 800c6ca:	e7da      	b.n	800c682 <__ssvfiscanf_r+0x1de>
 800c6cc:	4629      	mov	r1, r5
 800c6ce:	4640      	mov	r0, r8
 800c6d0:	f000 f9d6 	bl	800ca80 <__sccl>
 800c6d4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c6d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6da:	9341      	str	r3, [sp, #260]	; 0x104
 800c6dc:	4605      	mov	r5, r0
 800c6de:	2301      	movs	r3, #1
 800c6e0:	e7cf      	b.n	800c682 <__ssvfiscanf_r+0x1de>
 800c6e2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c6e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6e8:	9341      	str	r3, [sp, #260]	; 0x104
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	e7c9      	b.n	800c682 <__ssvfiscanf_r+0x1de>
 800c6ee:	2302      	movs	r3, #2
 800c6f0:	e7c7      	b.n	800c682 <__ssvfiscanf_r+0x1de>
 800c6f2:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c6f4:	06c3      	lsls	r3, r0, #27
 800c6f6:	f53f aeff 	bmi.w	800c4f8 <__ssvfiscanf_r+0x54>
 800c6fa:	9b00      	ldr	r3, [sp, #0]
 800c6fc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c6fe:	1d19      	adds	r1, r3, #4
 800c700:	9100      	str	r1, [sp, #0]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	07c0      	lsls	r0, r0, #31
 800c706:	bf4c      	ite	mi
 800c708:	801a      	strhmi	r2, [r3, #0]
 800c70a:	601a      	strpl	r2, [r3, #0]
 800c70c:	e6f4      	b.n	800c4f8 <__ssvfiscanf_r+0x54>
 800c70e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c710:	4621      	mov	r1, r4
 800c712:	4630      	mov	r0, r6
 800c714:	4798      	blx	r3
 800c716:	2800      	cmp	r0, #0
 800c718:	d0b7      	beq.n	800c68a <__ssvfiscanf_r+0x1e6>
 800c71a:	e79d      	b.n	800c658 <__ssvfiscanf_r+0x1b4>
 800c71c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c71e:	3201      	adds	r2, #1
 800c720:	9245      	str	r2, [sp, #276]	; 0x114
 800c722:	6862      	ldr	r2, [r4, #4]
 800c724:	3a01      	subs	r2, #1
 800c726:	2a00      	cmp	r2, #0
 800c728:	6062      	str	r2, [r4, #4]
 800c72a:	dd02      	ble.n	800c732 <__ssvfiscanf_r+0x28e>
 800c72c:	3301      	adds	r3, #1
 800c72e:	6023      	str	r3, [r4, #0]
 800c730:	e7ae      	b.n	800c690 <__ssvfiscanf_r+0x1ec>
 800c732:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c734:	4621      	mov	r1, r4
 800c736:	4630      	mov	r0, r6
 800c738:	4798      	blx	r3
 800c73a:	2800      	cmp	r0, #0
 800c73c:	d0a8      	beq.n	800c690 <__ssvfiscanf_r+0x1ec>
 800c73e:	e78b      	b.n	800c658 <__ssvfiscanf_r+0x1b4>
 800c740:	2b04      	cmp	r3, #4
 800c742:	dc06      	bgt.n	800c752 <__ssvfiscanf_r+0x2ae>
 800c744:	466b      	mov	r3, sp
 800c746:	4622      	mov	r2, r4
 800c748:	a941      	add	r1, sp, #260	; 0x104
 800c74a:	4630      	mov	r0, r6
 800c74c:	f000 f87a 	bl	800c844 <_scanf_i>
 800c750:	e7ac      	b.n	800c6ac <__ssvfiscanf_r+0x208>
 800c752:	4b0f      	ldr	r3, [pc, #60]	; (800c790 <__ssvfiscanf_r+0x2ec>)
 800c754:	2b00      	cmp	r3, #0
 800c756:	f43f aecf 	beq.w	800c4f8 <__ssvfiscanf_r+0x54>
 800c75a:	466b      	mov	r3, sp
 800c75c:	4622      	mov	r2, r4
 800c75e:	a941      	add	r1, sp, #260	; 0x104
 800c760:	4630      	mov	r0, r6
 800c762:	f7fc fc4f 	bl	8009004 <_scanf_float>
 800c766:	e7a1      	b.n	800c6ac <__ssvfiscanf_r+0x208>
 800c768:	89a3      	ldrh	r3, [r4, #12]
 800c76a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c76e:	bf18      	it	ne
 800c770:	f04f 30ff 	movne.w	r0, #4294967295
 800c774:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800c778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c77c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c77e:	e7f9      	b.n	800c774 <__ssvfiscanf_r+0x2d0>
 800c780:	0800c3f1 	.word	0x0800c3f1
 800c784:	0800c46b 	.word	0x0800c46b
 800c788:	0800d839 	.word	0x0800d839
 800c78c:	0800dc42 	.word	0x0800dc42
 800c790:	08009005 	.word	0x08009005

0800c794 <_scanf_chars>:
 800c794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c798:	4615      	mov	r5, r2
 800c79a:	688a      	ldr	r2, [r1, #8]
 800c79c:	4680      	mov	r8, r0
 800c79e:	460c      	mov	r4, r1
 800c7a0:	b932      	cbnz	r2, 800c7b0 <_scanf_chars+0x1c>
 800c7a2:	698a      	ldr	r2, [r1, #24]
 800c7a4:	2a00      	cmp	r2, #0
 800c7a6:	bf0c      	ite	eq
 800c7a8:	2201      	moveq	r2, #1
 800c7aa:	f04f 32ff 	movne.w	r2, #4294967295
 800c7ae:	608a      	str	r2, [r1, #8]
 800c7b0:	6822      	ldr	r2, [r4, #0]
 800c7b2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800c840 <_scanf_chars+0xac>
 800c7b6:	06d1      	lsls	r1, r2, #27
 800c7b8:	bf5f      	itttt	pl
 800c7ba:	681a      	ldrpl	r2, [r3, #0]
 800c7bc:	1d11      	addpl	r1, r2, #4
 800c7be:	6019      	strpl	r1, [r3, #0]
 800c7c0:	6816      	ldrpl	r6, [r2, #0]
 800c7c2:	2700      	movs	r7, #0
 800c7c4:	69a0      	ldr	r0, [r4, #24]
 800c7c6:	b188      	cbz	r0, 800c7ec <_scanf_chars+0x58>
 800c7c8:	2801      	cmp	r0, #1
 800c7ca:	d107      	bne.n	800c7dc <_scanf_chars+0x48>
 800c7cc:	682b      	ldr	r3, [r5, #0]
 800c7ce:	781a      	ldrb	r2, [r3, #0]
 800c7d0:	6963      	ldr	r3, [r4, #20]
 800c7d2:	5c9b      	ldrb	r3, [r3, r2]
 800c7d4:	b953      	cbnz	r3, 800c7ec <_scanf_chars+0x58>
 800c7d6:	bb27      	cbnz	r7, 800c822 <_scanf_chars+0x8e>
 800c7d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7dc:	2802      	cmp	r0, #2
 800c7de:	d120      	bne.n	800c822 <_scanf_chars+0x8e>
 800c7e0:	682b      	ldr	r3, [r5, #0]
 800c7e2:	781b      	ldrb	r3, [r3, #0]
 800c7e4:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c7e8:	071b      	lsls	r3, r3, #28
 800c7ea:	d41a      	bmi.n	800c822 <_scanf_chars+0x8e>
 800c7ec:	6823      	ldr	r3, [r4, #0]
 800c7ee:	06da      	lsls	r2, r3, #27
 800c7f0:	bf5e      	ittt	pl
 800c7f2:	682b      	ldrpl	r3, [r5, #0]
 800c7f4:	781b      	ldrbpl	r3, [r3, #0]
 800c7f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c7fa:	682a      	ldr	r2, [r5, #0]
 800c7fc:	686b      	ldr	r3, [r5, #4]
 800c7fe:	3201      	adds	r2, #1
 800c800:	602a      	str	r2, [r5, #0]
 800c802:	68a2      	ldr	r2, [r4, #8]
 800c804:	3b01      	subs	r3, #1
 800c806:	3a01      	subs	r2, #1
 800c808:	606b      	str	r3, [r5, #4]
 800c80a:	3701      	adds	r7, #1
 800c80c:	60a2      	str	r2, [r4, #8]
 800c80e:	b142      	cbz	r2, 800c822 <_scanf_chars+0x8e>
 800c810:	2b00      	cmp	r3, #0
 800c812:	dcd7      	bgt.n	800c7c4 <_scanf_chars+0x30>
 800c814:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c818:	4629      	mov	r1, r5
 800c81a:	4640      	mov	r0, r8
 800c81c:	4798      	blx	r3
 800c81e:	2800      	cmp	r0, #0
 800c820:	d0d0      	beq.n	800c7c4 <_scanf_chars+0x30>
 800c822:	6823      	ldr	r3, [r4, #0]
 800c824:	f013 0310 	ands.w	r3, r3, #16
 800c828:	d105      	bne.n	800c836 <_scanf_chars+0xa2>
 800c82a:	68e2      	ldr	r2, [r4, #12]
 800c82c:	3201      	adds	r2, #1
 800c82e:	60e2      	str	r2, [r4, #12]
 800c830:	69a2      	ldr	r2, [r4, #24]
 800c832:	b102      	cbz	r2, 800c836 <_scanf_chars+0xa2>
 800c834:	7033      	strb	r3, [r6, #0]
 800c836:	6923      	ldr	r3, [r4, #16]
 800c838:	441f      	add	r7, r3
 800c83a:	6127      	str	r7, [r4, #16]
 800c83c:	2000      	movs	r0, #0
 800c83e:	e7cb      	b.n	800c7d8 <_scanf_chars+0x44>
 800c840:	0800d839 	.word	0x0800d839

0800c844 <_scanf_i>:
 800c844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c848:	4698      	mov	r8, r3
 800c84a:	4b74      	ldr	r3, [pc, #464]	; (800ca1c <_scanf_i+0x1d8>)
 800c84c:	460c      	mov	r4, r1
 800c84e:	4682      	mov	sl, r0
 800c850:	4616      	mov	r6, r2
 800c852:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c856:	b087      	sub	sp, #28
 800c858:	ab03      	add	r3, sp, #12
 800c85a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c85e:	4b70      	ldr	r3, [pc, #448]	; (800ca20 <_scanf_i+0x1dc>)
 800c860:	69a1      	ldr	r1, [r4, #24]
 800c862:	4a70      	ldr	r2, [pc, #448]	; (800ca24 <_scanf_i+0x1e0>)
 800c864:	2903      	cmp	r1, #3
 800c866:	bf18      	it	ne
 800c868:	461a      	movne	r2, r3
 800c86a:	68a3      	ldr	r3, [r4, #8]
 800c86c:	9201      	str	r2, [sp, #4]
 800c86e:	1e5a      	subs	r2, r3, #1
 800c870:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c874:	bf88      	it	hi
 800c876:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c87a:	4627      	mov	r7, r4
 800c87c:	bf82      	ittt	hi
 800c87e:	eb03 0905 	addhi.w	r9, r3, r5
 800c882:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c886:	60a3      	strhi	r3, [r4, #8]
 800c888:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c88c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c890:	bf98      	it	ls
 800c892:	f04f 0900 	movls.w	r9, #0
 800c896:	6023      	str	r3, [r4, #0]
 800c898:	463d      	mov	r5, r7
 800c89a:	f04f 0b00 	mov.w	fp, #0
 800c89e:	6831      	ldr	r1, [r6, #0]
 800c8a0:	ab03      	add	r3, sp, #12
 800c8a2:	7809      	ldrb	r1, [r1, #0]
 800c8a4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c8a8:	2202      	movs	r2, #2
 800c8aa:	f7f3 fcd1 	bl	8000250 <memchr>
 800c8ae:	b328      	cbz	r0, 800c8fc <_scanf_i+0xb8>
 800c8b0:	f1bb 0f01 	cmp.w	fp, #1
 800c8b4:	d159      	bne.n	800c96a <_scanf_i+0x126>
 800c8b6:	6862      	ldr	r2, [r4, #4]
 800c8b8:	b92a      	cbnz	r2, 800c8c6 <_scanf_i+0x82>
 800c8ba:	6822      	ldr	r2, [r4, #0]
 800c8bc:	2308      	movs	r3, #8
 800c8be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c8c2:	6063      	str	r3, [r4, #4]
 800c8c4:	6022      	str	r2, [r4, #0]
 800c8c6:	6822      	ldr	r2, [r4, #0]
 800c8c8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c8cc:	6022      	str	r2, [r4, #0]
 800c8ce:	68a2      	ldr	r2, [r4, #8]
 800c8d0:	1e51      	subs	r1, r2, #1
 800c8d2:	60a1      	str	r1, [r4, #8]
 800c8d4:	b192      	cbz	r2, 800c8fc <_scanf_i+0xb8>
 800c8d6:	6832      	ldr	r2, [r6, #0]
 800c8d8:	1c51      	adds	r1, r2, #1
 800c8da:	6031      	str	r1, [r6, #0]
 800c8dc:	7812      	ldrb	r2, [r2, #0]
 800c8de:	f805 2b01 	strb.w	r2, [r5], #1
 800c8e2:	6872      	ldr	r2, [r6, #4]
 800c8e4:	3a01      	subs	r2, #1
 800c8e6:	2a00      	cmp	r2, #0
 800c8e8:	6072      	str	r2, [r6, #4]
 800c8ea:	dc07      	bgt.n	800c8fc <_scanf_i+0xb8>
 800c8ec:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c8f0:	4631      	mov	r1, r6
 800c8f2:	4650      	mov	r0, sl
 800c8f4:	4790      	blx	r2
 800c8f6:	2800      	cmp	r0, #0
 800c8f8:	f040 8085 	bne.w	800ca06 <_scanf_i+0x1c2>
 800c8fc:	f10b 0b01 	add.w	fp, fp, #1
 800c900:	f1bb 0f03 	cmp.w	fp, #3
 800c904:	d1cb      	bne.n	800c89e <_scanf_i+0x5a>
 800c906:	6863      	ldr	r3, [r4, #4]
 800c908:	b90b      	cbnz	r3, 800c90e <_scanf_i+0xca>
 800c90a:	230a      	movs	r3, #10
 800c90c:	6063      	str	r3, [r4, #4]
 800c90e:	6863      	ldr	r3, [r4, #4]
 800c910:	4945      	ldr	r1, [pc, #276]	; (800ca28 <_scanf_i+0x1e4>)
 800c912:	6960      	ldr	r0, [r4, #20]
 800c914:	1ac9      	subs	r1, r1, r3
 800c916:	f000 f8b3 	bl	800ca80 <__sccl>
 800c91a:	f04f 0b00 	mov.w	fp, #0
 800c91e:	68a3      	ldr	r3, [r4, #8]
 800c920:	6822      	ldr	r2, [r4, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d03d      	beq.n	800c9a2 <_scanf_i+0x15e>
 800c926:	6831      	ldr	r1, [r6, #0]
 800c928:	6960      	ldr	r0, [r4, #20]
 800c92a:	f891 c000 	ldrb.w	ip, [r1]
 800c92e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c932:	2800      	cmp	r0, #0
 800c934:	d035      	beq.n	800c9a2 <_scanf_i+0x15e>
 800c936:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c93a:	d124      	bne.n	800c986 <_scanf_i+0x142>
 800c93c:	0510      	lsls	r0, r2, #20
 800c93e:	d522      	bpl.n	800c986 <_scanf_i+0x142>
 800c940:	f10b 0b01 	add.w	fp, fp, #1
 800c944:	f1b9 0f00 	cmp.w	r9, #0
 800c948:	d003      	beq.n	800c952 <_scanf_i+0x10e>
 800c94a:	3301      	adds	r3, #1
 800c94c:	f109 39ff 	add.w	r9, r9, #4294967295
 800c950:	60a3      	str	r3, [r4, #8]
 800c952:	6873      	ldr	r3, [r6, #4]
 800c954:	3b01      	subs	r3, #1
 800c956:	2b00      	cmp	r3, #0
 800c958:	6073      	str	r3, [r6, #4]
 800c95a:	dd1b      	ble.n	800c994 <_scanf_i+0x150>
 800c95c:	6833      	ldr	r3, [r6, #0]
 800c95e:	3301      	adds	r3, #1
 800c960:	6033      	str	r3, [r6, #0]
 800c962:	68a3      	ldr	r3, [r4, #8]
 800c964:	3b01      	subs	r3, #1
 800c966:	60a3      	str	r3, [r4, #8]
 800c968:	e7d9      	b.n	800c91e <_scanf_i+0xda>
 800c96a:	f1bb 0f02 	cmp.w	fp, #2
 800c96e:	d1ae      	bne.n	800c8ce <_scanf_i+0x8a>
 800c970:	6822      	ldr	r2, [r4, #0]
 800c972:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c976:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c97a:	d1bf      	bne.n	800c8fc <_scanf_i+0xb8>
 800c97c:	2310      	movs	r3, #16
 800c97e:	6063      	str	r3, [r4, #4]
 800c980:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c984:	e7a2      	b.n	800c8cc <_scanf_i+0x88>
 800c986:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c98a:	6022      	str	r2, [r4, #0]
 800c98c:	780b      	ldrb	r3, [r1, #0]
 800c98e:	f805 3b01 	strb.w	r3, [r5], #1
 800c992:	e7de      	b.n	800c952 <_scanf_i+0x10e>
 800c994:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c998:	4631      	mov	r1, r6
 800c99a:	4650      	mov	r0, sl
 800c99c:	4798      	blx	r3
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	d0df      	beq.n	800c962 <_scanf_i+0x11e>
 800c9a2:	6823      	ldr	r3, [r4, #0]
 800c9a4:	05d9      	lsls	r1, r3, #23
 800c9a6:	d50d      	bpl.n	800c9c4 <_scanf_i+0x180>
 800c9a8:	42bd      	cmp	r5, r7
 800c9aa:	d909      	bls.n	800c9c0 <_scanf_i+0x17c>
 800c9ac:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c9b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c9b4:	4632      	mov	r2, r6
 800c9b6:	4650      	mov	r0, sl
 800c9b8:	4798      	blx	r3
 800c9ba:	f105 39ff 	add.w	r9, r5, #4294967295
 800c9be:	464d      	mov	r5, r9
 800c9c0:	42bd      	cmp	r5, r7
 800c9c2:	d028      	beq.n	800ca16 <_scanf_i+0x1d2>
 800c9c4:	6822      	ldr	r2, [r4, #0]
 800c9c6:	f012 0210 	ands.w	r2, r2, #16
 800c9ca:	d113      	bne.n	800c9f4 <_scanf_i+0x1b0>
 800c9cc:	702a      	strb	r2, [r5, #0]
 800c9ce:	6863      	ldr	r3, [r4, #4]
 800c9d0:	9e01      	ldr	r6, [sp, #4]
 800c9d2:	4639      	mov	r1, r7
 800c9d4:	4650      	mov	r0, sl
 800c9d6:	47b0      	blx	r6
 800c9d8:	f8d8 3000 	ldr.w	r3, [r8]
 800c9dc:	6821      	ldr	r1, [r4, #0]
 800c9de:	1d1a      	adds	r2, r3, #4
 800c9e0:	f8c8 2000 	str.w	r2, [r8]
 800c9e4:	f011 0f20 	tst.w	r1, #32
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	d00f      	beq.n	800ca0c <_scanf_i+0x1c8>
 800c9ec:	6018      	str	r0, [r3, #0]
 800c9ee:	68e3      	ldr	r3, [r4, #12]
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	60e3      	str	r3, [r4, #12]
 800c9f4:	1bed      	subs	r5, r5, r7
 800c9f6:	44ab      	add	fp, r5
 800c9f8:	6925      	ldr	r5, [r4, #16]
 800c9fa:	445d      	add	r5, fp
 800c9fc:	6125      	str	r5, [r4, #16]
 800c9fe:	2000      	movs	r0, #0
 800ca00:	b007      	add	sp, #28
 800ca02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca06:	f04f 0b00 	mov.w	fp, #0
 800ca0a:	e7ca      	b.n	800c9a2 <_scanf_i+0x15e>
 800ca0c:	07ca      	lsls	r2, r1, #31
 800ca0e:	bf4c      	ite	mi
 800ca10:	8018      	strhmi	r0, [r3, #0]
 800ca12:	6018      	strpl	r0, [r3, #0]
 800ca14:	e7eb      	b.n	800c9ee <_scanf_i+0x1aa>
 800ca16:	2001      	movs	r0, #1
 800ca18:	e7f2      	b.n	800ca00 <_scanf_i+0x1bc>
 800ca1a:	bf00      	nop
 800ca1c:	0800d814 	.word	0x0800d814
 800ca20:	0800cc11 	.word	0x0800cc11
 800ca24:	0800a231 	.word	0x0800a231
 800ca28:	0800dc66 	.word	0x0800dc66

0800ca2c <_read_r>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4d07      	ldr	r5, [pc, #28]	; (800ca4c <_read_r+0x20>)
 800ca30:	4604      	mov	r4, r0
 800ca32:	4608      	mov	r0, r1
 800ca34:	4611      	mov	r1, r2
 800ca36:	2200      	movs	r2, #0
 800ca38:	602a      	str	r2, [r5, #0]
 800ca3a:	461a      	mov	r2, r3
 800ca3c:	f7f5 ffda 	bl	80029f4 <_read>
 800ca40:	1c43      	adds	r3, r0, #1
 800ca42:	d102      	bne.n	800ca4a <_read_r+0x1e>
 800ca44:	682b      	ldr	r3, [r5, #0]
 800ca46:	b103      	cbz	r3, 800ca4a <_read_r+0x1e>
 800ca48:	6023      	str	r3, [r4, #0]
 800ca4a:	bd38      	pop	{r3, r4, r5, pc}
 800ca4c:	200008c0 	.word	0x200008c0

0800ca50 <nan>:
 800ca50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ca58 <nan+0x8>
 800ca54:	4770      	bx	lr
 800ca56:	bf00      	nop
 800ca58:	00000000 	.word	0x00000000
 800ca5c:	7ff80000 	.word	0x7ff80000

0800ca60 <_sbrk_r>:
 800ca60:	b538      	push	{r3, r4, r5, lr}
 800ca62:	4d06      	ldr	r5, [pc, #24]	; (800ca7c <_sbrk_r+0x1c>)
 800ca64:	2300      	movs	r3, #0
 800ca66:	4604      	mov	r4, r0
 800ca68:	4608      	mov	r0, r1
 800ca6a:	602b      	str	r3, [r5, #0]
 800ca6c:	f7f6 f830 	bl	8002ad0 <_sbrk>
 800ca70:	1c43      	adds	r3, r0, #1
 800ca72:	d102      	bne.n	800ca7a <_sbrk_r+0x1a>
 800ca74:	682b      	ldr	r3, [r5, #0]
 800ca76:	b103      	cbz	r3, 800ca7a <_sbrk_r+0x1a>
 800ca78:	6023      	str	r3, [r4, #0]
 800ca7a:	bd38      	pop	{r3, r4, r5, pc}
 800ca7c:	200008c0 	.word	0x200008c0

0800ca80 <__sccl>:
 800ca80:	b570      	push	{r4, r5, r6, lr}
 800ca82:	780b      	ldrb	r3, [r1, #0]
 800ca84:	4604      	mov	r4, r0
 800ca86:	2b5e      	cmp	r3, #94	; 0x5e
 800ca88:	bf0b      	itete	eq
 800ca8a:	784b      	ldrbeq	r3, [r1, #1]
 800ca8c:	1c48      	addne	r0, r1, #1
 800ca8e:	1c88      	addeq	r0, r1, #2
 800ca90:	2200      	movne	r2, #0
 800ca92:	bf08      	it	eq
 800ca94:	2201      	moveq	r2, #1
 800ca96:	1e61      	subs	r1, r4, #1
 800ca98:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800ca9c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800caa0:	42a9      	cmp	r1, r5
 800caa2:	d1fb      	bne.n	800ca9c <__sccl+0x1c>
 800caa4:	b90b      	cbnz	r3, 800caaa <__sccl+0x2a>
 800caa6:	3801      	subs	r0, #1
 800caa8:	bd70      	pop	{r4, r5, r6, pc}
 800caaa:	f082 0101 	eor.w	r1, r2, #1
 800caae:	54e1      	strb	r1, [r4, r3]
 800cab0:	1c42      	adds	r2, r0, #1
 800cab2:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800cab6:	2d2d      	cmp	r5, #45	; 0x2d
 800cab8:	f102 36ff 	add.w	r6, r2, #4294967295
 800cabc:	4610      	mov	r0, r2
 800cabe:	d006      	beq.n	800cace <__sccl+0x4e>
 800cac0:	2d5d      	cmp	r5, #93	; 0x5d
 800cac2:	d0f1      	beq.n	800caa8 <__sccl+0x28>
 800cac4:	b90d      	cbnz	r5, 800caca <__sccl+0x4a>
 800cac6:	4630      	mov	r0, r6
 800cac8:	e7ee      	b.n	800caa8 <__sccl+0x28>
 800caca:	462b      	mov	r3, r5
 800cacc:	e7ef      	b.n	800caae <__sccl+0x2e>
 800cace:	7816      	ldrb	r6, [r2, #0]
 800cad0:	2e5d      	cmp	r6, #93	; 0x5d
 800cad2:	d0fa      	beq.n	800caca <__sccl+0x4a>
 800cad4:	42b3      	cmp	r3, r6
 800cad6:	dcf8      	bgt.n	800caca <__sccl+0x4a>
 800cad8:	4618      	mov	r0, r3
 800cada:	3001      	adds	r0, #1
 800cadc:	4286      	cmp	r6, r0
 800cade:	5421      	strb	r1, [r4, r0]
 800cae0:	dcfb      	bgt.n	800cada <__sccl+0x5a>
 800cae2:	43d8      	mvns	r0, r3
 800cae4:	4430      	add	r0, r6
 800cae6:	1c5d      	adds	r5, r3, #1
 800cae8:	42b3      	cmp	r3, r6
 800caea:	bfa8      	it	ge
 800caec:	2000      	movge	r0, #0
 800caee:	182b      	adds	r3, r5, r0
 800caf0:	3202      	adds	r2, #2
 800caf2:	e7de      	b.n	800cab2 <__sccl+0x32>

0800caf4 <strncmp>:
 800caf4:	b510      	push	{r4, lr}
 800caf6:	b16a      	cbz	r2, 800cb14 <strncmp+0x20>
 800caf8:	3901      	subs	r1, #1
 800cafa:	1884      	adds	r4, r0, r2
 800cafc:	f810 3b01 	ldrb.w	r3, [r0], #1
 800cb00:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cb04:	4293      	cmp	r3, r2
 800cb06:	d103      	bne.n	800cb10 <strncmp+0x1c>
 800cb08:	42a0      	cmp	r0, r4
 800cb0a:	d001      	beq.n	800cb10 <strncmp+0x1c>
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d1f5      	bne.n	800cafc <strncmp+0x8>
 800cb10:	1a98      	subs	r0, r3, r2
 800cb12:	bd10      	pop	{r4, pc}
 800cb14:	4610      	mov	r0, r2
 800cb16:	e7fc      	b.n	800cb12 <strncmp+0x1e>

0800cb18 <_strtoul_l.isra.0>:
 800cb18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb1c:	4e3b      	ldr	r6, [pc, #236]	; (800cc0c <_strtoul_l.isra.0+0xf4>)
 800cb1e:	4686      	mov	lr, r0
 800cb20:	468c      	mov	ip, r1
 800cb22:	4660      	mov	r0, ip
 800cb24:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800cb28:	5da5      	ldrb	r5, [r4, r6]
 800cb2a:	f015 0508 	ands.w	r5, r5, #8
 800cb2e:	d1f8      	bne.n	800cb22 <_strtoul_l.isra.0+0xa>
 800cb30:	2c2d      	cmp	r4, #45	; 0x2d
 800cb32:	d134      	bne.n	800cb9e <_strtoul_l.isra.0+0x86>
 800cb34:	f89c 4000 	ldrb.w	r4, [ip]
 800cb38:	f04f 0801 	mov.w	r8, #1
 800cb3c:	f100 0c02 	add.w	ip, r0, #2
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d05e      	beq.n	800cc02 <_strtoul_l.isra.0+0xea>
 800cb44:	2b10      	cmp	r3, #16
 800cb46:	d10c      	bne.n	800cb62 <_strtoul_l.isra.0+0x4a>
 800cb48:	2c30      	cmp	r4, #48	; 0x30
 800cb4a:	d10a      	bne.n	800cb62 <_strtoul_l.isra.0+0x4a>
 800cb4c:	f89c 0000 	ldrb.w	r0, [ip]
 800cb50:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800cb54:	2858      	cmp	r0, #88	; 0x58
 800cb56:	d14f      	bne.n	800cbf8 <_strtoul_l.isra.0+0xe0>
 800cb58:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800cb5c:	2310      	movs	r3, #16
 800cb5e:	f10c 0c02 	add.w	ip, ip, #2
 800cb62:	f04f 37ff 	mov.w	r7, #4294967295
 800cb66:	2500      	movs	r5, #0
 800cb68:	fbb7 f7f3 	udiv	r7, r7, r3
 800cb6c:	fb03 f907 	mul.w	r9, r3, r7
 800cb70:	ea6f 0909 	mvn.w	r9, r9
 800cb74:	4628      	mov	r0, r5
 800cb76:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800cb7a:	2e09      	cmp	r6, #9
 800cb7c:	d818      	bhi.n	800cbb0 <_strtoul_l.isra.0+0x98>
 800cb7e:	4634      	mov	r4, r6
 800cb80:	42a3      	cmp	r3, r4
 800cb82:	dd24      	ble.n	800cbce <_strtoul_l.isra.0+0xb6>
 800cb84:	2d00      	cmp	r5, #0
 800cb86:	db1f      	blt.n	800cbc8 <_strtoul_l.isra.0+0xb0>
 800cb88:	4287      	cmp	r7, r0
 800cb8a:	d31d      	bcc.n	800cbc8 <_strtoul_l.isra.0+0xb0>
 800cb8c:	d101      	bne.n	800cb92 <_strtoul_l.isra.0+0x7a>
 800cb8e:	45a1      	cmp	r9, r4
 800cb90:	db1a      	blt.n	800cbc8 <_strtoul_l.isra.0+0xb0>
 800cb92:	fb00 4003 	mla	r0, r0, r3, r4
 800cb96:	2501      	movs	r5, #1
 800cb98:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800cb9c:	e7eb      	b.n	800cb76 <_strtoul_l.isra.0+0x5e>
 800cb9e:	2c2b      	cmp	r4, #43	; 0x2b
 800cba0:	bf08      	it	eq
 800cba2:	f89c 4000 	ldrbeq.w	r4, [ip]
 800cba6:	46a8      	mov	r8, r5
 800cba8:	bf08      	it	eq
 800cbaa:	f100 0c02 	addeq.w	ip, r0, #2
 800cbae:	e7c7      	b.n	800cb40 <_strtoul_l.isra.0+0x28>
 800cbb0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800cbb4:	2e19      	cmp	r6, #25
 800cbb6:	d801      	bhi.n	800cbbc <_strtoul_l.isra.0+0xa4>
 800cbb8:	3c37      	subs	r4, #55	; 0x37
 800cbba:	e7e1      	b.n	800cb80 <_strtoul_l.isra.0+0x68>
 800cbbc:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800cbc0:	2e19      	cmp	r6, #25
 800cbc2:	d804      	bhi.n	800cbce <_strtoul_l.isra.0+0xb6>
 800cbc4:	3c57      	subs	r4, #87	; 0x57
 800cbc6:	e7db      	b.n	800cb80 <_strtoul_l.isra.0+0x68>
 800cbc8:	f04f 35ff 	mov.w	r5, #4294967295
 800cbcc:	e7e4      	b.n	800cb98 <_strtoul_l.isra.0+0x80>
 800cbce:	2d00      	cmp	r5, #0
 800cbd0:	da07      	bge.n	800cbe2 <_strtoul_l.isra.0+0xca>
 800cbd2:	2322      	movs	r3, #34	; 0x22
 800cbd4:	f8ce 3000 	str.w	r3, [lr]
 800cbd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cbdc:	b942      	cbnz	r2, 800cbf0 <_strtoul_l.isra.0+0xd8>
 800cbde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbe2:	f1b8 0f00 	cmp.w	r8, #0
 800cbe6:	d000      	beq.n	800cbea <_strtoul_l.isra.0+0xd2>
 800cbe8:	4240      	negs	r0, r0
 800cbea:	2a00      	cmp	r2, #0
 800cbec:	d0f7      	beq.n	800cbde <_strtoul_l.isra.0+0xc6>
 800cbee:	b10d      	cbz	r5, 800cbf4 <_strtoul_l.isra.0+0xdc>
 800cbf0:	f10c 31ff 	add.w	r1, ip, #4294967295
 800cbf4:	6011      	str	r1, [r2, #0]
 800cbf6:	e7f2      	b.n	800cbde <_strtoul_l.isra.0+0xc6>
 800cbf8:	2430      	movs	r4, #48	; 0x30
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d1b1      	bne.n	800cb62 <_strtoul_l.isra.0+0x4a>
 800cbfe:	2308      	movs	r3, #8
 800cc00:	e7af      	b.n	800cb62 <_strtoul_l.isra.0+0x4a>
 800cc02:	2c30      	cmp	r4, #48	; 0x30
 800cc04:	d0a2      	beq.n	800cb4c <_strtoul_l.isra.0+0x34>
 800cc06:	230a      	movs	r3, #10
 800cc08:	e7ab      	b.n	800cb62 <_strtoul_l.isra.0+0x4a>
 800cc0a:	bf00      	nop
 800cc0c:	0800d839 	.word	0x0800d839

0800cc10 <_strtoul_r>:
 800cc10:	f7ff bf82 	b.w	800cb18 <_strtoul_l.isra.0>

0800cc14 <__submore>:
 800cc14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc18:	460c      	mov	r4, r1
 800cc1a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cc1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cc20:	4299      	cmp	r1, r3
 800cc22:	d11d      	bne.n	800cc60 <__submore+0x4c>
 800cc24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cc28:	f7ff fa2c 	bl	800c084 <_malloc_r>
 800cc2c:	b918      	cbnz	r0, 800cc36 <__submore+0x22>
 800cc2e:	f04f 30ff 	mov.w	r0, #4294967295
 800cc32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc3a:	63a3      	str	r3, [r4, #56]	; 0x38
 800cc3c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800cc40:	6360      	str	r0, [r4, #52]	; 0x34
 800cc42:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800cc46:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800cc4a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800cc4e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800cc52:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800cc56:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800cc5a:	6020      	str	r0, [r4, #0]
 800cc5c:	2000      	movs	r0, #0
 800cc5e:	e7e8      	b.n	800cc32 <__submore+0x1e>
 800cc60:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cc62:	0077      	lsls	r7, r6, #1
 800cc64:	463a      	mov	r2, r7
 800cc66:	f000 fa2d 	bl	800d0c4 <_realloc_r>
 800cc6a:	4605      	mov	r5, r0
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	d0de      	beq.n	800cc2e <__submore+0x1a>
 800cc70:	eb00 0806 	add.w	r8, r0, r6
 800cc74:	4601      	mov	r1, r0
 800cc76:	4632      	mov	r2, r6
 800cc78:	4640      	mov	r0, r8
 800cc7a:	f7fb fd6b 	bl	8008754 <memcpy>
 800cc7e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800cc82:	f8c4 8000 	str.w	r8, [r4]
 800cc86:	e7e9      	b.n	800cc5c <__submore+0x48>

0800cc88 <__ascii_wctomb>:
 800cc88:	b149      	cbz	r1, 800cc9e <__ascii_wctomb+0x16>
 800cc8a:	2aff      	cmp	r2, #255	; 0xff
 800cc8c:	bf85      	ittet	hi
 800cc8e:	238a      	movhi	r3, #138	; 0x8a
 800cc90:	6003      	strhi	r3, [r0, #0]
 800cc92:	700a      	strbls	r2, [r1, #0]
 800cc94:	f04f 30ff 	movhi.w	r0, #4294967295
 800cc98:	bf98      	it	ls
 800cc9a:	2001      	movls	r0, #1
 800cc9c:	4770      	bx	lr
 800cc9e:	4608      	mov	r0, r1
 800cca0:	4770      	bx	lr
	...

0800cca4 <__assert_func>:
 800cca4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cca6:	4614      	mov	r4, r2
 800cca8:	461a      	mov	r2, r3
 800ccaa:	4b09      	ldr	r3, [pc, #36]	; (800ccd0 <__assert_func+0x2c>)
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	4605      	mov	r5, r0
 800ccb0:	68d8      	ldr	r0, [r3, #12]
 800ccb2:	b14c      	cbz	r4, 800ccc8 <__assert_func+0x24>
 800ccb4:	4b07      	ldr	r3, [pc, #28]	; (800ccd4 <__assert_func+0x30>)
 800ccb6:	9100      	str	r1, [sp, #0]
 800ccb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ccbc:	4906      	ldr	r1, [pc, #24]	; (800ccd8 <__assert_func+0x34>)
 800ccbe:	462b      	mov	r3, r5
 800ccc0:	f000 f9a6 	bl	800d010 <fiprintf>
 800ccc4:	f000 fc3e 	bl	800d544 <abort>
 800ccc8:	4b04      	ldr	r3, [pc, #16]	; (800ccdc <__assert_func+0x38>)
 800ccca:	461c      	mov	r4, r3
 800cccc:	e7f3      	b.n	800ccb6 <__assert_func+0x12>
 800ccce:	bf00      	nop
 800ccd0:	20000058 	.word	0x20000058
 800ccd4:	0800dc68 	.word	0x0800dc68
 800ccd8:	0800dc75 	.word	0x0800dc75
 800ccdc:	0800dca3 	.word	0x0800dca3

0800cce0 <__sflush_r>:
 800cce0:	898a      	ldrh	r2, [r1, #12]
 800cce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cce6:	4605      	mov	r5, r0
 800cce8:	0710      	lsls	r0, r2, #28
 800ccea:	460c      	mov	r4, r1
 800ccec:	d458      	bmi.n	800cda0 <__sflush_r+0xc0>
 800ccee:	684b      	ldr	r3, [r1, #4]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	dc05      	bgt.n	800cd00 <__sflush_r+0x20>
 800ccf4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	dc02      	bgt.n	800cd00 <__sflush_r+0x20>
 800ccfa:	2000      	movs	r0, #0
 800ccfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd02:	2e00      	cmp	r6, #0
 800cd04:	d0f9      	beq.n	800ccfa <__sflush_r+0x1a>
 800cd06:	2300      	movs	r3, #0
 800cd08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd0c:	682f      	ldr	r7, [r5, #0]
 800cd0e:	602b      	str	r3, [r5, #0]
 800cd10:	d032      	beq.n	800cd78 <__sflush_r+0x98>
 800cd12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd14:	89a3      	ldrh	r3, [r4, #12]
 800cd16:	075a      	lsls	r2, r3, #29
 800cd18:	d505      	bpl.n	800cd26 <__sflush_r+0x46>
 800cd1a:	6863      	ldr	r3, [r4, #4]
 800cd1c:	1ac0      	subs	r0, r0, r3
 800cd1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cd20:	b10b      	cbz	r3, 800cd26 <__sflush_r+0x46>
 800cd22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd24:	1ac0      	subs	r0, r0, r3
 800cd26:	2300      	movs	r3, #0
 800cd28:	4602      	mov	r2, r0
 800cd2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd2c:	6a21      	ldr	r1, [r4, #32]
 800cd2e:	4628      	mov	r0, r5
 800cd30:	47b0      	blx	r6
 800cd32:	1c43      	adds	r3, r0, #1
 800cd34:	89a3      	ldrh	r3, [r4, #12]
 800cd36:	d106      	bne.n	800cd46 <__sflush_r+0x66>
 800cd38:	6829      	ldr	r1, [r5, #0]
 800cd3a:	291d      	cmp	r1, #29
 800cd3c:	d82c      	bhi.n	800cd98 <__sflush_r+0xb8>
 800cd3e:	4a2a      	ldr	r2, [pc, #168]	; (800cde8 <__sflush_r+0x108>)
 800cd40:	40ca      	lsrs	r2, r1
 800cd42:	07d6      	lsls	r6, r2, #31
 800cd44:	d528      	bpl.n	800cd98 <__sflush_r+0xb8>
 800cd46:	2200      	movs	r2, #0
 800cd48:	6062      	str	r2, [r4, #4]
 800cd4a:	04d9      	lsls	r1, r3, #19
 800cd4c:	6922      	ldr	r2, [r4, #16]
 800cd4e:	6022      	str	r2, [r4, #0]
 800cd50:	d504      	bpl.n	800cd5c <__sflush_r+0x7c>
 800cd52:	1c42      	adds	r2, r0, #1
 800cd54:	d101      	bne.n	800cd5a <__sflush_r+0x7a>
 800cd56:	682b      	ldr	r3, [r5, #0]
 800cd58:	b903      	cbnz	r3, 800cd5c <__sflush_r+0x7c>
 800cd5a:	6560      	str	r0, [r4, #84]	; 0x54
 800cd5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd5e:	602f      	str	r7, [r5, #0]
 800cd60:	2900      	cmp	r1, #0
 800cd62:	d0ca      	beq.n	800ccfa <__sflush_r+0x1a>
 800cd64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd68:	4299      	cmp	r1, r3
 800cd6a:	d002      	beq.n	800cd72 <__sflush_r+0x92>
 800cd6c:	4628      	mov	r0, r5
 800cd6e:	f7ff f939 	bl	800bfe4 <_free_r>
 800cd72:	2000      	movs	r0, #0
 800cd74:	6360      	str	r0, [r4, #52]	; 0x34
 800cd76:	e7c1      	b.n	800ccfc <__sflush_r+0x1c>
 800cd78:	6a21      	ldr	r1, [r4, #32]
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	4628      	mov	r0, r5
 800cd7e:	47b0      	blx	r6
 800cd80:	1c41      	adds	r1, r0, #1
 800cd82:	d1c7      	bne.n	800cd14 <__sflush_r+0x34>
 800cd84:	682b      	ldr	r3, [r5, #0]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d0c4      	beq.n	800cd14 <__sflush_r+0x34>
 800cd8a:	2b1d      	cmp	r3, #29
 800cd8c:	d001      	beq.n	800cd92 <__sflush_r+0xb2>
 800cd8e:	2b16      	cmp	r3, #22
 800cd90:	d101      	bne.n	800cd96 <__sflush_r+0xb6>
 800cd92:	602f      	str	r7, [r5, #0]
 800cd94:	e7b1      	b.n	800ccfa <__sflush_r+0x1a>
 800cd96:	89a3      	ldrh	r3, [r4, #12]
 800cd98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd9c:	81a3      	strh	r3, [r4, #12]
 800cd9e:	e7ad      	b.n	800ccfc <__sflush_r+0x1c>
 800cda0:	690f      	ldr	r7, [r1, #16]
 800cda2:	2f00      	cmp	r7, #0
 800cda4:	d0a9      	beq.n	800ccfa <__sflush_r+0x1a>
 800cda6:	0793      	lsls	r3, r2, #30
 800cda8:	680e      	ldr	r6, [r1, #0]
 800cdaa:	bf08      	it	eq
 800cdac:	694b      	ldreq	r3, [r1, #20]
 800cdae:	600f      	str	r7, [r1, #0]
 800cdb0:	bf18      	it	ne
 800cdb2:	2300      	movne	r3, #0
 800cdb4:	eba6 0807 	sub.w	r8, r6, r7
 800cdb8:	608b      	str	r3, [r1, #8]
 800cdba:	f1b8 0f00 	cmp.w	r8, #0
 800cdbe:	dd9c      	ble.n	800ccfa <__sflush_r+0x1a>
 800cdc0:	6a21      	ldr	r1, [r4, #32]
 800cdc2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cdc4:	4643      	mov	r3, r8
 800cdc6:	463a      	mov	r2, r7
 800cdc8:	4628      	mov	r0, r5
 800cdca:	47b0      	blx	r6
 800cdcc:	2800      	cmp	r0, #0
 800cdce:	dc06      	bgt.n	800cdde <__sflush_r+0xfe>
 800cdd0:	89a3      	ldrh	r3, [r4, #12]
 800cdd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cdd6:	81a3      	strh	r3, [r4, #12]
 800cdd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cddc:	e78e      	b.n	800ccfc <__sflush_r+0x1c>
 800cdde:	4407      	add	r7, r0
 800cde0:	eba8 0800 	sub.w	r8, r8, r0
 800cde4:	e7e9      	b.n	800cdba <__sflush_r+0xda>
 800cde6:	bf00      	nop
 800cde8:	20400001 	.word	0x20400001

0800cdec <_fflush_r>:
 800cdec:	b538      	push	{r3, r4, r5, lr}
 800cdee:	690b      	ldr	r3, [r1, #16]
 800cdf0:	4605      	mov	r5, r0
 800cdf2:	460c      	mov	r4, r1
 800cdf4:	b913      	cbnz	r3, 800cdfc <_fflush_r+0x10>
 800cdf6:	2500      	movs	r5, #0
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	bd38      	pop	{r3, r4, r5, pc}
 800cdfc:	b118      	cbz	r0, 800ce06 <_fflush_r+0x1a>
 800cdfe:	6983      	ldr	r3, [r0, #24]
 800ce00:	b90b      	cbnz	r3, 800ce06 <_fflush_r+0x1a>
 800ce02:	f000 f887 	bl	800cf14 <__sinit>
 800ce06:	4b14      	ldr	r3, [pc, #80]	; (800ce58 <_fflush_r+0x6c>)
 800ce08:	429c      	cmp	r4, r3
 800ce0a:	d11b      	bne.n	800ce44 <_fflush_r+0x58>
 800ce0c:	686c      	ldr	r4, [r5, #4]
 800ce0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d0ef      	beq.n	800cdf6 <_fflush_r+0xa>
 800ce16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ce18:	07d0      	lsls	r0, r2, #31
 800ce1a:	d404      	bmi.n	800ce26 <_fflush_r+0x3a>
 800ce1c:	0599      	lsls	r1, r3, #22
 800ce1e:	d402      	bmi.n	800ce26 <_fflush_r+0x3a>
 800ce20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce22:	f000 f927 	bl	800d074 <__retarget_lock_acquire_recursive>
 800ce26:	4628      	mov	r0, r5
 800ce28:	4621      	mov	r1, r4
 800ce2a:	f7ff ff59 	bl	800cce0 <__sflush_r>
 800ce2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ce30:	07da      	lsls	r2, r3, #31
 800ce32:	4605      	mov	r5, r0
 800ce34:	d4e0      	bmi.n	800cdf8 <_fflush_r+0xc>
 800ce36:	89a3      	ldrh	r3, [r4, #12]
 800ce38:	059b      	lsls	r3, r3, #22
 800ce3a:	d4dd      	bmi.n	800cdf8 <_fflush_r+0xc>
 800ce3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce3e:	f000 f91a 	bl	800d076 <__retarget_lock_release_recursive>
 800ce42:	e7d9      	b.n	800cdf8 <_fflush_r+0xc>
 800ce44:	4b05      	ldr	r3, [pc, #20]	; (800ce5c <_fflush_r+0x70>)
 800ce46:	429c      	cmp	r4, r3
 800ce48:	d101      	bne.n	800ce4e <_fflush_r+0x62>
 800ce4a:	68ac      	ldr	r4, [r5, #8]
 800ce4c:	e7df      	b.n	800ce0e <_fflush_r+0x22>
 800ce4e:	4b04      	ldr	r3, [pc, #16]	; (800ce60 <_fflush_r+0x74>)
 800ce50:	429c      	cmp	r4, r3
 800ce52:	bf08      	it	eq
 800ce54:	68ec      	ldreq	r4, [r5, #12]
 800ce56:	e7da      	b.n	800ce0e <_fflush_r+0x22>
 800ce58:	0800dcc4 	.word	0x0800dcc4
 800ce5c:	0800dce4 	.word	0x0800dce4
 800ce60:	0800dca4 	.word	0x0800dca4

0800ce64 <std>:
 800ce64:	2300      	movs	r3, #0
 800ce66:	b510      	push	{r4, lr}
 800ce68:	4604      	mov	r4, r0
 800ce6a:	e9c0 3300 	strd	r3, r3, [r0]
 800ce6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce72:	6083      	str	r3, [r0, #8]
 800ce74:	8181      	strh	r1, [r0, #12]
 800ce76:	6643      	str	r3, [r0, #100]	; 0x64
 800ce78:	81c2      	strh	r2, [r0, #14]
 800ce7a:	6183      	str	r3, [r0, #24]
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	2208      	movs	r2, #8
 800ce80:	305c      	adds	r0, #92	; 0x5c
 800ce82:	f7fb fc75 	bl	8008770 <memset>
 800ce86:	4b05      	ldr	r3, [pc, #20]	; (800ce9c <std+0x38>)
 800ce88:	6263      	str	r3, [r4, #36]	; 0x24
 800ce8a:	4b05      	ldr	r3, [pc, #20]	; (800cea0 <std+0x3c>)
 800ce8c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ce8e:	4b05      	ldr	r3, [pc, #20]	; (800cea4 <std+0x40>)
 800ce90:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ce92:	4b05      	ldr	r3, [pc, #20]	; (800cea8 <std+0x44>)
 800ce94:	6224      	str	r4, [r4, #32]
 800ce96:	6323      	str	r3, [r4, #48]	; 0x30
 800ce98:	bd10      	pop	{r4, pc}
 800ce9a:	bf00      	nop
 800ce9c:	080094b1 	.word	0x080094b1
 800cea0:	080094d7 	.word	0x080094d7
 800cea4:	0800950f 	.word	0x0800950f
 800cea8:	08009533 	.word	0x08009533

0800ceac <_cleanup_r>:
 800ceac:	4901      	ldr	r1, [pc, #4]	; (800ceb4 <_cleanup_r+0x8>)
 800ceae:	f000 b8c1 	b.w	800d034 <_fwalk_reent>
 800ceb2:	bf00      	nop
 800ceb4:	0800cded 	.word	0x0800cded

0800ceb8 <__sfmoreglue>:
 800ceb8:	b570      	push	{r4, r5, r6, lr}
 800ceba:	1e4a      	subs	r2, r1, #1
 800cebc:	2568      	movs	r5, #104	; 0x68
 800cebe:	4355      	muls	r5, r2
 800cec0:	460e      	mov	r6, r1
 800cec2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cec6:	f7ff f8dd 	bl	800c084 <_malloc_r>
 800ceca:	4604      	mov	r4, r0
 800cecc:	b140      	cbz	r0, 800cee0 <__sfmoreglue+0x28>
 800cece:	2100      	movs	r1, #0
 800ced0:	e9c0 1600 	strd	r1, r6, [r0]
 800ced4:	300c      	adds	r0, #12
 800ced6:	60a0      	str	r0, [r4, #8]
 800ced8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cedc:	f7fb fc48 	bl	8008770 <memset>
 800cee0:	4620      	mov	r0, r4
 800cee2:	bd70      	pop	{r4, r5, r6, pc}

0800cee4 <__sfp_lock_acquire>:
 800cee4:	4801      	ldr	r0, [pc, #4]	; (800ceec <__sfp_lock_acquire+0x8>)
 800cee6:	f000 b8c5 	b.w	800d074 <__retarget_lock_acquire_recursive>
 800ceea:	bf00      	nop
 800ceec:	200008cc 	.word	0x200008cc

0800cef0 <__sfp_lock_release>:
 800cef0:	4801      	ldr	r0, [pc, #4]	; (800cef8 <__sfp_lock_release+0x8>)
 800cef2:	f000 b8c0 	b.w	800d076 <__retarget_lock_release_recursive>
 800cef6:	bf00      	nop
 800cef8:	200008cc 	.word	0x200008cc

0800cefc <__sinit_lock_acquire>:
 800cefc:	4801      	ldr	r0, [pc, #4]	; (800cf04 <__sinit_lock_acquire+0x8>)
 800cefe:	f000 b8b9 	b.w	800d074 <__retarget_lock_acquire_recursive>
 800cf02:	bf00      	nop
 800cf04:	200008c7 	.word	0x200008c7

0800cf08 <__sinit_lock_release>:
 800cf08:	4801      	ldr	r0, [pc, #4]	; (800cf10 <__sinit_lock_release+0x8>)
 800cf0a:	f000 b8b4 	b.w	800d076 <__retarget_lock_release_recursive>
 800cf0e:	bf00      	nop
 800cf10:	200008c7 	.word	0x200008c7

0800cf14 <__sinit>:
 800cf14:	b510      	push	{r4, lr}
 800cf16:	4604      	mov	r4, r0
 800cf18:	f7ff fff0 	bl	800cefc <__sinit_lock_acquire>
 800cf1c:	69a3      	ldr	r3, [r4, #24]
 800cf1e:	b11b      	cbz	r3, 800cf28 <__sinit+0x14>
 800cf20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf24:	f7ff bff0 	b.w	800cf08 <__sinit_lock_release>
 800cf28:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cf2c:	6523      	str	r3, [r4, #80]	; 0x50
 800cf2e:	4b13      	ldr	r3, [pc, #76]	; (800cf7c <__sinit+0x68>)
 800cf30:	4a13      	ldr	r2, [pc, #76]	; (800cf80 <__sinit+0x6c>)
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	62a2      	str	r2, [r4, #40]	; 0x28
 800cf36:	42a3      	cmp	r3, r4
 800cf38:	bf04      	itt	eq
 800cf3a:	2301      	moveq	r3, #1
 800cf3c:	61a3      	streq	r3, [r4, #24]
 800cf3e:	4620      	mov	r0, r4
 800cf40:	f000 f820 	bl	800cf84 <__sfp>
 800cf44:	6060      	str	r0, [r4, #4]
 800cf46:	4620      	mov	r0, r4
 800cf48:	f000 f81c 	bl	800cf84 <__sfp>
 800cf4c:	60a0      	str	r0, [r4, #8]
 800cf4e:	4620      	mov	r0, r4
 800cf50:	f000 f818 	bl	800cf84 <__sfp>
 800cf54:	2200      	movs	r2, #0
 800cf56:	60e0      	str	r0, [r4, #12]
 800cf58:	2104      	movs	r1, #4
 800cf5a:	6860      	ldr	r0, [r4, #4]
 800cf5c:	f7ff ff82 	bl	800ce64 <std>
 800cf60:	68a0      	ldr	r0, [r4, #8]
 800cf62:	2201      	movs	r2, #1
 800cf64:	2109      	movs	r1, #9
 800cf66:	f7ff ff7d 	bl	800ce64 <std>
 800cf6a:	68e0      	ldr	r0, [r4, #12]
 800cf6c:	2202      	movs	r2, #2
 800cf6e:	2112      	movs	r1, #18
 800cf70:	f7ff ff78 	bl	800ce64 <std>
 800cf74:	2301      	movs	r3, #1
 800cf76:	61a3      	str	r3, [r4, #24]
 800cf78:	e7d2      	b.n	800cf20 <__sinit+0xc>
 800cf7a:	bf00      	nop
 800cf7c:	0800d93c 	.word	0x0800d93c
 800cf80:	0800cead 	.word	0x0800cead

0800cf84 <__sfp>:
 800cf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf86:	4607      	mov	r7, r0
 800cf88:	f7ff ffac 	bl	800cee4 <__sfp_lock_acquire>
 800cf8c:	4b1e      	ldr	r3, [pc, #120]	; (800d008 <__sfp+0x84>)
 800cf8e:	681e      	ldr	r6, [r3, #0]
 800cf90:	69b3      	ldr	r3, [r6, #24]
 800cf92:	b913      	cbnz	r3, 800cf9a <__sfp+0x16>
 800cf94:	4630      	mov	r0, r6
 800cf96:	f7ff ffbd 	bl	800cf14 <__sinit>
 800cf9a:	3648      	adds	r6, #72	; 0x48
 800cf9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cfa0:	3b01      	subs	r3, #1
 800cfa2:	d503      	bpl.n	800cfac <__sfp+0x28>
 800cfa4:	6833      	ldr	r3, [r6, #0]
 800cfa6:	b30b      	cbz	r3, 800cfec <__sfp+0x68>
 800cfa8:	6836      	ldr	r6, [r6, #0]
 800cfaa:	e7f7      	b.n	800cf9c <__sfp+0x18>
 800cfac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cfb0:	b9d5      	cbnz	r5, 800cfe8 <__sfp+0x64>
 800cfb2:	4b16      	ldr	r3, [pc, #88]	; (800d00c <__sfp+0x88>)
 800cfb4:	60e3      	str	r3, [r4, #12]
 800cfb6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cfba:	6665      	str	r5, [r4, #100]	; 0x64
 800cfbc:	f000 f859 	bl	800d072 <__retarget_lock_init_recursive>
 800cfc0:	f7ff ff96 	bl	800cef0 <__sfp_lock_release>
 800cfc4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cfc8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cfcc:	6025      	str	r5, [r4, #0]
 800cfce:	61a5      	str	r5, [r4, #24]
 800cfd0:	2208      	movs	r2, #8
 800cfd2:	4629      	mov	r1, r5
 800cfd4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cfd8:	f7fb fbca 	bl	8008770 <memset>
 800cfdc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cfe0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cfe4:	4620      	mov	r0, r4
 800cfe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfe8:	3468      	adds	r4, #104	; 0x68
 800cfea:	e7d9      	b.n	800cfa0 <__sfp+0x1c>
 800cfec:	2104      	movs	r1, #4
 800cfee:	4638      	mov	r0, r7
 800cff0:	f7ff ff62 	bl	800ceb8 <__sfmoreglue>
 800cff4:	4604      	mov	r4, r0
 800cff6:	6030      	str	r0, [r6, #0]
 800cff8:	2800      	cmp	r0, #0
 800cffa:	d1d5      	bne.n	800cfa8 <__sfp+0x24>
 800cffc:	f7ff ff78 	bl	800cef0 <__sfp_lock_release>
 800d000:	230c      	movs	r3, #12
 800d002:	603b      	str	r3, [r7, #0]
 800d004:	e7ee      	b.n	800cfe4 <__sfp+0x60>
 800d006:	bf00      	nop
 800d008:	0800d93c 	.word	0x0800d93c
 800d00c:	ffff0001 	.word	0xffff0001

0800d010 <fiprintf>:
 800d010:	b40e      	push	{r1, r2, r3}
 800d012:	b503      	push	{r0, r1, lr}
 800d014:	4601      	mov	r1, r0
 800d016:	ab03      	add	r3, sp, #12
 800d018:	4805      	ldr	r0, [pc, #20]	; (800d030 <fiprintf+0x20>)
 800d01a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d01e:	6800      	ldr	r0, [r0, #0]
 800d020:	9301      	str	r3, [sp, #4]
 800d022:	f000 f89f 	bl	800d164 <_vfiprintf_r>
 800d026:	b002      	add	sp, #8
 800d028:	f85d eb04 	ldr.w	lr, [sp], #4
 800d02c:	b003      	add	sp, #12
 800d02e:	4770      	bx	lr
 800d030:	20000058 	.word	0x20000058

0800d034 <_fwalk_reent>:
 800d034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d038:	4606      	mov	r6, r0
 800d03a:	4688      	mov	r8, r1
 800d03c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d040:	2700      	movs	r7, #0
 800d042:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d046:	f1b9 0901 	subs.w	r9, r9, #1
 800d04a:	d505      	bpl.n	800d058 <_fwalk_reent+0x24>
 800d04c:	6824      	ldr	r4, [r4, #0]
 800d04e:	2c00      	cmp	r4, #0
 800d050:	d1f7      	bne.n	800d042 <_fwalk_reent+0xe>
 800d052:	4638      	mov	r0, r7
 800d054:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d058:	89ab      	ldrh	r3, [r5, #12]
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	d907      	bls.n	800d06e <_fwalk_reent+0x3a>
 800d05e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d062:	3301      	adds	r3, #1
 800d064:	d003      	beq.n	800d06e <_fwalk_reent+0x3a>
 800d066:	4629      	mov	r1, r5
 800d068:	4630      	mov	r0, r6
 800d06a:	47c0      	blx	r8
 800d06c:	4307      	orrs	r7, r0
 800d06e:	3568      	adds	r5, #104	; 0x68
 800d070:	e7e9      	b.n	800d046 <_fwalk_reent+0x12>

0800d072 <__retarget_lock_init_recursive>:
 800d072:	4770      	bx	lr

0800d074 <__retarget_lock_acquire_recursive>:
 800d074:	4770      	bx	lr

0800d076 <__retarget_lock_release_recursive>:
 800d076:	4770      	bx	lr

0800d078 <memmove>:
 800d078:	4288      	cmp	r0, r1
 800d07a:	b510      	push	{r4, lr}
 800d07c:	eb01 0402 	add.w	r4, r1, r2
 800d080:	d902      	bls.n	800d088 <memmove+0x10>
 800d082:	4284      	cmp	r4, r0
 800d084:	4623      	mov	r3, r4
 800d086:	d807      	bhi.n	800d098 <memmove+0x20>
 800d088:	1e43      	subs	r3, r0, #1
 800d08a:	42a1      	cmp	r1, r4
 800d08c:	d008      	beq.n	800d0a0 <memmove+0x28>
 800d08e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d092:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d096:	e7f8      	b.n	800d08a <memmove+0x12>
 800d098:	4402      	add	r2, r0
 800d09a:	4601      	mov	r1, r0
 800d09c:	428a      	cmp	r2, r1
 800d09e:	d100      	bne.n	800d0a2 <memmove+0x2a>
 800d0a0:	bd10      	pop	{r4, pc}
 800d0a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d0a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d0aa:	e7f7      	b.n	800d09c <memmove+0x24>

0800d0ac <__malloc_lock>:
 800d0ac:	4801      	ldr	r0, [pc, #4]	; (800d0b4 <__malloc_lock+0x8>)
 800d0ae:	f7ff bfe1 	b.w	800d074 <__retarget_lock_acquire_recursive>
 800d0b2:	bf00      	nop
 800d0b4:	200008c8 	.word	0x200008c8

0800d0b8 <__malloc_unlock>:
 800d0b8:	4801      	ldr	r0, [pc, #4]	; (800d0c0 <__malloc_unlock+0x8>)
 800d0ba:	f7ff bfdc 	b.w	800d076 <__retarget_lock_release_recursive>
 800d0be:	bf00      	nop
 800d0c0:	200008c8 	.word	0x200008c8

0800d0c4 <_realloc_r>:
 800d0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0c6:	4607      	mov	r7, r0
 800d0c8:	4614      	mov	r4, r2
 800d0ca:	460e      	mov	r6, r1
 800d0cc:	b921      	cbnz	r1, 800d0d8 <_realloc_r+0x14>
 800d0ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d0d2:	4611      	mov	r1, r2
 800d0d4:	f7fe bfd6 	b.w	800c084 <_malloc_r>
 800d0d8:	b922      	cbnz	r2, 800d0e4 <_realloc_r+0x20>
 800d0da:	f7fe ff83 	bl	800bfe4 <_free_r>
 800d0de:	4625      	mov	r5, r4
 800d0e0:	4628      	mov	r0, r5
 800d0e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0e4:	f000 fa9a 	bl	800d61c <_malloc_usable_size_r>
 800d0e8:	42a0      	cmp	r0, r4
 800d0ea:	d20f      	bcs.n	800d10c <_realloc_r+0x48>
 800d0ec:	4621      	mov	r1, r4
 800d0ee:	4638      	mov	r0, r7
 800d0f0:	f7fe ffc8 	bl	800c084 <_malloc_r>
 800d0f4:	4605      	mov	r5, r0
 800d0f6:	2800      	cmp	r0, #0
 800d0f8:	d0f2      	beq.n	800d0e0 <_realloc_r+0x1c>
 800d0fa:	4631      	mov	r1, r6
 800d0fc:	4622      	mov	r2, r4
 800d0fe:	f7fb fb29 	bl	8008754 <memcpy>
 800d102:	4631      	mov	r1, r6
 800d104:	4638      	mov	r0, r7
 800d106:	f7fe ff6d 	bl	800bfe4 <_free_r>
 800d10a:	e7e9      	b.n	800d0e0 <_realloc_r+0x1c>
 800d10c:	4635      	mov	r5, r6
 800d10e:	e7e7      	b.n	800d0e0 <_realloc_r+0x1c>

0800d110 <__sfputc_r>:
 800d110:	6893      	ldr	r3, [r2, #8]
 800d112:	3b01      	subs	r3, #1
 800d114:	2b00      	cmp	r3, #0
 800d116:	b410      	push	{r4}
 800d118:	6093      	str	r3, [r2, #8]
 800d11a:	da08      	bge.n	800d12e <__sfputc_r+0x1e>
 800d11c:	6994      	ldr	r4, [r2, #24]
 800d11e:	42a3      	cmp	r3, r4
 800d120:	db01      	blt.n	800d126 <__sfputc_r+0x16>
 800d122:	290a      	cmp	r1, #10
 800d124:	d103      	bne.n	800d12e <__sfputc_r+0x1e>
 800d126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d12a:	f000 b94b 	b.w	800d3c4 <__swbuf_r>
 800d12e:	6813      	ldr	r3, [r2, #0]
 800d130:	1c58      	adds	r0, r3, #1
 800d132:	6010      	str	r0, [r2, #0]
 800d134:	7019      	strb	r1, [r3, #0]
 800d136:	4608      	mov	r0, r1
 800d138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d13c:	4770      	bx	lr

0800d13e <__sfputs_r>:
 800d13e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d140:	4606      	mov	r6, r0
 800d142:	460f      	mov	r7, r1
 800d144:	4614      	mov	r4, r2
 800d146:	18d5      	adds	r5, r2, r3
 800d148:	42ac      	cmp	r4, r5
 800d14a:	d101      	bne.n	800d150 <__sfputs_r+0x12>
 800d14c:	2000      	movs	r0, #0
 800d14e:	e007      	b.n	800d160 <__sfputs_r+0x22>
 800d150:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d154:	463a      	mov	r2, r7
 800d156:	4630      	mov	r0, r6
 800d158:	f7ff ffda 	bl	800d110 <__sfputc_r>
 800d15c:	1c43      	adds	r3, r0, #1
 800d15e:	d1f3      	bne.n	800d148 <__sfputs_r+0xa>
 800d160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d164 <_vfiprintf_r>:
 800d164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d168:	460d      	mov	r5, r1
 800d16a:	b09d      	sub	sp, #116	; 0x74
 800d16c:	4614      	mov	r4, r2
 800d16e:	4698      	mov	r8, r3
 800d170:	4606      	mov	r6, r0
 800d172:	b118      	cbz	r0, 800d17c <_vfiprintf_r+0x18>
 800d174:	6983      	ldr	r3, [r0, #24]
 800d176:	b90b      	cbnz	r3, 800d17c <_vfiprintf_r+0x18>
 800d178:	f7ff fecc 	bl	800cf14 <__sinit>
 800d17c:	4b89      	ldr	r3, [pc, #548]	; (800d3a4 <_vfiprintf_r+0x240>)
 800d17e:	429d      	cmp	r5, r3
 800d180:	d11b      	bne.n	800d1ba <_vfiprintf_r+0x56>
 800d182:	6875      	ldr	r5, [r6, #4]
 800d184:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d186:	07d9      	lsls	r1, r3, #31
 800d188:	d405      	bmi.n	800d196 <_vfiprintf_r+0x32>
 800d18a:	89ab      	ldrh	r3, [r5, #12]
 800d18c:	059a      	lsls	r2, r3, #22
 800d18e:	d402      	bmi.n	800d196 <_vfiprintf_r+0x32>
 800d190:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d192:	f7ff ff6f 	bl	800d074 <__retarget_lock_acquire_recursive>
 800d196:	89ab      	ldrh	r3, [r5, #12]
 800d198:	071b      	lsls	r3, r3, #28
 800d19a:	d501      	bpl.n	800d1a0 <_vfiprintf_r+0x3c>
 800d19c:	692b      	ldr	r3, [r5, #16]
 800d19e:	b9eb      	cbnz	r3, 800d1dc <_vfiprintf_r+0x78>
 800d1a0:	4629      	mov	r1, r5
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	f000 f960 	bl	800d468 <__swsetup_r>
 800d1a8:	b1c0      	cbz	r0, 800d1dc <_vfiprintf_r+0x78>
 800d1aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d1ac:	07dc      	lsls	r4, r3, #31
 800d1ae:	d50e      	bpl.n	800d1ce <_vfiprintf_r+0x6a>
 800d1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1b4:	b01d      	add	sp, #116	; 0x74
 800d1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ba:	4b7b      	ldr	r3, [pc, #492]	; (800d3a8 <_vfiprintf_r+0x244>)
 800d1bc:	429d      	cmp	r5, r3
 800d1be:	d101      	bne.n	800d1c4 <_vfiprintf_r+0x60>
 800d1c0:	68b5      	ldr	r5, [r6, #8]
 800d1c2:	e7df      	b.n	800d184 <_vfiprintf_r+0x20>
 800d1c4:	4b79      	ldr	r3, [pc, #484]	; (800d3ac <_vfiprintf_r+0x248>)
 800d1c6:	429d      	cmp	r5, r3
 800d1c8:	bf08      	it	eq
 800d1ca:	68f5      	ldreq	r5, [r6, #12]
 800d1cc:	e7da      	b.n	800d184 <_vfiprintf_r+0x20>
 800d1ce:	89ab      	ldrh	r3, [r5, #12]
 800d1d0:	0598      	lsls	r0, r3, #22
 800d1d2:	d4ed      	bmi.n	800d1b0 <_vfiprintf_r+0x4c>
 800d1d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d1d6:	f7ff ff4e 	bl	800d076 <__retarget_lock_release_recursive>
 800d1da:	e7e9      	b.n	800d1b0 <_vfiprintf_r+0x4c>
 800d1dc:	2300      	movs	r3, #0
 800d1de:	9309      	str	r3, [sp, #36]	; 0x24
 800d1e0:	2320      	movs	r3, #32
 800d1e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d1e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1ea:	2330      	movs	r3, #48	; 0x30
 800d1ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d3b0 <_vfiprintf_r+0x24c>
 800d1f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1f4:	f04f 0901 	mov.w	r9, #1
 800d1f8:	4623      	mov	r3, r4
 800d1fa:	469a      	mov	sl, r3
 800d1fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d200:	b10a      	cbz	r2, 800d206 <_vfiprintf_r+0xa2>
 800d202:	2a25      	cmp	r2, #37	; 0x25
 800d204:	d1f9      	bne.n	800d1fa <_vfiprintf_r+0x96>
 800d206:	ebba 0b04 	subs.w	fp, sl, r4
 800d20a:	d00b      	beq.n	800d224 <_vfiprintf_r+0xc0>
 800d20c:	465b      	mov	r3, fp
 800d20e:	4622      	mov	r2, r4
 800d210:	4629      	mov	r1, r5
 800d212:	4630      	mov	r0, r6
 800d214:	f7ff ff93 	bl	800d13e <__sfputs_r>
 800d218:	3001      	adds	r0, #1
 800d21a:	f000 80aa 	beq.w	800d372 <_vfiprintf_r+0x20e>
 800d21e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d220:	445a      	add	r2, fp
 800d222:	9209      	str	r2, [sp, #36]	; 0x24
 800d224:	f89a 3000 	ldrb.w	r3, [sl]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	f000 80a2 	beq.w	800d372 <_vfiprintf_r+0x20e>
 800d22e:	2300      	movs	r3, #0
 800d230:	f04f 32ff 	mov.w	r2, #4294967295
 800d234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d238:	f10a 0a01 	add.w	sl, sl, #1
 800d23c:	9304      	str	r3, [sp, #16]
 800d23e:	9307      	str	r3, [sp, #28]
 800d240:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d244:	931a      	str	r3, [sp, #104]	; 0x68
 800d246:	4654      	mov	r4, sl
 800d248:	2205      	movs	r2, #5
 800d24a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d24e:	4858      	ldr	r0, [pc, #352]	; (800d3b0 <_vfiprintf_r+0x24c>)
 800d250:	f7f2 fffe 	bl	8000250 <memchr>
 800d254:	9a04      	ldr	r2, [sp, #16]
 800d256:	b9d8      	cbnz	r0, 800d290 <_vfiprintf_r+0x12c>
 800d258:	06d1      	lsls	r1, r2, #27
 800d25a:	bf44      	itt	mi
 800d25c:	2320      	movmi	r3, #32
 800d25e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d262:	0713      	lsls	r3, r2, #28
 800d264:	bf44      	itt	mi
 800d266:	232b      	movmi	r3, #43	; 0x2b
 800d268:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d26c:	f89a 3000 	ldrb.w	r3, [sl]
 800d270:	2b2a      	cmp	r3, #42	; 0x2a
 800d272:	d015      	beq.n	800d2a0 <_vfiprintf_r+0x13c>
 800d274:	9a07      	ldr	r2, [sp, #28]
 800d276:	4654      	mov	r4, sl
 800d278:	2000      	movs	r0, #0
 800d27a:	f04f 0c0a 	mov.w	ip, #10
 800d27e:	4621      	mov	r1, r4
 800d280:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d284:	3b30      	subs	r3, #48	; 0x30
 800d286:	2b09      	cmp	r3, #9
 800d288:	d94e      	bls.n	800d328 <_vfiprintf_r+0x1c4>
 800d28a:	b1b0      	cbz	r0, 800d2ba <_vfiprintf_r+0x156>
 800d28c:	9207      	str	r2, [sp, #28]
 800d28e:	e014      	b.n	800d2ba <_vfiprintf_r+0x156>
 800d290:	eba0 0308 	sub.w	r3, r0, r8
 800d294:	fa09 f303 	lsl.w	r3, r9, r3
 800d298:	4313      	orrs	r3, r2
 800d29a:	9304      	str	r3, [sp, #16]
 800d29c:	46a2      	mov	sl, r4
 800d29e:	e7d2      	b.n	800d246 <_vfiprintf_r+0xe2>
 800d2a0:	9b03      	ldr	r3, [sp, #12]
 800d2a2:	1d19      	adds	r1, r3, #4
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	9103      	str	r1, [sp, #12]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	bfbb      	ittet	lt
 800d2ac:	425b      	neglt	r3, r3
 800d2ae:	f042 0202 	orrlt.w	r2, r2, #2
 800d2b2:	9307      	strge	r3, [sp, #28]
 800d2b4:	9307      	strlt	r3, [sp, #28]
 800d2b6:	bfb8      	it	lt
 800d2b8:	9204      	strlt	r2, [sp, #16]
 800d2ba:	7823      	ldrb	r3, [r4, #0]
 800d2bc:	2b2e      	cmp	r3, #46	; 0x2e
 800d2be:	d10c      	bne.n	800d2da <_vfiprintf_r+0x176>
 800d2c0:	7863      	ldrb	r3, [r4, #1]
 800d2c2:	2b2a      	cmp	r3, #42	; 0x2a
 800d2c4:	d135      	bne.n	800d332 <_vfiprintf_r+0x1ce>
 800d2c6:	9b03      	ldr	r3, [sp, #12]
 800d2c8:	1d1a      	adds	r2, r3, #4
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	9203      	str	r2, [sp, #12]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	bfb8      	it	lt
 800d2d2:	f04f 33ff 	movlt.w	r3, #4294967295
 800d2d6:	3402      	adds	r4, #2
 800d2d8:	9305      	str	r3, [sp, #20]
 800d2da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d3c0 <_vfiprintf_r+0x25c>
 800d2de:	7821      	ldrb	r1, [r4, #0]
 800d2e0:	2203      	movs	r2, #3
 800d2e2:	4650      	mov	r0, sl
 800d2e4:	f7f2 ffb4 	bl	8000250 <memchr>
 800d2e8:	b140      	cbz	r0, 800d2fc <_vfiprintf_r+0x198>
 800d2ea:	2340      	movs	r3, #64	; 0x40
 800d2ec:	eba0 000a 	sub.w	r0, r0, sl
 800d2f0:	fa03 f000 	lsl.w	r0, r3, r0
 800d2f4:	9b04      	ldr	r3, [sp, #16]
 800d2f6:	4303      	orrs	r3, r0
 800d2f8:	3401      	adds	r4, #1
 800d2fa:	9304      	str	r3, [sp, #16]
 800d2fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d300:	482c      	ldr	r0, [pc, #176]	; (800d3b4 <_vfiprintf_r+0x250>)
 800d302:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d306:	2206      	movs	r2, #6
 800d308:	f7f2 ffa2 	bl	8000250 <memchr>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	d03f      	beq.n	800d390 <_vfiprintf_r+0x22c>
 800d310:	4b29      	ldr	r3, [pc, #164]	; (800d3b8 <_vfiprintf_r+0x254>)
 800d312:	bb1b      	cbnz	r3, 800d35c <_vfiprintf_r+0x1f8>
 800d314:	9b03      	ldr	r3, [sp, #12]
 800d316:	3307      	adds	r3, #7
 800d318:	f023 0307 	bic.w	r3, r3, #7
 800d31c:	3308      	adds	r3, #8
 800d31e:	9303      	str	r3, [sp, #12]
 800d320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d322:	443b      	add	r3, r7
 800d324:	9309      	str	r3, [sp, #36]	; 0x24
 800d326:	e767      	b.n	800d1f8 <_vfiprintf_r+0x94>
 800d328:	fb0c 3202 	mla	r2, ip, r2, r3
 800d32c:	460c      	mov	r4, r1
 800d32e:	2001      	movs	r0, #1
 800d330:	e7a5      	b.n	800d27e <_vfiprintf_r+0x11a>
 800d332:	2300      	movs	r3, #0
 800d334:	3401      	adds	r4, #1
 800d336:	9305      	str	r3, [sp, #20]
 800d338:	4619      	mov	r1, r3
 800d33a:	f04f 0c0a 	mov.w	ip, #10
 800d33e:	4620      	mov	r0, r4
 800d340:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d344:	3a30      	subs	r2, #48	; 0x30
 800d346:	2a09      	cmp	r2, #9
 800d348:	d903      	bls.n	800d352 <_vfiprintf_r+0x1ee>
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d0c5      	beq.n	800d2da <_vfiprintf_r+0x176>
 800d34e:	9105      	str	r1, [sp, #20]
 800d350:	e7c3      	b.n	800d2da <_vfiprintf_r+0x176>
 800d352:	fb0c 2101 	mla	r1, ip, r1, r2
 800d356:	4604      	mov	r4, r0
 800d358:	2301      	movs	r3, #1
 800d35a:	e7f0      	b.n	800d33e <_vfiprintf_r+0x1da>
 800d35c:	ab03      	add	r3, sp, #12
 800d35e:	9300      	str	r3, [sp, #0]
 800d360:	462a      	mov	r2, r5
 800d362:	4b16      	ldr	r3, [pc, #88]	; (800d3bc <_vfiprintf_r+0x258>)
 800d364:	a904      	add	r1, sp, #16
 800d366:	4630      	mov	r0, r6
 800d368:	f7fb fa9a 	bl	80088a0 <_printf_float>
 800d36c:	4607      	mov	r7, r0
 800d36e:	1c78      	adds	r0, r7, #1
 800d370:	d1d6      	bne.n	800d320 <_vfiprintf_r+0x1bc>
 800d372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d374:	07d9      	lsls	r1, r3, #31
 800d376:	d405      	bmi.n	800d384 <_vfiprintf_r+0x220>
 800d378:	89ab      	ldrh	r3, [r5, #12]
 800d37a:	059a      	lsls	r2, r3, #22
 800d37c:	d402      	bmi.n	800d384 <_vfiprintf_r+0x220>
 800d37e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d380:	f7ff fe79 	bl	800d076 <__retarget_lock_release_recursive>
 800d384:	89ab      	ldrh	r3, [r5, #12]
 800d386:	065b      	lsls	r3, r3, #25
 800d388:	f53f af12 	bmi.w	800d1b0 <_vfiprintf_r+0x4c>
 800d38c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d38e:	e711      	b.n	800d1b4 <_vfiprintf_r+0x50>
 800d390:	ab03      	add	r3, sp, #12
 800d392:	9300      	str	r3, [sp, #0]
 800d394:	462a      	mov	r2, r5
 800d396:	4b09      	ldr	r3, [pc, #36]	; (800d3bc <_vfiprintf_r+0x258>)
 800d398:	a904      	add	r1, sp, #16
 800d39a:	4630      	mov	r0, r6
 800d39c:	f7fb fd0c 	bl	8008db8 <_printf_i>
 800d3a0:	e7e4      	b.n	800d36c <_vfiprintf_r+0x208>
 800d3a2:	bf00      	nop
 800d3a4:	0800dcc4 	.word	0x0800dcc4
 800d3a8:	0800dce4 	.word	0x0800dce4
 800d3ac:	0800dca4 	.word	0x0800dca4
 800d3b0:	0800dc3c 	.word	0x0800dc3c
 800d3b4:	0800dc46 	.word	0x0800dc46
 800d3b8:	080088a1 	.word	0x080088a1
 800d3bc:	0800d13f 	.word	0x0800d13f
 800d3c0:	0800dc42 	.word	0x0800dc42

0800d3c4 <__swbuf_r>:
 800d3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3c6:	460e      	mov	r6, r1
 800d3c8:	4614      	mov	r4, r2
 800d3ca:	4605      	mov	r5, r0
 800d3cc:	b118      	cbz	r0, 800d3d6 <__swbuf_r+0x12>
 800d3ce:	6983      	ldr	r3, [r0, #24]
 800d3d0:	b90b      	cbnz	r3, 800d3d6 <__swbuf_r+0x12>
 800d3d2:	f7ff fd9f 	bl	800cf14 <__sinit>
 800d3d6:	4b21      	ldr	r3, [pc, #132]	; (800d45c <__swbuf_r+0x98>)
 800d3d8:	429c      	cmp	r4, r3
 800d3da:	d12b      	bne.n	800d434 <__swbuf_r+0x70>
 800d3dc:	686c      	ldr	r4, [r5, #4]
 800d3de:	69a3      	ldr	r3, [r4, #24]
 800d3e0:	60a3      	str	r3, [r4, #8]
 800d3e2:	89a3      	ldrh	r3, [r4, #12]
 800d3e4:	071a      	lsls	r2, r3, #28
 800d3e6:	d52f      	bpl.n	800d448 <__swbuf_r+0x84>
 800d3e8:	6923      	ldr	r3, [r4, #16]
 800d3ea:	b36b      	cbz	r3, 800d448 <__swbuf_r+0x84>
 800d3ec:	6923      	ldr	r3, [r4, #16]
 800d3ee:	6820      	ldr	r0, [r4, #0]
 800d3f0:	1ac0      	subs	r0, r0, r3
 800d3f2:	6963      	ldr	r3, [r4, #20]
 800d3f4:	b2f6      	uxtb	r6, r6
 800d3f6:	4283      	cmp	r3, r0
 800d3f8:	4637      	mov	r7, r6
 800d3fa:	dc04      	bgt.n	800d406 <__swbuf_r+0x42>
 800d3fc:	4621      	mov	r1, r4
 800d3fe:	4628      	mov	r0, r5
 800d400:	f7ff fcf4 	bl	800cdec <_fflush_r>
 800d404:	bb30      	cbnz	r0, 800d454 <__swbuf_r+0x90>
 800d406:	68a3      	ldr	r3, [r4, #8]
 800d408:	3b01      	subs	r3, #1
 800d40a:	60a3      	str	r3, [r4, #8]
 800d40c:	6823      	ldr	r3, [r4, #0]
 800d40e:	1c5a      	adds	r2, r3, #1
 800d410:	6022      	str	r2, [r4, #0]
 800d412:	701e      	strb	r6, [r3, #0]
 800d414:	6963      	ldr	r3, [r4, #20]
 800d416:	3001      	adds	r0, #1
 800d418:	4283      	cmp	r3, r0
 800d41a:	d004      	beq.n	800d426 <__swbuf_r+0x62>
 800d41c:	89a3      	ldrh	r3, [r4, #12]
 800d41e:	07db      	lsls	r3, r3, #31
 800d420:	d506      	bpl.n	800d430 <__swbuf_r+0x6c>
 800d422:	2e0a      	cmp	r6, #10
 800d424:	d104      	bne.n	800d430 <__swbuf_r+0x6c>
 800d426:	4621      	mov	r1, r4
 800d428:	4628      	mov	r0, r5
 800d42a:	f7ff fcdf 	bl	800cdec <_fflush_r>
 800d42e:	b988      	cbnz	r0, 800d454 <__swbuf_r+0x90>
 800d430:	4638      	mov	r0, r7
 800d432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d434:	4b0a      	ldr	r3, [pc, #40]	; (800d460 <__swbuf_r+0x9c>)
 800d436:	429c      	cmp	r4, r3
 800d438:	d101      	bne.n	800d43e <__swbuf_r+0x7a>
 800d43a:	68ac      	ldr	r4, [r5, #8]
 800d43c:	e7cf      	b.n	800d3de <__swbuf_r+0x1a>
 800d43e:	4b09      	ldr	r3, [pc, #36]	; (800d464 <__swbuf_r+0xa0>)
 800d440:	429c      	cmp	r4, r3
 800d442:	bf08      	it	eq
 800d444:	68ec      	ldreq	r4, [r5, #12]
 800d446:	e7ca      	b.n	800d3de <__swbuf_r+0x1a>
 800d448:	4621      	mov	r1, r4
 800d44a:	4628      	mov	r0, r5
 800d44c:	f000 f80c 	bl	800d468 <__swsetup_r>
 800d450:	2800      	cmp	r0, #0
 800d452:	d0cb      	beq.n	800d3ec <__swbuf_r+0x28>
 800d454:	f04f 37ff 	mov.w	r7, #4294967295
 800d458:	e7ea      	b.n	800d430 <__swbuf_r+0x6c>
 800d45a:	bf00      	nop
 800d45c:	0800dcc4 	.word	0x0800dcc4
 800d460:	0800dce4 	.word	0x0800dce4
 800d464:	0800dca4 	.word	0x0800dca4

0800d468 <__swsetup_r>:
 800d468:	4b32      	ldr	r3, [pc, #200]	; (800d534 <__swsetup_r+0xcc>)
 800d46a:	b570      	push	{r4, r5, r6, lr}
 800d46c:	681d      	ldr	r5, [r3, #0]
 800d46e:	4606      	mov	r6, r0
 800d470:	460c      	mov	r4, r1
 800d472:	b125      	cbz	r5, 800d47e <__swsetup_r+0x16>
 800d474:	69ab      	ldr	r3, [r5, #24]
 800d476:	b913      	cbnz	r3, 800d47e <__swsetup_r+0x16>
 800d478:	4628      	mov	r0, r5
 800d47a:	f7ff fd4b 	bl	800cf14 <__sinit>
 800d47e:	4b2e      	ldr	r3, [pc, #184]	; (800d538 <__swsetup_r+0xd0>)
 800d480:	429c      	cmp	r4, r3
 800d482:	d10f      	bne.n	800d4a4 <__swsetup_r+0x3c>
 800d484:	686c      	ldr	r4, [r5, #4]
 800d486:	89a3      	ldrh	r3, [r4, #12]
 800d488:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d48c:	0719      	lsls	r1, r3, #28
 800d48e:	d42c      	bmi.n	800d4ea <__swsetup_r+0x82>
 800d490:	06dd      	lsls	r5, r3, #27
 800d492:	d411      	bmi.n	800d4b8 <__swsetup_r+0x50>
 800d494:	2309      	movs	r3, #9
 800d496:	6033      	str	r3, [r6, #0]
 800d498:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d49c:	81a3      	strh	r3, [r4, #12]
 800d49e:	f04f 30ff 	mov.w	r0, #4294967295
 800d4a2:	e03e      	b.n	800d522 <__swsetup_r+0xba>
 800d4a4:	4b25      	ldr	r3, [pc, #148]	; (800d53c <__swsetup_r+0xd4>)
 800d4a6:	429c      	cmp	r4, r3
 800d4a8:	d101      	bne.n	800d4ae <__swsetup_r+0x46>
 800d4aa:	68ac      	ldr	r4, [r5, #8]
 800d4ac:	e7eb      	b.n	800d486 <__swsetup_r+0x1e>
 800d4ae:	4b24      	ldr	r3, [pc, #144]	; (800d540 <__swsetup_r+0xd8>)
 800d4b0:	429c      	cmp	r4, r3
 800d4b2:	bf08      	it	eq
 800d4b4:	68ec      	ldreq	r4, [r5, #12]
 800d4b6:	e7e6      	b.n	800d486 <__swsetup_r+0x1e>
 800d4b8:	0758      	lsls	r0, r3, #29
 800d4ba:	d512      	bpl.n	800d4e2 <__swsetup_r+0x7a>
 800d4bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4be:	b141      	cbz	r1, 800d4d2 <__swsetup_r+0x6a>
 800d4c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4c4:	4299      	cmp	r1, r3
 800d4c6:	d002      	beq.n	800d4ce <__swsetup_r+0x66>
 800d4c8:	4630      	mov	r0, r6
 800d4ca:	f7fe fd8b 	bl	800bfe4 <_free_r>
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	6363      	str	r3, [r4, #52]	; 0x34
 800d4d2:	89a3      	ldrh	r3, [r4, #12]
 800d4d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d4d8:	81a3      	strh	r3, [r4, #12]
 800d4da:	2300      	movs	r3, #0
 800d4dc:	6063      	str	r3, [r4, #4]
 800d4de:	6923      	ldr	r3, [r4, #16]
 800d4e0:	6023      	str	r3, [r4, #0]
 800d4e2:	89a3      	ldrh	r3, [r4, #12]
 800d4e4:	f043 0308 	orr.w	r3, r3, #8
 800d4e8:	81a3      	strh	r3, [r4, #12]
 800d4ea:	6923      	ldr	r3, [r4, #16]
 800d4ec:	b94b      	cbnz	r3, 800d502 <__swsetup_r+0x9a>
 800d4ee:	89a3      	ldrh	r3, [r4, #12]
 800d4f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d4f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4f8:	d003      	beq.n	800d502 <__swsetup_r+0x9a>
 800d4fa:	4621      	mov	r1, r4
 800d4fc:	4630      	mov	r0, r6
 800d4fe:	f000 f84d 	bl	800d59c <__smakebuf_r>
 800d502:	89a0      	ldrh	r0, [r4, #12]
 800d504:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d508:	f010 0301 	ands.w	r3, r0, #1
 800d50c:	d00a      	beq.n	800d524 <__swsetup_r+0xbc>
 800d50e:	2300      	movs	r3, #0
 800d510:	60a3      	str	r3, [r4, #8]
 800d512:	6963      	ldr	r3, [r4, #20]
 800d514:	425b      	negs	r3, r3
 800d516:	61a3      	str	r3, [r4, #24]
 800d518:	6923      	ldr	r3, [r4, #16]
 800d51a:	b943      	cbnz	r3, 800d52e <__swsetup_r+0xc6>
 800d51c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d520:	d1ba      	bne.n	800d498 <__swsetup_r+0x30>
 800d522:	bd70      	pop	{r4, r5, r6, pc}
 800d524:	0781      	lsls	r1, r0, #30
 800d526:	bf58      	it	pl
 800d528:	6963      	ldrpl	r3, [r4, #20]
 800d52a:	60a3      	str	r3, [r4, #8]
 800d52c:	e7f4      	b.n	800d518 <__swsetup_r+0xb0>
 800d52e:	2000      	movs	r0, #0
 800d530:	e7f7      	b.n	800d522 <__swsetup_r+0xba>
 800d532:	bf00      	nop
 800d534:	20000058 	.word	0x20000058
 800d538:	0800dcc4 	.word	0x0800dcc4
 800d53c:	0800dce4 	.word	0x0800dce4
 800d540:	0800dca4 	.word	0x0800dca4

0800d544 <abort>:
 800d544:	b508      	push	{r3, lr}
 800d546:	2006      	movs	r0, #6
 800d548:	f000 f898 	bl	800d67c <raise>
 800d54c:	2001      	movs	r0, #1
 800d54e:	f7f5 fa47 	bl	80029e0 <_exit>

0800d552 <__swhatbuf_r>:
 800d552:	b570      	push	{r4, r5, r6, lr}
 800d554:	460e      	mov	r6, r1
 800d556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d55a:	2900      	cmp	r1, #0
 800d55c:	b096      	sub	sp, #88	; 0x58
 800d55e:	4614      	mov	r4, r2
 800d560:	461d      	mov	r5, r3
 800d562:	da07      	bge.n	800d574 <__swhatbuf_r+0x22>
 800d564:	2300      	movs	r3, #0
 800d566:	602b      	str	r3, [r5, #0]
 800d568:	89b3      	ldrh	r3, [r6, #12]
 800d56a:	061a      	lsls	r2, r3, #24
 800d56c:	d410      	bmi.n	800d590 <__swhatbuf_r+0x3e>
 800d56e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d572:	e00e      	b.n	800d592 <__swhatbuf_r+0x40>
 800d574:	466a      	mov	r2, sp
 800d576:	f000 f89d 	bl	800d6b4 <_fstat_r>
 800d57a:	2800      	cmp	r0, #0
 800d57c:	dbf2      	blt.n	800d564 <__swhatbuf_r+0x12>
 800d57e:	9a01      	ldr	r2, [sp, #4]
 800d580:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d584:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d588:	425a      	negs	r2, r3
 800d58a:	415a      	adcs	r2, r3
 800d58c:	602a      	str	r2, [r5, #0]
 800d58e:	e7ee      	b.n	800d56e <__swhatbuf_r+0x1c>
 800d590:	2340      	movs	r3, #64	; 0x40
 800d592:	2000      	movs	r0, #0
 800d594:	6023      	str	r3, [r4, #0]
 800d596:	b016      	add	sp, #88	; 0x58
 800d598:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d59c <__smakebuf_r>:
 800d59c:	898b      	ldrh	r3, [r1, #12]
 800d59e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d5a0:	079d      	lsls	r5, r3, #30
 800d5a2:	4606      	mov	r6, r0
 800d5a4:	460c      	mov	r4, r1
 800d5a6:	d507      	bpl.n	800d5b8 <__smakebuf_r+0x1c>
 800d5a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d5ac:	6023      	str	r3, [r4, #0]
 800d5ae:	6123      	str	r3, [r4, #16]
 800d5b0:	2301      	movs	r3, #1
 800d5b2:	6163      	str	r3, [r4, #20]
 800d5b4:	b002      	add	sp, #8
 800d5b6:	bd70      	pop	{r4, r5, r6, pc}
 800d5b8:	ab01      	add	r3, sp, #4
 800d5ba:	466a      	mov	r2, sp
 800d5bc:	f7ff ffc9 	bl	800d552 <__swhatbuf_r>
 800d5c0:	9900      	ldr	r1, [sp, #0]
 800d5c2:	4605      	mov	r5, r0
 800d5c4:	4630      	mov	r0, r6
 800d5c6:	f7fe fd5d 	bl	800c084 <_malloc_r>
 800d5ca:	b948      	cbnz	r0, 800d5e0 <__smakebuf_r+0x44>
 800d5cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5d0:	059a      	lsls	r2, r3, #22
 800d5d2:	d4ef      	bmi.n	800d5b4 <__smakebuf_r+0x18>
 800d5d4:	f023 0303 	bic.w	r3, r3, #3
 800d5d8:	f043 0302 	orr.w	r3, r3, #2
 800d5dc:	81a3      	strh	r3, [r4, #12]
 800d5de:	e7e3      	b.n	800d5a8 <__smakebuf_r+0xc>
 800d5e0:	4b0d      	ldr	r3, [pc, #52]	; (800d618 <__smakebuf_r+0x7c>)
 800d5e2:	62b3      	str	r3, [r6, #40]	; 0x28
 800d5e4:	89a3      	ldrh	r3, [r4, #12]
 800d5e6:	6020      	str	r0, [r4, #0]
 800d5e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d5ec:	81a3      	strh	r3, [r4, #12]
 800d5ee:	9b00      	ldr	r3, [sp, #0]
 800d5f0:	6163      	str	r3, [r4, #20]
 800d5f2:	9b01      	ldr	r3, [sp, #4]
 800d5f4:	6120      	str	r0, [r4, #16]
 800d5f6:	b15b      	cbz	r3, 800d610 <__smakebuf_r+0x74>
 800d5f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d5fc:	4630      	mov	r0, r6
 800d5fe:	f000 f86b 	bl	800d6d8 <_isatty_r>
 800d602:	b128      	cbz	r0, 800d610 <__smakebuf_r+0x74>
 800d604:	89a3      	ldrh	r3, [r4, #12]
 800d606:	f023 0303 	bic.w	r3, r3, #3
 800d60a:	f043 0301 	orr.w	r3, r3, #1
 800d60e:	81a3      	strh	r3, [r4, #12]
 800d610:	89a0      	ldrh	r0, [r4, #12]
 800d612:	4305      	orrs	r5, r0
 800d614:	81a5      	strh	r5, [r4, #12]
 800d616:	e7cd      	b.n	800d5b4 <__smakebuf_r+0x18>
 800d618:	0800cead 	.word	0x0800cead

0800d61c <_malloc_usable_size_r>:
 800d61c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d620:	1f18      	subs	r0, r3, #4
 800d622:	2b00      	cmp	r3, #0
 800d624:	bfbc      	itt	lt
 800d626:	580b      	ldrlt	r3, [r1, r0]
 800d628:	18c0      	addlt	r0, r0, r3
 800d62a:	4770      	bx	lr

0800d62c <_raise_r>:
 800d62c:	291f      	cmp	r1, #31
 800d62e:	b538      	push	{r3, r4, r5, lr}
 800d630:	4604      	mov	r4, r0
 800d632:	460d      	mov	r5, r1
 800d634:	d904      	bls.n	800d640 <_raise_r+0x14>
 800d636:	2316      	movs	r3, #22
 800d638:	6003      	str	r3, [r0, #0]
 800d63a:	f04f 30ff 	mov.w	r0, #4294967295
 800d63e:	bd38      	pop	{r3, r4, r5, pc}
 800d640:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d642:	b112      	cbz	r2, 800d64a <_raise_r+0x1e>
 800d644:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d648:	b94b      	cbnz	r3, 800d65e <_raise_r+0x32>
 800d64a:	4620      	mov	r0, r4
 800d64c:	f000 f830 	bl	800d6b0 <_getpid_r>
 800d650:	462a      	mov	r2, r5
 800d652:	4601      	mov	r1, r0
 800d654:	4620      	mov	r0, r4
 800d656:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d65a:	f000 b817 	b.w	800d68c <_kill_r>
 800d65e:	2b01      	cmp	r3, #1
 800d660:	d00a      	beq.n	800d678 <_raise_r+0x4c>
 800d662:	1c59      	adds	r1, r3, #1
 800d664:	d103      	bne.n	800d66e <_raise_r+0x42>
 800d666:	2316      	movs	r3, #22
 800d668:	6003      	str	r3, [r0, #0]
 800d66a:	2001      	movs	r0, #1
 800d66c:	e7e7      	b.n	800d63e <_raise_r+0x12>
 800d66e:	2400      	movs	r4, #0
 800d670:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d674:	4628      	mov	r0, r5
 800d676:	4798      	blx	r3
 800d678:	2000      	movs	r0, #0
 800d67a:	e7e0      	b.n	800d63e <_raise_r+0x12>

0800d67c <raise>:
 800d67c:	4b02      	ldr	r3, [pc, #8]	; (800d688 <raise+0xc>)
 800d67e:	4601      	mov	r1, r0
 800d680:	6818      	ldr	r0, [r3, #0]
 800d682:	f7ff bfd3 	b.w	800d62c <_raise_r>
 800d686:	bf00      	nop
 800d688:	20000058 	.word	0x20000058

0800d68c <_kill_r>:
 800d68c:	b538      	push	{r3, r4, r5, lr}
 800d68e:	4d07      	ldr	r5, [pc, #28]	; (800d6ac <_kill_r+0x20>)
 800d690:	2300      	movs	r3, #0
 800d692:	4604      	mov	r4, r0
 800d694:	4608      	mov	r0, r1
 800d696:	4611      	mov	r1, r2
 800d698:	602b      	str	r3, [r5, #0]
 800d69a:	f7f5 f991 	bl	80029c0 <_kill>
 800d69e:	1c43      	adds	r3, r0, #1
 800d6a0:	d102      	bne.n	800d6a8 <_kill_r+0x1c>
 800d6a2:	682b      	ldr	r3, [r5, #0]
 800d6a4:	b103      	cbz	r3, 800d6a8 <_kill_r+0x1c>
 800d6a6:	6023      	str	r3, [r4, #0]
 800d6a8:	bd38      	pop	{r3, r4, r5, pc}
 800d6aa:	bf00      	nop
 800d6ac:	200008c0 	.word	0x200008c0

0800d6b0 <_getpid_r>:
 800d6b0:	f7f5 b97e 	b.w	80029b0 <_getpid>

0800d6b4 <_fstat_r>:
 800d6b4:	b538      	push	{r3, r4, r5, lr}
 800d6b6:	4d07      	ldr	r5, [pc, #28]	; (800d6d4 <_fstat_r+0x20>)
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	4604      	mov	r4, r0
 800d6bc:	4608      	mov	r0, r1
 800d6be:	4611      	mov	r1, r2
 800d6c0:	602b      	str	r3, [r5, #0]
 800d6c2:	f7f5 f9dc 	bl	8002a7e <_fstat>
 800d6c6:	1c43      	adds	r3, r0, #1
 800d6c8:	d102      	bne.n	800d6d0 <_fstat_r+0x1c>
 800d6ca:	682b      	ldr	r3, [r5, #0]
 800d6cc:	b103      	cbz	r3, 800d6d0 <_fstat_r+0x1c>
 800d6ce:	6023      	str	r3, [r4, #0]
 800d6d0:	bd38      	pop	{r3, r4, r5, pc}
 800d6d2:	bf00      	nop
 800d6d4:	200008c0 	.word	0x200008c0

0800d6d8 <_isatty_r>:
 800d6d8:	b538      	push	{r3, r4, r5, lr}
 800d6da:	4d06      	ldr	r5, [pc, #24]	; (800d6f4 <_isatty_r+0x1c>)
 800d6dc:	2300      	movs	r3, #0
 800d6de:	4604      	mov	r4, r0
 800d6e0:	4608      	mov	r0, r1
 800d6e2:	602b      	str	r3, [r5, #0]
 800d6e4:	f7f5 f9db 	bl	8002a9e <_isatty>
 800d6e8:	1c43      	adds	r3, r0, #1
 800d6ea:	d102      	bne.n	800d6f2 <_isatty_r+0x1a>
 800d6ec:	682b      	ldr	r3, [r5, #0]
 800d6ee:	b103      	cbz	r3, 800d6f2 <_isatty_r+0x1a>
 800d6f0:	6023      	str	r3, [r4, #0]
 800d6f2:	bd38      	pop	{r3, r4, r5, pc}
 800d6f4:	200008c0 	.word	0x200008c0

0800d6f8 <_init>:
 800d6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6fa:	bf00      	nop
 800d6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6fe:	bc08      	pop	{r3}
 800d700:	469e      	mov	lr, r3
 800d702:	4770      	bx	lr

0800d704 <_fini>:
 800d704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d706:	bf00      	nop
 800d708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d70a:	bc08      	pop	{r3}
 800d70c:	469e      	mov	lr, r3
 800d70e:	4770      	bx	lr
