// Seed: 218032204
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input logic id_6
);
  assign id_2 = 1'b0;
  logic id_7;
  logic id_8, id_9;
  logic id_10 = id_6;
  always @(negedge 1) begin
    id_7 = id_5;
  end
endmodule
