<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jun 14 09:35:46 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="pr_join_bitand" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="periph_resetn_clk142M" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_periph_resetn_clk142M">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="s_axi_control_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_awvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_awready" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_control_wdata" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_control_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_wvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_wready" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_bresp" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_bvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_bready" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="s_axi_control_araddr" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_arvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_arready" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_control_rdata" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_rresp" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_rvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_rready" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="s_axi_control_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="stream_in0_tvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="stream_in0_tready" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="stream_in0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="stream_in0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="stream_in0_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in0_tlast" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in0_tid" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="stream_in1_tvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="stream_in1_tready" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="stream_in1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="stream_in1_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="stream_in1_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in1_tlast" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in1_tid" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="stream_in1_tdest" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_in1_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="stream_out_tvalid" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="stream_out_tready" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="stream_out_tdata" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="stream_out_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="stream_out_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="stream_out_tuser" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="stream_out_tlast" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="stream_out_tid" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="stream_out_tdest" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="stream_out_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="142857132" DIR="I" NAME="clk_142M" SIGIS="clk" SIGNAME="External_Ports_clk_142M">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bitwise_and_accel" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="bitwise_and_accel" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_control" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="bitwise_and_accel"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_stream_in0" NAME="stream_in0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_in0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_in0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_in0_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="stream_in0_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="stream_in0_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="stream_in0_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="stream_in0_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="stream_in0_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="stream_in0_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_stream_in1" NAME="stream_in1" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_in1_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_in1_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_in1_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="stream_in1_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="stream_in1_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="stream_in1_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="stream_in1_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="stream_in1_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="stream_in1_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="bitwise_and_accel_stream_out" NAME="stream_out" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
      <PARAMETER NAME="LAYERED_METADATA"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_out_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_out_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_out_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="stream_out_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="stream_out_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="stream_out_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="stream_out_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="stream_out_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="stream_out_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2106140037" FULLNAME="/bitwise_and_accel" HWVERSION="1.0" INSTANCE="bitwise_and_accel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bitwise_and_accel" VLNV="xilinx.com:hls:bitwise_and_accel:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pr_join_bitand_bitwise_and_accel_0"/>
        <PARAMETER NAME="clk_period" VALUE="6.4"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="2077925"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="s_axi_control_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="142857132" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clk_142M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_142M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_periph_resetn_clk142M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="periph_resetn_clk142M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="stream_in_TVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stream_in_TREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="stream_in_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stream_in_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stream_in_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in_TID" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in0_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stream_in1_TVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stream_in1_TREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="stream_in1_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stream_in1_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stream_in1_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in1_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in1_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in1_TID" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="stream_in1_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_in1_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_in1_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stream_out_TVALID" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stream_out_TREADY" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="stream_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="stream_out_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="stream_out_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="stream_out_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="stream_out_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="stream_out_TID" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="stream_out_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="bitwise_and_accel_stream_out_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pr_join_bitand_imp" PORT="stream_out_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_stream_in0" NAME="stream_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_in_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_in_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_in_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="stream_in_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="stream_in_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="stream_in_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="stream_in_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="stream_in_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="stream_in_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_stream_in1" NAME="stream_in1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_in1_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_in1_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_in1_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="stream_in1_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="stream_in1_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="stream_in1_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="stream_in1_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="stream_in1_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="stream_in1_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bitwise_and_accel_stream_out" NAME="stream_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="142857132"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_join_subtract_clk_142M"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_out_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_out_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_out_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="stream_out_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="stream_out_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="stream_out_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="stream_out_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="stream_out_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="stream_out_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
