#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep 16 11:35:09 2024
# Process ID: 2376
# Current directory: D:/Vivado_Labs/Lab1/OExp01-ALU-2017
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22992 D:\Vivado_Labs\Lab1\OExp01-ALU-2017\OExp01-ALU.xpr
# Log file: D:/Vivado_Labs/Lab1/OExp01-ALU-2017/vivado.log
# Journal file: D:/Vivado_Labs/Lab1/OExp01-ALU-2017\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado_Labs/Lab1/OExp01-ALU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab1/OExp01-ALU-2017/IP_Include'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/apps/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
Adding cell -- xilinx.com:user:MUX8T1_32:1.0 - MUX8T1_32_0
Adding cell -- xilinx.com:user:and32:1.0 - and32_0
Adding cell -- xilinx.com:user:or32:1.0 - or32_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_0
Adding cell -- xilinx.com:user:nor32:1.0 - nor32_0
Adding cell -- xilinx.com:user:srl32:1.0 - srl32_0
Adding cell -- xilinx.com:user:or_bit_32:1.0 - or_bit_32_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:addc_32:1.0 - addc_32_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_1
Adding cell -- xilinx.com:user:SignalExt_32:1.0 - SignalExt_32_0
Successfully read diagram <ALU> from BD file <D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>
copy_bd_objs /  [get_bd_cells {xor32_1}]
set_property location {1 -278 12} [get_bd_cells xor32_2]
delete_bd_objs [get_bd_cells xor32_2]
regenerate_bd_layout
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout -routing
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
close_bd_design [get_bd_designs ALU]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/apps/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ipshared/ce01/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_and32_0_0/sim/ALU_and32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_and32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_0_0/sim/ALU_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlconcat_0_0/sim/ALU_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlconstant_0_0/sim/ALU_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_1_0/sim/ALU_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_2_0/sim/ALU_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/sim/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/apps/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b854cc54723246c5a060f94be7c263d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ipshared/ce01/and_32.v" Line 15. Module and32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.ALU_MUX8T1_32_0_0
Compiling module xil_defaultlib.SignalExt_32
Compiling module xil_defaultlib.ALU_SignalExt_32_0_0
Compiling module xil_defaultlib.addc_32
Compiling module xil_defaultlib.ALU_addc_32_0_0
Compiling module xil_defaultlib.and32
Compiling module xil_defaultlib.ALU_and32_0_0
Compiling module xil_defaultlib.nor32
Compiling module xil_defaultlib.ALU_nor32_0_0
Compiling module xil_defaultlib.or32
Compiling module xil_defaultlib.ALU_or32_0_0
Compiling module xil_defaultlib.or_bit_32
Compiling module xil_defaultlib.ALU_or_bit_32_0_0
Compiling module xil_defaultlib.srl32
Compiling module xil_defaultlib.ALU_srl32_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN1_WID...
Compiling module xil_defaultlib.ALU_xlconcat_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.ALU_xlconstant_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.ALU_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.ALU_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.ALU_xlslice_2_0
Compiling module xil_defaultlib.xor32
Compiling module xil_defaultlib.ALU_xor32_0_0
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_wrapper
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.sim/sim_1/behav/xsim/xsim.dir/ALU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 16 11:42:42 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.094 ; gain = 0.000
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
Adding cell -- xilinx.com:user:MUX8T1_32:1.0 - MUX8T1_32_0
Adding cell -- xilinx.com:user:and32:1.0 - and32_0
Adding cell -- xilinx.com:user:or32:1.0 - or32_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_0
Adding cell -- xilinx.com:user:nor32:1.0 - nor32_0
Adding cell -- xilinx.com:user:srl32:1.0 - srl32_0
Adding cell -- xilinx.com:user:or_bit_32:1.0 - or_bit_32_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:addc_32:1.0 - addc_32_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_1
Adding cell -- xilinx.com:user:SignalExt_32:1.0 - SignalExt_32_0
Successfully read diagram <ALU> from BD file <D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>
close_bd_design [get_bd_designs ALU]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.793 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 12:03:37 2024...
