// Seed: 1340800662
module module_0;
  wire id_1;
  assign module_2.id_17 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6
    , id_13,
    output supply0 id_7,
    output wire id_8,
    input wand id_9
    , id_14,
    input supply0 id_10,
    input tri0 id_11
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 ();
  wire id_17, id_18;
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    output wand id_6,
    input supply0 id_7,
    output wor id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    input wire id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri id_16,
    input tri0 id_17,
    input wor id_18
);
  wire id_20;
  assign id_2 = id_16;
  xor primCall (id_2, id_20, id_4, id_5, id_7, id_9);
  module_0 modCall_1 ();
endmodule
