<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART1::CR3 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1.html">USART1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html">CR3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART1::CR3 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 3.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9000dde0f95e6bb5d1ba8058ae73e067"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a9000dde0f95e6bb5d1ba8058ae73e067">WUFIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 22, 1 &gt;</td></tr>
<tr class="memdesc:a9000dde0f95e6bb5d1ba8058ae73e067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Stop mode interrupt enable.  <a href="#a9000dde0f95e6bb5d1ba8058ae73e067">More...</a><br /></td></tr>
<tr class="separator:a9000dde0f95e6bb5d1ba8058ae73e067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4050229b20af6f08ffc20e700c5e7580"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a4050229b20af6f08ffc20e700c5e7580">WUS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 20, 2 &gt;</td></tr>
<tr class="memdesc:a4050229b20af6f08ffc20e700c5e7580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Stop mode interrupt flag selection.  <a href="#a4050229b20af6f08ffc20e700c5e7580">More...</a><br /></td></tr>
<tr class="separator:a4050229b20af6f08ffc20e700c5e7580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580039791370b6858f3993f9f7eae2e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a3580039791370b6858f3993f9f7eae2e">SCARCNT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 17, 3 &gt;</td></tr>
<tr class="memdesc:a3580039791370b6858f3993f9f7eae2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard auto-retry count.  <a href="#a3580039791370b6858f3993f9f7eae2e">More...</a><br /></td></tr>
<tr class="separator:a3580039791370b6858f3993f9f7eae2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b71a6c6f3c17b07793d85c32770da91"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a5b71a6c6f3c17b07793d85c32770da91">DEP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 15, 1 &gt;</td></tr>
<tr class="memdesc:a5b71a6c6f3c17b07793d85c32770da91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver enable polarity selection.  <a href="#a5b71a6c6f3c17b07793d85c32770da91">More...</a><br /></td></tr>
<tr class="separator:a5b71a6c6f3c17b07793d85c32770da91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7118d83368016796ae09027306376a01"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a7118d83368016796ae09027306376a01">DEM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 14, 1 &gt;</td></tr>
<tr class="memdesc:a7118d83368016796ae09027306376a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver enable mode.  <a href="#a7118d83368016796ae09027306376a01">More...</a><br /></td></tr>
<tr class="separator:a7118d83368016796ae09027306376a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465e72adf3cac2eacce9e7c14340cb0c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a465e72adf3cac2eacce9e7c14340cb0c">DDRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 13, 1 &gt;</td></tr>
<tr class="memdesc:a465e72adf3cac2eacce9e7c14340cb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> Disable on Reception Error.  <a href="#a465e72adf3cac2eacce9e7c14340cb0c">More...</a><br /></td></tr>
<tr class="separator:a465e72adf3cac2eacce9e7c14340cb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8311ca8ebd4c8a0128b2b2af26776608"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a8311ca8ebd4c8a0128b2b2af26776608">OVRDIS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 12, 1 &gt;</td></tr>
<tr class="memdesc:a8311ca8ebd4c8a0128b2b2af26776608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Disable.  <a href="#a8311ca8ebd4c8a0128b2b2af26776608">More...</a><br /></td></tr>
<tr class="separator:a8311ca8ebd4c8a0128b2b2af26776608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b7dbb5f168cc7f57fb6e1903086016"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#aa9b7dbb5f168cc7f57fb6e1903086016">ONEBIT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 11, 1 &gt;</td></tr>
<tr class="memdesc:aa9b7dbb5f168cc7f57fb6e1903086016"><td class="mdescLeft">&#160;</td><td class="mdescRight">One sample bit method enable.  <a href="#aa9b7dbb5f168cc7f57fb6e1903086016">More...</a><br /></td></tr>
<tr class="separator:aa9b7dbb5f168cc7f57fb6e1903086016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53216d7111d54d724a5e07ea6428ae27"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a53216d7111d54d724a5e07ea6428ae27">CTSIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 10, 1 &gt;</td></tr>
<tr class="memdesc:a53216d7111d54d724a5e07ea6428ae27"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS interrupt enable.  <a href="#a53216d7111d54d724a5e07ea6428ae27">More...</a><br /></td></tr>
<tr class="separator:a53216d7111d54d724a5e07ea6428ae27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d010736aff739a6695f6df3fc9a810"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#af7d010736aff739a6695f6df3fc9a810">CTSE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 9, 1 &gt;</td></tr>
<tr class="memdesc:af7d010736aff739a6695f6df3fc9a810"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS enable.  <a href="#af7d010736aff739a6695f6df3fc9a810">More...</a><br /></td></tr>
<tr class="separator:af7d010736aff739a6695f6df3fc9a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359d80b0f784dda952e7d0ea1fa5ec69"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a359d80b0f784dda952e7d0ea1fa5ec69">RTSE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 8, 1 &gt;</td></tr>
<tr class="memdesc:a359d80b0f784dda952e7d0ea1fa5ec69"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTS enable.  <a href="#a359d80b0f784dda952e7d0ea1fa5ec69">More...</a><br /></td></tr>
<tr class="separator:a359d80b0f784dda952e7d0ea1fa5ec69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cb2a7ab5eeb36e606e151afedd6029"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#ad6cb2a7ab5eeb36e606e151afedd6029">DMAT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 7, 1 &gt;</td></tr>
<tr class="memdesc:ad6cb2a7ab5eeb36e606e151afedd6029"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable transmitter.  <a href="#ad6cb2a7ab5eeb36e606e151afedd6029">More...</a><br /></td></tr>
<tr class="separator:ad6cb2a7ab5eeb36e606e151afedd6029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdd5ef3d59a2585963213af71c4e82c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#aafdd5ef3d59a2585963213af71c4e82c">DMAR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 6, 1 &gt;</td></tr>
<tr class="memdesc:aafdd5ef3d59a2585963213af71c4e82c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable receiver.  <a href="#aafdd5ef3d59a2585963213af71c4e82c">More...</a><br /></td></tr>
<tr class="separator:aafdd5ef3d59a2585963213af71c4e82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af243ecb31f62d368afffdc4205cd5f41"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#af243ecb31f62d368afffdc4205cd5f41">SCEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 5, 1 &gt;</td></tr>
<tr class="memdesc:af243ecb31f62d368afffdc4205cd5f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard mode enable.  <a href="#af243ecb31f62d368afffdc4205cd5f41">More...</a><br /></td></tr>
<tr class="separator:af243ecb31f62d368afffdc4205cd5f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4033cf61f78d3d69057e4bf0a4828b5e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a4033cf61f78d3d69057e4bf0a4828b5e">NACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 4, 1 &gt;</td></tr>
<tr class="memdesc:a4033cf61f78d3d69057e4bf0a4828b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard NACK enable.  <a href="#a4033cf61f78d3d69057e4bf0a4828b5e">More...</a><br /></td></tr>
<tr class="separator:a4033cf61f78d3d69057e4bf0a4828b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df5b503e12d26bdffdfa90ca5df1b76"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a3df5b503e12d26bdffdfa90ca5df1b76">HDSEL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 3, 1 &gt;</td></tr>
<tr class="memdesc:a3df5b503e12d26bdffdfa90ca5df1b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half-duplex selection.  <a href="#a3df5b503e12d26bdffdfa90ca5df1b76">More...</a><br /></td></tr>
<tr class="separator:a3df5b503e12d26bdffdfa90ca5df1b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99295f11e2dbfc0dc45f415248ffb95d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a99295f11e2dbfc0dc45f415248ffb95d">IRLP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 2, 1 &gt;</td></tr>
<tr class="memdesc:a99295f11e2dbfc0dc45f415248ffb95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA low-power.  <a href="#a99295f11e2dbfc0dc45f415248ffb95d">More...</a><br /></td></tr>
<tr class="separator:a99295f11e2dbfc0dc45f415248ffb95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977f8cfdbf8f3964e7b7a21e67c2880b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a977f8cfdbf8f3964e7b7a21e67c2880b">IREN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 1, 1 &gt;</td></tr>
<tr class="memdesc:a977f8cfdbf8f3964e7b7a21e67c2880b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA mode enable.  <a href="#a977f8cfdbf8f3964e7b7a21e67c2880b">More...</a><br /></td></tr>
<tr class="separator:a977f8cfdbf8f3964e7b7a21e67c2880b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d611dc9a8c8672d0c7b5140e614b778"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a1d611dc9a8c8672d0c7b5140e614b778">EIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 0, 1 &gt;</td></tr>
<tr class="memdesc:a1d611dc9a8c8672d0c7b5140e614b778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#a1d611dc9a8c8672d0c7b5140e614b778">More...</a><br /></td></tr>
<tr class="separator:a1d611dc9a8c8672d0c7b5140e614b778"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 3. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a9000dde0f95e6bb5d1ba8058ae73e067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a9000dde0f95e6bb5d1ba8058ae73e067">STM32LIB::reg::USART1::CR3::WUFIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Stop mode interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a4050229b20af6f08ffc20e700c5e7580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a4050229b20af6f08ffc20e700c5e7580">STM32LIB::reg::USART1::CR3::WUS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 20, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Stop mode interrupt flag selection. </p>

</div>
</div>
<a class="anchor" id="a3580039791370b6858f3993f9f7eae2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a3580039791370b6858f3993f9f7eae2e">STM32LIB::reg::USART1::CR3::SCARCNT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 17, 3&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard auto-retry count. </p>

</div>
</div>
<a class="anchor" id="a5b71a6c6f3c17b07793d85c32770da91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a5b71a6c6f3c17b07793d85c32770da91">STM32LIB::reg::USART1::CR3::DEP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver enable polarity selection. </p>

</div>
</div>
<a class="anchor" id="a7118d83368016796ae09027306376a01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a7118d83368016796ae09027306376a01">STM32LIB::reg::USART1::CR3::DEM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver enable mode. </p>

</div>
</div>
<a class="anchor" id="a465e72adf3cac2eacce9e7c14340cb0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a465e72adf3cac2eacce9e7c14340cb0c">STM32LIB::reg::USART1::CR3::DDRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> Disable on Reception Error. </p>

</div>
</div>
<a class="anchor" id="a8311ca8ebd4c8a0128b2b2af26776608"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a8311ca8ebd4c8a0128b2b2af26776608">STM32LIB::reg::USART1::CR3::OVRDIS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun Disable. </p>

</div>
</div>
<a class="anchor" id="aa9b7dbb5f168cc7f57fb6e1903086016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#aa9b7dbb5f168cc7f57fb6e1903086016">STM32LIB::reg::USART1::CR3::ONEBIT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One sample bit method enable. </p>

</div>
</div>
<a class="anchor" id="a53216d7111d54d724a5e07ea6428ae27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a53216d7111d54d724a5e07ea6428ae27">STM32LIB::reg::USART1::CR3::CTSIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS interrupt enable. </p>

</div>
</div>
<a class="anchor" id="af7d010736aff739a6695f6df3fc9a810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#af7d010736aff739a6695f6df3fc9a810">STM32LIB::reg::USART1::CR3::CTSE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS enable. </p>

</div>
</div>
<a class="anchor" id="a359d80b0f784dda952e7d0ea1fa5ec69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a359d80b0f784dda952e7d0ea1fa5ec69">STM32LIB::reg::USART1::CR3::RTSE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTS enable. </p>

</div>
</div>
<a class="anchor" id="ad6cb2a7ab5eeb36e606e151afedd6029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#ad6cb2a7ab5eeb36e606e151afedd6029">STM32LIB::reg::USART1::CR3::DMAT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable transmitter. </p>

</div>
</div>
<a class="anchor" id="aafdd5ef3d59a2585963213af71c4e82c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#aafdd5ef3d59a2585963213af71c4e82c">STM32LIB::reg::USART1::CR3::DMAR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable receiver. </p>

</div>
</div>
<a class="anchor" id="af243ecb31f62d368afffdc4205cd5f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#af243ecb31f62d368afffdc4205cd5f41">STM32LIB::reg::USART1::CR3::SCEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard mode enable. </p>

</div>
</div>
<a class="anchor" id="a4033cf61f78d3d69057e4bf0a4828b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a4033cf61f78d3d69057e4bf0a4828b5e">STM32LIB::reg::USART1::CR3::NACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard NACK enable. </p>

</div>
</div>
<a class="anchor" id="a3df5b503e12d26bdffdfa90ca5df1b76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a3df5b503e12d26bdffdfa90ca5df1b76">STM32LIB::reg::USART1::CR3::HDSEL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half-duplex selection. </p>

</div>
</div>
<a class="anchor" id="a99295f11e2dbfc0dc45f415248ffb95d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a99295f11e2dbfc0dc45f415248ffb95d">STM32LIB::reg::USART1::CR3::IRLP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IrDA low-power. </p>

</div>
</div>
<a class="anchor" id="a977f8cfdbf8f3964e7b7a21e67c2880b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a977f8cfdbf8f3964e7b7a21e67c2880b">STM32LIB::reg::USART1::CR3::IREN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IrDA mode enable. </p>

</div>
</div>
<a class="anchor" id="a1d611dc9a8c8672d0c7b5140e614b778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a1d611dc9a8c8672d0c7b5140e614b778">STM32LIB::reg::USART1::CR3::EIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013808, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
