==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.654 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.288 seconds; peak allocated memory: 1.412 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.583 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.657 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.287 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 9.175 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.699 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.212 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.783 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.751 seconds; peak allocated memory: 1.376 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.014 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.192 seconds; peak allocated memory: 1.376 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.154 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.347 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.48 seconds; current allocated memory: 390.918 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.807 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.036 seconds; current allocated memory: 0.230 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 6.899 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.102 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.962 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.505 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 8.056 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.486 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.841 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.535 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.612 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.315 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.517 seconds; peak allocated memory: 1.408 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.951 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.267 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.225 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.978 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.023 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.13 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.336 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.112 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.219 seconds; current allocated memory: 353.785 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.321 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.231 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.275 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.122 seconds; current allocated memory: 0.242 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.998 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.891 seconds; current allocated memory: 0.266 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.683 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.728 seconds; current allocated memory: 580.582 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.18 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.707 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.679 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.049 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 8.437 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.341 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 10.144 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.952 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.736 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.058 seconds; current allocated memory: 541.172 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.546 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.586 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.681 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.646 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.36 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_6' (AAHLS_Final_Project_deploy/HDC.cpp:33) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_6' (AAHLS_Final_Project_deploy/HDC.cpp:33) in function 'hdc_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34) in function 'hdc_maxi' completely with a factor of 64.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_5' (AAHLS_Final_Project_deploy/HDC.cpp:30:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:20:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:38:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' (loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'): Unable to schedule 'load' operation ('test_data_load_45', AAHLS_Final_Project_deploy/HDC.cpp:35) on array 'test_data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'test_data'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' (loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'): Unable to schedule 'load' operation ('test_data_load_47', AAHLS_Final_Project_deploy/HDC.cpp:35) on array 'test_data' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'test_data'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' (loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'): Unable to schedule 'load' operation ('test_data_load_33', AAHLS_Final_Project_deploy/HDC.cpp:35) on array 'test_data' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'test_data'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' (loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'): Unable to schedule 'load' operation ('test_data_load_35', AAHLS_Final_Project_deploy/HDC.cpp:35) on array 'test_data' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'test_data'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' (loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'): Unable to schedule 'load' operation ('test_data_load_5', AAHLS_Final_Project_deploy/HDC.cpp:35) on array 'test_data' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'test_data'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' (loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'): Unable to schedule 'load' operation ('test_data_load_25', AAHLS_Final_Project_deploy/HDC.cpp:35) on array 'test_data' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'test_data'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' (loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'): Unable to schedule 'load' operation ('test_data_load_61', AAHLS_Final_Project_deploy/HDC.cpp:35) on array 'test_data' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'test_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 41, loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.773 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln51_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_8_VITIS_LOOP_49_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_47_8_VITIS_LOOP_49_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ---------------------==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.387 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'AM'. The port size might be shrunk or fail cosim as the bit-width after reshape (160000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'IM'. The port size might be shrunk or fail cosim as the bit-width after reshape (32000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'test_data'. The port size might be shrunk or fail cosim as the bit-width after reshape (30720) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.498 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.463 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_6' (AAHLS_Final_Project_deploy/HDC.cpp:33) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_6' (AAHLS_Final_Project_deploy/HDC.cpp:33) in function 'hdc_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34) in function 'hdc_maxi' completely with a factor of 64.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:10:24)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.463 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_5' (AAHLS_Final_Project_deploy/HDC.cpp:30:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:20:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:38:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_load': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_30_5_VITIS_LOOP_32_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_8_VITIS_LOOP_49_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_47_8_VITIS_LOOP_49_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.905 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' is 14402 from HDL expression: ((icmp_ln11_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.812 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6' pipeline 'VITIS_LOOP_30_5_VITIS_LOOP_32_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_32_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23 seconds. CPU system time: 0 seconds. Elapsed time: 23.737 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' pipeline 'VITIS_LOOP_47_8_VITIS_LOOP_49_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.872 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.463 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.773 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.463 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42 seconds. CPU system time: 2 seconds. Elapsed time: 60.543 seconds; current allocated memory: 0.090 MB.
INFO: [HLS 200-112] Total CPU user time: 48 seconds. Total CPU system time: 5 seconds. Total elapsed time: 67.25 seconds; peak allocated memory: 1.463 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.548 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'AM'. The port size might be shrunk or fail cosim as the bit-width after reshape (160000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'IM'. The port size might be shrunk or fail cosim as the bit-width after reshape (32000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'test_data'. The port size might be shrunk or fail cosim as the bit-width after reshape (30720) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.273 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.389 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:10:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.389 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_6' (AAHLS_Final_Project_deploy/HDC.cpp:33:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_5' (AAHLS_Final_Project_deploy/HDC.cpp:30:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:20:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:39:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_load': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_34_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_8_VITIS_LOOP_50_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_48_8_VITIS_LOOP_50_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' is 14402 from HDL expression: ((icmp_ln11_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' pipeline 'VITIS_LOOP_34_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' pipeline 'VITIS_LOOP_48_8_VITIS_LOOP_50_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.389 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.389 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.785 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 4 seconds. Total elapsed time: 31.226 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.081 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34:25) in function 'hdc_maxi' partially with a factor of 8 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'AM'. The port size might be shrunk or fail cosim as the bit-width after reshape (160000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'IM'. The port size might be shrunk or fail cosim as the bit-width after reshape (32000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'test_data'. The port size might be shrunk or fail cosim as the bit-width after reshape (30720) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.655 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.447 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:10:24)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.447 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_6' (AAHLS_Final_Project_deploy/HDC.cpp:33:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_5' (AAHLS_Final_Project_deploy/HDC.cpp:30:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:20:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:39:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_load': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_34_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_8_VITIS_LOOP_50_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_48_8_VITIS_LOOP_50_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' is 14402 from HDL expression: ((icmp_ln11_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' pipeline 'VITIS_LOOP_34_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.862 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' pipeline 'VITIS_LOOP_48_8_VITIS_LOOP_50_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.447 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.447 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 26.172 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 3 seconds. Total elapsed time: 32.936 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.298 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'AM'. The port size might be shrunk or fail cosim as the bit-width after reshape (160000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'IM'. The port size might be shrunk or fail cosim as the bit-width after reshape (32000) is larger than 4096
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'test_data'. The port size might be shrunk or fail cosim as the bit-width after reshape (30720) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.378 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.387 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_7' (AAHLS_Final_Project_deploy/HDC.cpp:34) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:10:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.387 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_6' (AAHLS_Final_Project_deploy/HDC.cpp:33:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_5' (AAHLS_Final_Project_deploy/HDC.cpp:30:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:20:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:39:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_load': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_34_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_8_VITIS_LOOP_50_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_48_8_VITIS_LOOP_50_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' is 14402 from HDL expression: ((icmp_ln11_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_34_7' pipeline 'VITIS_LOOP_34_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9' pipeline 'VITIS_LOOP_48_8_VITIS_LOOP_50_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_48_8_VITIS_LOOP_50_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.387 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.387 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 22.264 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 4 seconds. Total elapsed time: 29.211 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.124 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.061 seconds; peak allocated memory: 1.449 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.749 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.466 seconds; peak allocated memory: 1.378 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.037 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.461 seconds; peak allocated memory: 1.418 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.235 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.315 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.454 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.466 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.805 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.053 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.943 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:8:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:9:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.027 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.972 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:33:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.271 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.476 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.728 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32000, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)), ((icmp_ln12_reg_165 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65535, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)), ((icmp_ln25_reg_272_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.864 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.714 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline 'VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.626 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.883 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 48.849 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 4 seconds. Total elapsed time: 54.336 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 160.867 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 167.364 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 7.851 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:8:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:9:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.194 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.025 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:33:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.334 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.339 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32001 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.771 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65536 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.574 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.877 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.903 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline 'VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.991 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 1 seconds. Elapsed time: 46.939 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 4 seconds. Total elapsed time: 54.225 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 163.009 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 168.981 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.793 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 10.187 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:8:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:9:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.254 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.867 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.374 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.374 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:33:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.255 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.361 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.336 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32001 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65536 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.893 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline 'VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.374 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.776 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 1.374 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 45.188 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 4 seconds. Total elapsed time: 50.741 seconds; peak allocated memory: 1.374 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 144.419 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 150.275 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 156.651 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 162.72 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.245 seconds; peak allocated memory: 1.448 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:8:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:9:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.818 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.589 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:33:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.191 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32001 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65536 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.417 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.281 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline 'VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.657 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 42.852 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 4 seconds. Total elapsed time: 48.026 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 139.857 seconds; current allocated memory: 2.223 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 144.999 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.491 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 7.646 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.139 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.441 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.171 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.945 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:8:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:9:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.991 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.082 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:33:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.248 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.6 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.625 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32001 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65536 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.372 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline 'VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.687 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 1 seconds. Elapsed time: 46.743 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 3 seconds. Total elapsed time: 52.004 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 141.997 seconds; current allocated memory: 2.395 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 148.056 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:8:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:9:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.557 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.933 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:33:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.49 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.435 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.111 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32001 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65536 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.638 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.015 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline 'VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.951 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 62.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 1 seconds. Elapsed time: 46.666 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 4 seconds. Total elapsed time: 52.678 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 140.785 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 146.342 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:8:45)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:9:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.752 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_10' (AAHLS_Final_Project_deploy/HDC.cpp:54:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:15:6)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:29:9)
INFO: [HLS 214-282] Aggregating variable 'ngram' with 'compact=none' mode (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.839 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_10' (AAHLS_Final_Project_deploy/HDC.cpp:54) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_3' (AAHLS_Final_Project_deploy/HDC.cpp:29:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_9' (AAHLS_Final_Project_deploy/HDC.cpp:53:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_8' (AAHLS_Final_Project_deploy/HDC.cpp:50:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_11' (AAHLS_Final_Project_deploy/HDC.cpp:68:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_38_5' (AAHLS_Final_Project_deploy/HDC.cpp:38:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:26:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:41:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:47:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_30_3_VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.175 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.291 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.403 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_54_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_54_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_17_1' is 32002 from HDL expression: (~((ap_start_int == 1'b0) | ((1'b0 == IM_TVALID) & (icmp_ln17_fu_75_p2 == 1'd0))) & (icmp_ln17_fu_75_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4' pipeline 'VITIS_LOOP_30_3_VITIS_LOOP_31_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4' is 65535, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)), ((icmp_ln30_reg_274_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.806 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.79 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_54_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_54_10' pipeline 'VITIS_LOOP_54_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_54_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline 'VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 1 seconds. Elapsed time: 45.355 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 4 seconds. Total elapsed time: 53.07 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 142.936 seconds; current allocated memory: 1.543 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 148.329 seconds; peak allocated memory: 1.466 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi test_data 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_aggregate -compact auto hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.1 seconds; current allocated memory: 0.234 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.14 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.945 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.963 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AAHLS_Final_Project_deploy/HDC.cpp:53:15) to (AAHLS_Final_Project_deploy/HDC.cpp:47:24) in function 'hdc_maxi'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:17:9) in function 'hdc_maxi' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:17:9) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:17:9) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.294 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.612 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_62_11_VITIS_LOOP_64_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32001 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.309 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' is 12169, found 3 HDL expressions with this fanout: ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1)), (icmp_ln19_fu_54_p2 == 1'd0), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65536 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.774 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' pipeline 'VITIS_LOOP_34_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' is 12169, found 3 HDL expressions with this fanout: ((icmp_ln34_fu_74_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.681 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.937 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline 'VITIS_LOOP_62_11_VITIS_LOOP_64_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_11_VITIS_LOOP_64_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi' is 12183, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state13), (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.959 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 1 seconds. Elapsed time: 46.716 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 36 seconds. Total CPU system time: 4 seconds. Total elapsed time: 53.318 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi ngram 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 151.546 seconds; current allocated memory: 2.246 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 157.236 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete hdc_maxi ngram 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.467 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.552 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AAHLS_Final_Project_deploy/HDC.cpp:53:15) to (AAHLS_Final_Project_deploy/HDC.cpp:47:24) in function 'hdc_maxi'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:24:9) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:17:9) in function 'hdc_maxi' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:17:9) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_11' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:17:9) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_out': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_reload': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 160000 for 'AM_loc': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.312 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.277 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_11_VITIS_LOOP_63_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_61_11_VITIS_LOOP_63_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' is 32001 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' is 12169, found 3 HDL expressions with this fanout: (icmp_ln19_fu_54_p2 == 1'd0), (ap_loop_init == 1'b1), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' is 65536 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_15ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.751 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' pipeline 'VITIS_LOOP_34_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' is 12169, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((icmp_ln34_fu_74_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.791 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12' pipeline 'VITIS_LOOP_61_11_VITIS_LOOP_63_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_15ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi' is 12183, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 1.452 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 1.452 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 1 seconds. Elapsed time: 49.088 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 4 seconds. Total elapsed time: 57.319 seconds; peak allocated memory: 1.452 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.199 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.144 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:25:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_11' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_5' (AAHLS_Final_Project_deploy/HDC.cpp:33:27) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:28:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_11_VITIS_LOOP_63_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_61_11_VITIS_LOOP_63_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_10ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_10' pipeline 'VITIS_LOOP_49_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12' pipeline 'VITIS_LOOP_61_11_VITIS_LOOP_63_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_11_VITIS_LOOP_63_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.631 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 20.333 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 4 seconds. Total elapsed time: 25.276 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.044 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.332 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:25:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_7' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:26) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:28:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_49_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_10ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' pipeline 'VITIS_LOOP_40_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' pipeline 'VITIS_LOOP_49_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline 'VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.073 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 110.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 23.461 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 4 seconds. Total elapsed time: 30.272 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 42.235 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 47.413 seconds; peak allocated memory: 1.422 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 8 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 8 -type cyclic hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.933 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' partially with a factor of 8 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 8 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 8 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.88 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.374 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.374 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:25:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_7' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:26) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:28:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_49_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_10ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' pipeline 'VITIS_LOOP_40_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' pipeline 'VITIS_LOOP_49_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline 'VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.374 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.054 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.374 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.01 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 23.595 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 4 seconds. Total elapsed time: 29.474 seconds; peak allocated memory: 1.374 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.752 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' partially with a factor of 16 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.282 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.388 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.388 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:25:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_7' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:26) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:28:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_49_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_10ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' pipeline 'VITIS_LOOP_40_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' pipeline 'VITIS_LOOP_49_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline 'VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.388 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.048 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 1.388 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 26.103 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 4 seconds. Total elapsed time: 32.268 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -factor 4 -type cyclic hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.269 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' partially with a factor of 8 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_63_11' (AAHLS_Final_Project_deploy/HDC.cpp:63:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:24:9)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.37 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:14: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_11' (AAHLS_Final_Project_deploy/HDC.cpp:62) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (AAHLS_Final_Project_deploy/HDC.cpp:25:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_7' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:26) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:28:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_49_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_61_10_VITIS_LOOP_63_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6' pipeline 'VITIS_LOOP_40_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_49_9' pipeline 'VITIS_LOOP_49_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_49_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline 'VITIS_LOOP_61_10_VITIS_LOOP_63_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_10_VITIS_LOOP_63_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.041 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 24.915 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 4 seconds. Total elapsed time: 30.606 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -factor 4 -type cyclic hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 47.497 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 53.173 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.955 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 9.572 seconds; peak allocated memory: 1.372 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.439 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.544 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.837 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.952 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.567 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.587 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.146 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.331 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.368 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.859 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.314 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.3 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.148 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:25) in function 'hdc_maxi' partially with a factor of 8 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:29:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:35:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.758 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.389 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:61) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.389 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_43_7' (AAHLS_Final_Project_deploy/HDC.cpp:44:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_6' (AAHLS_Final_Project_deploy/HDC.cpp:41:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (AAHLS_Final_Project_deploy/HDC.cpp:61:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:29:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:38:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:53:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_8'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8' (loop 'VITIS_LOOP_45_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:49) and 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8' (loop 'VITIS_LOOP_45_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:49) and 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:49).
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('tmp') to 'add' operation ('tmp') (combination delay: 26 ns) to honor II or Latency constraint in region 'VITIS_LOOP_45_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_45_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_30_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_36_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8' pipeline 'VITIS_LOOP_45_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_45_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.389 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.022 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.389 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 24.336 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 3 seconds. Total elapsed time: 28.359 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.236 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:29:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:35:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.336 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.386 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_7' (AAHLS_Final_Project_deploy/HDC.cpp:44) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:61) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.386 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_6' (AAHLS_Final_Project_deploy/HDC.cpp:41:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (AAHLS_Final_Project_deploy/HDC.cpp:61:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:29:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:38:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:53:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to schedule 'load' operation ('new_IM_V_load_50') on array 'new_IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.754 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.483 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_30_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_36_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline 'VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.266 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.386 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.215 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.995 seconds; current allocated memory: 1.386 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 32.621 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 4 seconds. Total elapsed time: 36.777 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.902 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (AAHLS_Final_Project_deploy/HDC.cpp:30:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:29:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:35:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.682 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.370 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_7' (AAHLS_Final_Project_deploy/HDC.cpp:44) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:61) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.370 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_6' (AAHLS_Final_Project_deploy/HDC.cpp:41:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (AAHLS_Final_Project_deploy/HDC.cpp:61:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:29:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:38:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:53:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to schedule 'load' operation ('new_IM_V_load_50') on array 'new_IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.684 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_36_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline 'VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.35 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.370 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.593 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.370 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 3 seconds. Elapsed time: 44.002 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 5 seconds. Total elapsed time: 50.362 seconds; peak allocated memory: 1.370 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.713 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (AAHLS_Final_Project_deploy/HDC.cpp:30:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_5' (AAHLS_Final_Project_deploy/HDC.cpp:36:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:29:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:35:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.349 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_7' (AAHLS_Final_Project_deploy/HDC.cpp:44) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:61) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.047 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_6' (AAHLS_Final_Project_deploy/HDC.cpp:41:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (AAHLS_Final_Project_deploy/HDC.cpp:61:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:29:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:38:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:53:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.719 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to schedule 'load' operation ('new_IM_V_load_50') on array 'new_IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.485 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline 'VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.303 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 1.382 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.665 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.382 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 43.649 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 4 seconds. Total elapsed time: 47.731 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.273 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.516 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.297 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.411 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.819 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (AAHLS_Final_Project_deploy/HDC.cpp:30:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_5' (AAHLS_Final_Project_deploy/HDC.cpp:36:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:29:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:35:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.21 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_7' (AAHLS_Final_Project_deploy/HDC.cpp:44) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:61) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_6' (AAHLS_Final_Project_deploy/HDC.cpp:41:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (AAHLS_Final_Project_deploy/HDC.cpp:61:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:29:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:38:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:53:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.286 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln53', AAHLS_Final_Project_deploy/HDC.cpp:53) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:53) on array 'ngram'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to schedule 'load' operation ('new_IM_V_load_50') on array 'new_IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.812 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.943 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline 'VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.343 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.383 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.088 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.865 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 40.052 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 5 seconds. Total elapsed time: 44.254 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.856 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:51:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_8' is marked as complete unroll implied by the pipeline pragma (AAHLS_Final_Project_deploy/HDC.cpp:48:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (AAHLS_Final_Project_deploy/HDC.cpp:30:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_5' (AAHLS_Final_Project_deploy/HDC.cpp:36:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_64_10' (AAHLS_Final_Project_deploy/HDC.cpp:64:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:29:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:35:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.175 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.370 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_10' (AAHLS_Final_Project_deploy/HDC.cpp:63) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.775 seconds; current allocated memory: 1.370 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_6' (AAHLS_Final_Project_deploy/HDC.cpp:41:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_9' (AAHLS_Final_Project_deploy/HDC.cpp:63:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:29:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:38:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:55:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln55', AAHLS_Final_Project_deploy/HDC.cpp:55) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:55) on array 'ngram'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to schedule 'load' operation ('new_IM_V_load_33') on array 'new_IM_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' (loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'): Unable to schedule 'load' operation ('new_IM_V_load_50') on array 'new_IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 18, loop 'VITIS_LOOP_41_6_VITIS_LOOP_43_7'
WARNING: [HLS 200-871] Estimated clock period (15.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0ns, effective delay budget: 10ns).
WARNING: [HLS 200-1016] The critical path in module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' consists of the following:	'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:51) [391]  (2.55 ns)
	'select' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:51) [393]  (0.698 ns)
	'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:51) [404]  (2.55 ns)
	'select' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:51) [406]  (0.698 ns)
	'sub' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:52) [418]  (2.55 ns)
	'select' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:51) [419]  (0.698 ns)
	'sub' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:52) [431]  (2.55 ns)
	'select' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:51) [432]  (0.698 ns)
	'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:51) [443]  (2.55 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.839 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_62_9_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_9_VITIS_LOOP_64_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_62_9_VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.256 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.743 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.959 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline 'VITIS_LOOP_41_6_VITIS_LOOP_43_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_41_6_VITIS_LOOP_43_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_62_9_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_62_9_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_62_9_VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_62_9_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.137 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 1.370 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.079 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 1.370 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 64.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 3 seconds. Elapsed time: 43.122 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 5 seconds. Total elapsed time: 48.998 seconds; peak allocated memory: 1.370 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.776 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_4' (AAHLS_Final_Project_deploy/HDC.cpp:29:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_5' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:61:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:28:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.319 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (AAHLS_Final_Project_deploy/HDC.cpp:19) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_7' (AAHLS_Final_Project_deploy/HDC.cpp:43) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:60) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.581 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_6' (AAHLS_Final_Project_deploy/HDC.cpp:40:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_9' (AAHLS_Final_Project_deploy/HDC.cpp:60:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:28:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:20:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:37:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:52:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln52', AAHLS_Final_Project_deploy/HDC.cpp:52) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:52) on array 'ngram'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln52', AAHLS_Final_Project_deploy/HDC.cpp:52) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:52) on array 'ngram'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to schedule 'load' operation ('new_IM_V_load_50') on array 'new_IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.044 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_9_VITIS_LOOP_61_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_59_9_VITIS_LOOP_61_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.994 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.795 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline 'VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10' pipeline 'VITIS_LOOP_59_9_VITIS_LOOP_61_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.393 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.371 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.289 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.371 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 44.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 5 seconds. Total elapsed time: 49.705 seconds; peak allocated memory: 1.371 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.943 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_4' (AAHLS_Final_Project_deploy/HDC.cpp:29:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_5' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:61:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:28:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.341 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (AAHLS_Final_Project_deploy/HDC.cpp:19) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_7' (AAHLS_Final_Project_deploy/HDC.cpp:43) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_10' (AAHLS_Final_Project_deploy/HDC.cpp:60) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.422 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_6' (AAHLS_Final_Project_deploy/HDC.cpp:40:31) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_9' (AAHLS_Final_Project_deploy/HDC.cpp:60:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:28:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:20:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:37:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:52:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln52', AAHLS_Final_Project_deploy/HDC.cpp:52) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:52) on array 'ngram'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_addr_write_ln52', AAHLS_Final_Project_deploy/HDC.cpp:52) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' and 'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:52) on array 'ngram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_9_VITIS_LOOP_61_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_59_9_VITIS_LOOP_61_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.568 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.964 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline 'VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10' pipeline 'VITIS_LOOP_59_9_VITIS_LOOP_61_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_59_9_VITIS_LOOP_61_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.648 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.424 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 41.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 4 seconds. Total elapsed time: 45.975 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.145 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_4' (AAHLS_Final_Project_deploy/HDC.cpp:29:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_5' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_63_10' (AAHLS_Final_Project_deploy/HDC.cpp:63:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:28:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.071 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (AAHLS_Final_Project_deploy/HDC.cpp:19) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_7' (AAHLS_Final_Project_deploy/HDC.cpp:43) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_10' (AAHLS_Final_Project_deploy/HDC.cpp:62) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_6' (AAHLS_Final_Project_deploy/HDC.cpp:40:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:52:9) in loop 'VITIS_LOOP_42_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_40_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_9' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:28:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:20:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:37:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:28).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.204 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_9_VITIS_LOOP_63_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_61_9_VITIS_LOOP_63_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline 'VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' is 20511 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' pipeline 'VITIS_LOOP_61_9_VITIS_LOOP_63_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.234 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 1.385 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.33 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 1.385 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 2 seconds. Elapsed time: 38.284 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 4 seconds. Total elapsed time: 42.756 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.66 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.355 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.078 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.216 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.25 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.529 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base(int)' into 'ap_int<1>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:56:37)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:25)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_4' (AAHLS_Final_Project_deploy/HDC.cpp:29:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_5' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_10' (AAHLS_Final_Project_deploy/HDC.cpp:66:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:28:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.727 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.369 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (AAHLS_Final_Project_deploy/HDC.cpp:19) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_7' (AAHLS_Final_Project_deploy/HDC.cpp:43) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_10' (AAHLS_Final_Project_deploy/HDC.cpp:65) in function 'hdc_maxi' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.253 seconds; current allocated memory: 1.369 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_6' (AAHLS_Final_Project_deploy/HDC.cpp:40:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:52:9) in loop 'VITIS_LOOP_42_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_40_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_9' (AAHLS_Final_Project_deploy/HDC.cpp:65:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:28:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:20:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:37:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:57:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:28).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.471 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.078 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_64_9_VITIS_LOOP_66_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_9_VITIS_LOOP_66_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_64_9_VITIS_LOOP_66_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_9_VITIS_LOOP_66_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.719 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.835 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.474 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline 'VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' is 20535 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_64_9_VITIS_LOOP_66_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_64_9_VITIS_LOOP_66_10' pipeline 'VITIS_LOOP_64_9_VITIS_LOOP_66_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_64_9_VITIS_LOOP_66_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.214 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.369 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.056 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.369 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 45.001 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 4 seconds. Total elapsed time: 51.628 seconds; peak allocated memory: 1.369 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.596 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.735 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type complete hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/directives.tcl:7:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.457 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::operator long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_4' (AAHLS_Final_Project_deploy/HDC.cpp:29:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_5' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_63_10' (AAHLS_Final_Project_deploy/HDC.cpp:63:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Complete reshaping on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:28:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.957 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.846 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (AAHLS_Final_Project_deploy/HDC.cpp:19) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_7' (AAHLS_Final_Project_deploy/HDC.cpp:43) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_10' (AAHLS_Final_Project_deploy/HDC.cpp:62) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.702 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_6' (AAHLS_Final_Project_deploy/HDC.cpp:40:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:52:9) in loop 'VITIS_LOOP_42_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_40_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_9' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:28:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:20:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:37:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:28).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_9_VITIS_LOOP_63_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_61_9_VITIS_LOOP_63_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.844 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.267 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline 'VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' is 20493 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' pipeline 'VITIS_LOOP_61_9_VITIS_LOOP_63_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.316 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.032 seconds; current allocated memory: 1.371 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.693 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 1.371 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 45.798 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 33 seconds. Total CPU system time: 4 seconds. Total elapsed time: 51.607 seconds; peak allocated memory: 1.371 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 64 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.543 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::operator long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_4' (AAHLS_Final_Project_deploy/HDC.cpp:29:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_5' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_63_10' (AAHLS_Final_Project_deploy/HDC.cpp:63:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 64 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:17:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:28:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.413 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.857 seconds; current allocated memory: 1.379 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (AAHLS_Final_Project_deploy/HDC.cpp:19) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_7' (AAHLS_Final_Project_deploy/HDC.cpp:43) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_10' (AAHLS_Final_Project_deploy/HDC.cpp:62) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.639 seconds; current allocated memory: 1.379 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (AAHLS_Final_Project_deploy/HDC.cpp:18:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_6' (AAHLS_Final_Project_deploy/HDC.cpp:40:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:52:9) in loop 'VITIS_LOOP_42_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_40_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_9' (AAHLS_Final_Project_deploy/HDC.cpp:62:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:28:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:20:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:37:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:54:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:28).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.298 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'new_IM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to schedule 'load' operation ('new_IM_V_load_16') on array 'new_IM_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to schedule 'load' operation ('new_IM_V_load_33') on array 'new_IM_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' (loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'): Unable to schedule 'load' operation ('new_IM_V_load_50') on array 'new_IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'new_IM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 24, loop 'VITIS_LOOP_40_6_VITIS_LOOP_42_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.908 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_9_VITIS_LOOP_63_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_61_9_VITIS_LOOP_63_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.179 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.833 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.174 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline 'VITIS_LOOP_40_6_VITIS_LOOP_42_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_6_VITIS_LOOP_42_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10' pipeline 'VITIS_LOOP_61_9_VITIS_LOOP_63_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_61_9_VITIS_LOOP_63_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.905 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.379 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_new_IM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.993 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.379 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 3 seconds. Elapsed time: 46.159 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 5 seconds. Total elapsed time: 50.978 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.552 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<34, true>::plus operator+<32, true, 34, true>(ap_int_base<32, true> const&, ap_int_base<34, true> const&)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::operator long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(int, ap_int_base<34, true> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:47:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_4' (AAHLS_Final_Project_deploy/HDC.cpp:28:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_5' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_8' (AAHLS_Final_Project_deploy/HDC.cpp:43:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:27:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.629 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_7' (AAHLS_Final_Project_deploy/HDC.cpp:42) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:61) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hdc_maxi' (AAHLS_Final_Project_deploy/HDC.cpp:7:24)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.671 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_6' (AAHLS_Final_Project_deploy/HDC.cpp:39:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:51:9) in loop 'VITIS_LOOP_41_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_39_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (AAHLS_Final_Project_deploy/HDC.cpp:61:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:27:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:19:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:36:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:53:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:27).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_6_VITIS_LOOP_41_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_6_VITIS_LOOP_41_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_39_6_VITIS_LOOP_41_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.505 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_60_9_VITIS_LOOP_62_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.239 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.774 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.118 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_6_VITIS_LOOP_41_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_39_6_VITIS_LOOP_41_7' pipeline 'VITIS_LOOP_39_6_VITIS_LOOP_41_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_39_6_VITIS_LOOP_41_7' is 32822 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_6_VITIS_LOOP_41_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_62_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_62_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.117 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.806 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 44.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 33 seconds. Total CPU system time: 4 seconds. Total elapsed time: 48.443 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.781 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.805 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.006 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.06 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.965 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.053 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.753 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.609 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.499 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.496 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.13 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_7' (AAHLS_Final_Project_deploy/HDC.cpp:41:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_10' (AAHLS_Final_Project_deploy/HDC.cpp:50:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:69:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.12 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:68) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.564 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_8' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:58:9) in loop 'VITIS_LOOP_48_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_11' (AAHLS_Final_Project_deploy/HDC.cpp:68:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:34:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:19:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:37:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:60:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.272 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.782 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.242 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.959 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline 'VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' is 32822 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline 'VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.915 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.383 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.932 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.975 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 3 seconds. Elapsed time: 46.145 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 5 seconds. Total elapsed time: 50.277 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.715 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.799 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.733 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.076 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.052 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_7' (AAHLS_Final_Project_deploy/HDC.cpp:41:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_10' (AAHLS_Final_Project_deploy/HDC.cpp:50:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:69:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.854 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.381 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:68) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.581 seconds; current allocated memory: 1.381 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_8' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:58:9) in loop 'VITIS_LOOP_48_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_11' (AAHLS_Final_Project_deploy/HDC.cpp:68:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:34:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:19:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:37:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:60:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.616 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.825 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.546 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.238 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.991 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline 'VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' is 30998 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline 'VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.966 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.503 seconds; current allocated memory: 1.381 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.533 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.381 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32 seconds. CPU system time: 2 seconds. Elapsed time: 51.624 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 37 seconds. Total CPU system time: 4 seconds. Total elapsed time: 55.963 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.5 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_7' (AAHLS_Final_Project_deploy/HDC.cpp:41:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_10' (AAHLS_Final_Project_deploy/HDC.cpp:50:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.013 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:68) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:68) in function 'hdc_maxi' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 23 for loop 'VITIS_LOOP_69_12' in function 'hdc_maxi'.
WARNING: [XFORM 203-561] Updating loop lower bound from 24 to 23 for loop 'VITIS_LOOP_69_12' in function 'hdc_maxi'.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_8' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:58:9) in loop 'VITIS_LOOP_48_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_11' (AAHLS_Final_Project_deploy/HDC.cpp:68:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:34:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:19:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:37:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:60:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'AM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'ngram_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.493 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.605 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'AM_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'ngram_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' (loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln74_13', AAHLS_Final_Project_deploy/HDC.cpp:74) and 'add' operation ('add_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' (loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('add_ln74_13', AAHLS_Final_Project_deploy/HDC.cpp:74) and 'add' operation ('add_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' (loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('add_ln74_13', AAHLS_Final_Project_deploy/HDC.cpp:74) and 'add' operation ('add_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' (loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('add_ln74_13', AAHLS_Final_Project_deploy/HDC.cpp:74) and 'add' operation ('add_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' (loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'add' operation ('add_ln74_14', AAHLS_Final_Project_deploy/HDC.cpp:74) and 'add' operation ('add_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 8, loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.429 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'ngram_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.297 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.775 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.357 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline 'VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' is 30998 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline 'VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.386 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.476 seconds; current allocated memory: 1.380 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.112 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33 seconds. CPU system time: 3 seconds. Elapsed time: 51.489 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 39 seconds. Total CPU system time: 5 seconds. Total elapsed time: 56.15 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.703 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_7' (AAHLS_Final_Project_deploy/HDC.cpp:41:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_10' (AAHLS_Final_Project_deploy/HDC.cpp:50:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:69:25) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.992 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.196 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.225 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_11' (AAHLS_Final_Project_deploy/HDC.cpp:68) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 5.975 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_8' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:58:9) in loop 'VITIS_LOOP_48_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_8'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:34:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:19:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:37:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:60:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.836 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'AM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.528 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'AM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' (loop 'VITIS_LOOP_67_11'): Unable to schedule 'load' operation ('AM_V_load_16') on array 'AM_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'AM_V'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' (loop 'VITIS_LOOP_67_11'): Unable to schedule 'load' operation ('AM_V_load_33') on array 'AM_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'AM_V'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' (loop 'VITIS_LOOP_67_11'): Unable to schedule 'load' operation ('AM_V_load_50') on array 'AM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'AM_V'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' (loop 'VITIS_LOOP_67_11'): Unable to schedule 'load' operation ('AM_V_load_67') on array 'AM_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'AM_V'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' (loop 'VITIS_LOOP_67_11'): Unable to schedule 'load' operation ('AM_V_load_84') on array 'AM_V' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'AM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 108, loop 'VITIS_LOOP_67_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.775 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.677 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.265 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.942 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.791 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline 'VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' is 30998 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11' pipeline 'VITIS_LOOP_67_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_67_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 8.473 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 17.622 seconds; current allocated memory: 1.380 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.682 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 87 seconds. CPU system time: 5 seconds. Elapsed time: 113.02 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 93 seconds. Total CPU system time: 7 seconds. Total elapsed time: 117.779 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.996 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_7' (AAHLS_Final_Project_deploy/HDC.cpp:41:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_10' (AAHLS_Final_Project_deploy/HDC.cpp:50:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:69:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.654 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:68) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.091 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_8' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:58:9) in loop 'VITIS_LOOP_48_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_11' (AAHLS_Final_Project_deploy/HDC.cpp:68:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:34:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:19:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:37:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:60:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.374 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.468 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.818 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.978 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.378 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.224 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline 'VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' is 30998 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.189 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline 'VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.146 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.380 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.564 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.561 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33 seconds. CPU system time: 3 seconds. Elapsed time: 52.798 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 40 seconds. Total CPU system time: 5 seconds. Total elapsed time: 58.078 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.355 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:52)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_7' (AAHLS_Final_Project_deploy/HDC.cpp:41:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_10' (AAHLS_Final_Project_deploy/HDC.cpp:50:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:34:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.712 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.379 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_9' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_12' (AAHLS_Final_Project_deploy/HDC.cpp:68) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.379 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_8' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:58:9) in loop 'VITIS_LOOP_48_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_11' (AAHLS_Final_Project_deploy/HDC.cpp:68:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:34:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:19:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:37:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:60:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.548 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_46_8_VITIS_LOOP_48_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.184 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_67_11_VITIS_LOOP_69_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.222 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.691 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.305 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.011 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline 'VITIS_LOOP_46_8_VITIS_LOOP_48_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9' is 30998 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_8_VITIS_LOOP_48_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline 'VITIS_LOOP_67_11_VITIS_LOOP_69_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_67_11_VITIS_LOOP_69_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.568 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.209 seconds; current allocated memory: 1.379 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.373 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 1.379 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 3 seconds. Elapsed time: 45.407 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 5 seconds. Total elapsed time: 50.114 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.01 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:55:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:26:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_6' (AAHLS_Final_Project_deploy/HDC.cpp:36:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_7' (AAHLS_Final_Project_deploy/HDC.cpp:42:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_10' (AAHLS_Final_Project_deploy/HDC.cpp:51:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_70_12' (AAHLS_Final_Project_deploy/HDC.cpp:70:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18:20) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:16:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:35:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:41:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.819 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (AAHLS_Final_Project_deploy/HDC.cpp:18) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_9' (AAHLS_Final_Project_deploy/HDC.cpp:50) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_12' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (AAHLS_Final_Project_deploy/HDC.cpp:17:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_8' (AAHLS_Final_Project_deploy/HDC.cpp:47:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_49_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_47_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_11' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:35:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:20:11)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:38:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.124 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp.V', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'AM_out' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp.V', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'AM_out' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp.V', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'AM_out' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp.V', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'AM_out' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp.V', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'AM_out' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp.V', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'AM_out' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_8_VITIS_LOOP_49_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_47_8_VITIS_LOOP_49_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.514 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_11_VITIS_LOOP_70_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_68_11_VITIS_LOOP_70_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_68_11_VITIS_LOOP_70_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.306 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.845 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.474 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.208 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' pipeline 'VITIS_LOOP_47_8_VITIS_LOOP_49_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9' is 30998 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_47_8_VITIS_LOOP_49_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.929 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12' pipeline 'VITIS_LOOP_68_11_VITIS_LOOP_70_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.463 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1.385 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.555 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.385 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 3 seconds. Elapsed time: 45.571 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 5 seconds. Total elapsed time: 49.768 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.634 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_6' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_7' (AAHLS_Final_Project_deploy/HDC.cpp:40:23) in function 'hdc_maxi' completely with a factor of 320 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_12' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:15:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.363 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (AAHLS_Final_Project_deploy/HDC.cpp:17) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_9' (AAHLS_Final_Project_deploy/HDC.cpp:48) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_12' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.114 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (AAHLS_Final_Project_deploy/HDC.cpp:16:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_8' (AAHLS_Final_Project_deploy/HDC.cpp:45:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_47_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_45_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_11' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:18:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.555 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8_VITIS_LOOP_47_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_8_VITIS_LOOP_47_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_45_8_VITIS_LOOP_47_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_11_VITIS_LOOP_68_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_66_11_VITIS_LOOP_68_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_66_11_VITIS_LOOP_68_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.907 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8_VITIS_LOOP_47_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_45_8_VITIS_LOOP_47_9' pipeline 'VITIS_LOOP_45_8_VITIS_LOOP_47_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_45_8_VITIS_LOOP_47_9' is 30998 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_45_8_VITIS_LOOP_47_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12' pipeline 'VITIS_LOOP_66_11_VITIS_LOOP_68_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 6.528 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.524 seconds; current allocated memory: 1.383 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.187 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31 seconds. CPU system time: 3 seconds. Elapsed time: 51.555 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 37 seconds. Total CPU system time: 5 seconds. Total elapsed time: 56.158 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.291 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_6' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_10' (AAHLS_Final_Project_deploy/HDC.cpp:48:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_67_12' (AAHLS_Final_Project_deploy/HDC.cpp:67:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:15:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.383 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.388 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (AAHLS_Final_Project_deploy/HDC.cpp:17) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_12' (AAHLS_Final_Project_deploy/HDC.cpp:66) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.388 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (AAHLS_Final_Project_deploy/HDC.cpp:16:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:56:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_11' (AAHLS_Final_Project_deploy/HDC.cpp:66:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:18:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:58:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.204 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' is 32822 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' pipeline 'VITIS_LOOP_65_11_VITIS_LOOP_67_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 7.07 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.388 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.826 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.388 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 2 seconds. Elapsed time: 38.938 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 4 seconds. Total elapsed time: 43.058 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.857 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.806 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.324 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(int, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(int, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_6' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_10' (AAHLS_Final_Project_deploy/HDC.cpp:48:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_67_12' (AAHLS_Final_Project_deploy/HDC.cpp:67:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:15:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.905 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (AAHLS_Final_Project_deploy/HDC.cpp:17) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_12' (AAHLS_Final_Project_deploy/HDC.cpp:66) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (AAHLS_Final_Project_deploy/HDC.cpp:16:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:56:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_11' (AAHLS_Final_Project_deploy/HDC.cpp:66:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:18:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:58:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.468 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.224 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.771 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' pipeline 'VITIS_LOOP_65_11_VITIS_LOOP_67_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.171 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.226 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 2 seconds. Elapsed time: 40.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 4 seconds. Total elapsed time: 44.855 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.92 seconds; peak allocated memory: 1.377 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.309 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.363 seconds; peak allocated memory: 1.376 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.892 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.139 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.154 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.994 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:57:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_6' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_10' (AAHLS_Final_Project_deploy/HDC.cpp:48:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_67_12' (AAHLS_Final_Project_deploy/HDC.cpp:67:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:15:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.321 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (AAHLS_Final_Project_deploy/HDC.cpp:17) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_12' (AAHLS_Final_Project_deploy/HDC.cpp:66) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (AAHLS_Final_Project_deploy/HDC.cpp:16:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:56:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_11' (AAHLS_Final_Project_deploy/HDC.cpp:66:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:18:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:58:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_11_VITIS_LOOP_67_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.368 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.297 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12' pipeline 'VITIS_LOOP_65_11_VITIS_LOOP_67_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_65_11_VITIS_LOOP_67_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.674 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.371 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.831 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.371 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 45.374 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 5 seconds. Total elapsed time: 51.144 seconds; peak allocated memory: 1.371 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.505 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:56:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:55:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:55:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_6' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:46:24) in function 'hdc_maxi' partially with a factor of 2 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_70_12' (AAHLS_Final_Project_deploy/HDC.cpp:70:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:15:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.242 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.388 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (AAHLS_Final_Project_deploy/HDC.cpp:17) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:50) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_12' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:50) in function 'hdc_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_10' (AAHLS_Final_Project_deploy/HDC.cpp:50) in function 'hdc_maxi' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AAHLS_Final_Project_deploy/HDC.cpp:46:45) to (AAHLS_Final_Project_deploy/HDC.cpp:60:5) in function 'hdc_maxi'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.386 seconds; current allocated memory: 1.388 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (AAHLS_Final_Project_deploy/HDC.cpp:16:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_11' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:18:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_V_addr_1_write_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) of variable 'or_ln61_1', AAHLS_Final_Project_deploy/HDC.cpp:61 on array 'ngram_V' and 'store' operation ('ngram_V_addr_write_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) of variable 'or_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61 on array 'ngram_V'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_V_addr_1_write_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) of variable 'or_ln61_1', AAHLS_Final_Project_deploy/HDC.cpp:61 on array 'ngram_V' and 'store' operation ('ngram_V_addr_write_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) of variable 'or_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61 on array 'ngram_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 29, loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.506 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.554 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_11_VITIS_LOOP_70_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_68_11_VITIS_LOOP_70_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_68_11_VITIS_LOOP_70_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.694 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.622 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.231 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12' pipeline 'VITIS_LOOP_68_11_VITIS_LOOP_70_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_11_VITIS_LOOP_70_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 11.169 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.388 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.675 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.202 seconds; current allocated memory: 1.388 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36 seconds. CPU system time: 3 seconds. Elapsed time: 52.297 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 41 seconds. Total CPU system time: 5 seconds. Total elapsed time: 56.367 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.687 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:77:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:77:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:62:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:61:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:57:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:56:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:56:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_6' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:46:24) in function 'hdc_maxi' partially with a factor of 2 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_10' (AAHLS_Final_Project_deploy/HDC.cpp:52:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_71_12' (AAHLS_Final_Project_deploy/HDC.cpp:71:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:15:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.257 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (AAHLS_Final_Project_deploy/HDC.cpp:17) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:51) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_12' (AAHLS_Final_Project_deploy/HDC.cpp:70) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AAHLS_Final_Project_deploy/HDC.cpp:51:13) to (AAHLS_Final_Project_deploy/HDC.cpp:61:5) in function 'hdc_maxi'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (AAHLS_Final_Project_deploy/HDC.cpp:16:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:60:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:60:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_11' (AAHLS_Final_Project_deploy/HDC.cpp:70:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:18:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:62:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ngram_V_addr_1_write_ln62', AAHLS_Final_Project_deploy/HDC.cpp:62) of variable 'or_ln62_1', AAHLS_Final_Project_deploy/HDC.cpp:62 on array 'ngram_V' and 'store' operation ('ngram_V_addr_write_ln62', AAHLS_Final_Project_deploy/HDC.cpp:62) of variable 'or_ln62', AAHLS_Final_Project_deploy/HDC.cpp:62 on array 'ngram_V'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('ngram_V_addr_1_write_ln62', AAHLS_Final_Project_deploy/HDC.cpp:62) of variable 'or_ln62_1', AAHLS_Final_Project_deploy/HDC.cpp:62 on array 'ngram_V' and 'store' operation ('ngram_V_addr_write_ln62', AAHLS_Final_Project_deploy/HDC.cpp:62) of variable 'or_ln62', AAHLS_Final_Project_deploy/HDC.cpp:62 on array 'ngram_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 24, loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.114 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.116 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_69_11_VITIS_LOOP_71_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_11_VITIS_LOOP_71_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_69_11_VITIS_LOOP_71_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_69_11_VITIS_LOOP_71_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.943 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.592 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_69_11_VITIS_LOOP_71_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_69_11_VITIS_LOOP_71_12' pipeline 'VITIS_LOOP_69_11_VITIS_LOOP_71_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_69_11_VITIS_LOOP_71_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 8.622 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.394 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 2 seconds. Elapsed time: 48.261 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 4 seconds. Total elapsed time: 52.582 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.59 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_6' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_10' (AAHLS_Final_Project_deploy/HDC.cpp:49:26) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_12' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:10:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:15:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.621 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AAHLS_Final_Project_deploy/HDC.cpp:11) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (AAHLS_Final_Project_deploy/HDC.cpp:17) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_9' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_12' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.937 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (AAHLS_Final_Project_deploy/HDC.cpp:16:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_9' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_11' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:18:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_44_8_VITIS_LOOP_46_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.035 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_11_VITIS_LOOP_68_12'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_66_11_VITIS_LOOP_68_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_66_11_VITIS_LOOP_68_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.268 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.304 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_46_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_46_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12' pipeline 'VITIS_LOOP_66_11_VITIS_LOOP_68_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_11_VITIS_LOOP_68_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.016 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.434 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 41.125 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 5 seconds. Total elapsed time: 45.523 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 45.477 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 49.49 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.053 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.332 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.466 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:50:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (AAHLS_Final_Project_deploy/HDC.cpp:25:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_8' (AAHLS_Final_Project_deploy/HDC.cpp:40:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:59:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:13:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:30:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.871 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:10: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (AAHLS_Final_Project_deploy/HDC.cpp:9) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (AAHLS_Final_Project_deploy/HDC.cpp:31) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (AAHLS_Final_Project_deploy/HDC.cpp:38) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:58) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (AAHLS_Final_Project_deploy/HDC.cpp:14:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:48:9) in loop 'VITIS_LOOP_37_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_35_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_9' (AAHLS_Final_Project_deploy/HDC.cpp:58:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:24:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:16:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:32:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:50:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:24).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.724 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.438 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.057 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline 'VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.193 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.382 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.708 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.382 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 2 seconds. Elapsed time: 40.952 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 4 seconds. Total elapsed time: 45.346 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 37.727 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 41.706 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.645 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::plus operator+<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::minus operator-<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:50:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:45:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(int, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(int, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (AAHLS_Final_Project_deploy/HDC.cpp:25:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_8' (AAHLS_Final_Project_deploy/HDC.cpp:40:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:59:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:13:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:30:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.585 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:10: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (AAHLS_Final_Project_deploy/HDC.cpp:9) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (AAHLS_Final_Project_deploy/HDC.cpp:31) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (AAHLS_Final_Project_deploy/HDC.cpp:38) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:58) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (AAHLS_Final_Project_deploy/HDC.cpp:14:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:48:9) in loop 'VITIS_LOOP_37_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_35_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_9' (AAHLS_Final_Project_deploy/HDC.cpp:58:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:24:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:16:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:32:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:50:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:24).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.915 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.772 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.206 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.306 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline 'VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.556 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.380 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.97 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 49.356 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 5 seconds. Total elapsed time: 54.146 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 36.188 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.998 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.841 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.851 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.993 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.951 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.505 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:50:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (AAHLS_Final_Project_deploy/HDC.cpp:25:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_8' (AAHLS_Final_Project_deploy/HDC.cpp:40:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:59:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:13:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:30:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.165 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:10: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (AAHLS_Final_Project_deploy/HDC.cpp:9) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (AAHLS_Final_Project_deploy/HDC.cpp:31) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (AAHLS_Final_Project_deploy/HDC.cpp:38) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:58) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (AAHLS_Final_Project_deploy/HDC.cpp:14:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:48:9) in loop 'VITIS_LOOP_37_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_35_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_9' (AAHLS_Final_Project_deploy/HDC.cpp:58:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:24:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:16:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:32:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:50:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:24).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.622 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.502 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.437 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline 'VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.16 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.385 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.555 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.385 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 2 seconds. Elapsed time: 43.372 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 4 seconds. Total elapsed time: 47.594 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 37.697 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 41.912 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.426 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.536 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.343 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:50:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<ap_uint<8>, 0>*, hls::stream<int, 0>*, hls::stream<ap_int<1>, 0>*, hls::stream<ap_int<1>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (AAHLS_Final_Project_deploy/HDC.cpp:25:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_8' (AAHLS_Final_Project_deploy/HDC.cpp:40:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:59:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 1-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 8-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:13:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:30:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.852 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:10: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (AAHLS_Final_Project_deploy/HDC.cpp:9) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (AAHLS_Final_Project_deploy/HDC.cpp:31) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (AAHLS_Final_Project_deploy/HDC.cpp:38) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:58) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (AAHLS_Final_Project_deploy/HDC.cpp:14:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:48:9) in loop 'VITIS_LOOP_37_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_35_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_9' (AAHLS_Final_Project_deploy/HDC.cpp:58:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:24:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:16:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:32:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:50:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:24).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.557 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.163 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.306 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.187 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.842 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline 'VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.669 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.719 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 3 seconds. Elapsed time: 40.512 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 5 seconds. Total elapsed time: 44.864 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.091 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.754 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.583 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 22.937 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 34.982 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 39.133 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.276 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.526 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.591 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.704 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.185 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base(int)' into 'ap_int<1>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:65:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:64:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:50:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:49:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*, hls::stream<int, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:44:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (AAHLS_Final_Project_deploy/HDC.cpp:25:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_8' (AAHLS_Final_Project_deploy/HDC.cpp:40:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:59:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'AM_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IM' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_label_out' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'test_data' with compact=bit mode in 32-bits (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:13:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:30:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.545 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:10: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (AAHLS_Final_Project_deploy/HDC.cpp:9) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (AAHLS_Final_Project_deploy/HDC.cpp:31) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (AAHLS_Final_Project_deploy/HDC.cpp:38) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_10' (AAHLS_Final_Project_deploy/HDC.cpp:58) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:8) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (AAHLS_Final_Project_deploy/HDC.cpp:14:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_6' (AAHLS_Final_Project_deploy/HDC.cpp:35:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:48:9) in loop 'VITIS_LOOP_37_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_35_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_9' (AAHLS_Final_Project_deploy/HDC.cpp:58:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:24:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:16:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:27:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:32:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:50:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:24).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_14_2_VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_35_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_57_9_VITIS_LOOP_59_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.226 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.948 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_35_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline 'VITIS_LOOP_57_9_VITIS_LOOP_59_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_57_9_VITIS_LOOP_59_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.068 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.382 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.474 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.817 seconds; current allocated memory: 1.382 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 44.226 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 5 seconds. Total elapsed time: 48.782 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 36.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 41.011 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.446 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.929 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.24 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.451 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.177 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.482 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.886 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.78 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.038 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.226 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.491 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.634 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.581 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.497 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.484 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(int)' into 'ap_int<8>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:10:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:85:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:68:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:68:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:67:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:67:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:67:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:47:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:47:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:34:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (AAHLS_Final_Project_deploy/HDC.cpp:27:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_8' (AAHLS_Final_Project_deploy/HDC.cpp:43:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'AM_out' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'IM' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'test_label_out' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'test_data' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:14:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:26:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:14)
ERROR: [HLS 214-208] The ap_axis|ap_axiu|qdma_axis|hls::axis data types must only be used for AXI-Stream ports in the interface. 'test_label_out' is not an AXI-Stream and/or is not a port in the interface
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.804 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.13 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.118 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.045 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.41 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:10:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:85:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:68:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:68:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:67:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:67:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:67:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:48:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:47:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:47:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:34:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (AAHLS_Final_Project_deploy/HDC.cpp:27:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_8' (AAHLS_Final_Project_deploy/HDC.cpp:43:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_62_10' (AAHLS_Final_Project_deploy/HDC.cpp:62:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'AM_out' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'IM' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'test_label_out' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'test_data' (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:8:15)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:14:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:26:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:14)
ERROR: [HLS 214-208] The ap_axis|ap_axiu|qdma_axis|hls::axis data types must only be used for AXI-Stream ports in the interface. 'test_label_out' is not an AXI-Stream and/or is not a port in the interface
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.077 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.241 seconds; peak allocated memory: 1.376 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.965 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<1>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, true>(ap_int_base<1, true> const&)' into 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:15:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:90:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:57:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:39:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:22:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_4' (AAHLS_Final_Project_deploy/HDC.cpp:32:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_67_10' (AAHLS_Final_Project_deploy/HDC.cpp:67:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:19:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:31:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:37:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<1>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.898 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:16: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (AAHLS_Final_Project_deploy/HDC.cpp:22) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_5' (AAHLS_Final_Project_deploy/HDC.cpp:39) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_7' (AAHLS_Final_Project_deploy/HDC.cpp:46) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_10' (AAHLS_Final_Project_deploy/HDC.cpp:66) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.238 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (AAHLS_Final_Project_deploy/HDC.cpp:20:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_6' (AAHLS_Final_Project_deploy/HDC.cpp:43:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:56:9) in loop 'VITIS_LOOP_45_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_43_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_9' (AAHLS_Final_Project_deploy/HDC.cpp:66:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:31:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:23:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:40:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:58:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:31).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_6_VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_43_6_VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.988 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.804 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.993 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' pipeline 'VITIS_LOOP_43_6_VITIS_LOOP_45_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' pipeline 'VITIS_LOOP_65_9_VITIS_LOOP_67_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.884 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 1.383 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.168 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 46.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 5 seconds. Total elapsed time: 50.527 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 47.735 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 52.173 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.391 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.986 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.136 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.902 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.908 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.555 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.554 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.76 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:15:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:90:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:57:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:39:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:22:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_4' (AAHLS_Final_Project_deploy/HDC.cpp:32:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_67_10' (AAHLS_Final_Project_deploy/HDC.cpp:67:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:19:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:31:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:37:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.404 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:16: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.387 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (AAHLS_Final_Project_deploy/HDC.cpp:22) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_5' (AAHLS_Final_Project_deploy/HDC.cpp:39) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_7' (AAHLS_Final_Project_deploy/HDC.cpp:46) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_10' (AAHLS_Final_Project_deploy/HDC.cpp:66) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 1.387 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (AAHLS_Final_Project_deploy/HDC.cpp:20:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_6' (AAHLS_Final_Project_deploy/HDC.cpp:43:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:56:9) in loop 'VITIS_LOOP_45_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_43_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_9' (AAHLS_Final_Project_deploy/HDC.cpp:66:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:31:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:23:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:40:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:58:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:31).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_6_VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_43_6_VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.457 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.042 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' pipeline 'VITIS_LOOP_43_6_VITIS_LOOP_45_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' pipeline 'VITIS_LOOP_65_9_VITIS_LOOP_67_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.02 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.387 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.846 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.387 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 42.095 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 5 seconds. Total elapsed time: 46.362 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 38.636 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 42.825 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 17.793 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 22.63 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.141 seconds; peak allocated memory: 1.374 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.26 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:15:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:90:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:72:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:57:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:39:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:22:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_4' (AAHLS_Final_Project_deploy/HDC.cpp:32:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_8' (AAHLS_Final_Project_deploy/HDC.cpp:48:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_67_10' (AAHLS_Final_Project_deploy/HDC.cpp:67:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:13:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:19:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:31:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:37:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.205 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:16: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (AAHLS_Final_Project_deploy/HDC.cpp:15) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (AAHLS_Final_Project_deploy/HDC.cpp:22) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_5' (AAHLS_Final_Project_deploy/HDC.cpp:39) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_7' (AAHLS_Final_Project_deploy/HDC.cpp:46) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_10' (AAHLS_Final_Project_deploy/HDC.cpp:66) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:13) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (AAHLS_Final_Project_deploy/HDC.cpp:20:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_6' (AAHLS_Final_Project_deploy/HDC.cpp:43:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:56:9) in loop 'VITIS_LOOP_45_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_43_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_9' (AAHLS_Final_Project_deploy/HDC.cpp:66:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:31:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:23:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:40:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:58:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:31).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('AM_V_addr_write_ln23', AAHLS_Final_Project_deploy/HDC.cpp:23) of variable 'tmp', AAHLS_Final_Project_deploy/HDC.cpp:23 on array 'AM_V' and 'load' operation ('AM_V_load', AAHLS_Final_Project_deploy/HDC.cpp:23) on array 'AM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_6_VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_43_6_VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.684 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' (loop 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:72) and 'select' operation ('select_ln65_1', AAHLS_Final_Project_deploy/HDC.cpp:65).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_65_9_VITIS_LOOP_67_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.451 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.236 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_38_5' pipeline 'VITIS_LOOP_38_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' pipeline 'VITIS_LOOP_43_6_VITIS_LOOP_45_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7' is 9993 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_43_6_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10' pipeline 'VITIS_LOOP_65_9_VITIS_LOOP_67_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_65_9_VITIS_LOOP_67_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.872 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.848 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 41.868 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 4 seconds. Total elapsed time: 46.051 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 40.328 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 44.154 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.477 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.317 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.734 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.178 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.791 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (AAHLS_Final_Project_deploy/HDC.cpp:33:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:38:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.427 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_7' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_6' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:32:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:32).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' (loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('AM_V_addr_write_ln24', AAHLS_Final_Project_deploy/HDC.cpp:24) of variable 'tmp', AAHLS_Final_Project_deploy/HDC.cpp:24 on array 'AM_V' and 'load' operation ('AM_V_load', AAHLS_Final_Project_deploy/HDC.cpp:24) on array 'AM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.659 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.187 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' (loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:73) and 'select' operation ('select_ln66_1', AAHLS_Final_Project_deploy/HDC.cpp:66).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.524 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.038 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' pipeline 'VITIS_LOOP_39_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' is 9993 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.537 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.385 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.919 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.213 seconds; current allocated memory: 1.385 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 41.214 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 5 seconds. Total elapsed time: 45.503 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.315 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (AAHLS_Final_Project_deploy/HDC.cpp:33:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:38:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.57 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.378 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_7' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.277 seconds; current allocated memory: 1.378 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_6' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:32:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:32).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' (loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('AM_V_addr_write_ln24', AAHLS_Final_Project_deploy/HDC.cpp:24) of variable 'tmp', AAHLS_Final_Project_deploy/HDC.cpp:24 on array 'AM_V' and 'load' operation ('AM_V_load', AAHLS_Final_Project_deploy/HDC.cpp:24) on array 'AM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.798 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' (loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:73) and 'select' operation ('select_ln66_1', AAHLS_Final_Project_deploy/HDC.cpp:66).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.702 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.988 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' pipeline 'VITIS_LOOP_39_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' is 9993 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.087 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.378 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.144 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.263 seconds; current allocated memory: 1.378 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 44.682 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 4 seconds. Total elapsed time: 49.633 seconds; peak allocated memory: 1.378 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 48.455 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 53.201 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.023 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.156 seconds; peak allocated memory: 1.388 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.321 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (AAHLS_Final_Project_deploy/HDC.cpp:33:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:38:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.613 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_7' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_6' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:32:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:32).
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'hdc_maxi_label0' in function 'hdc_maxi'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' (loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('AM_V_addr_write_ln24', AAHLS_Final_Project_deploy/HDC.cpp:24) of variable 'tmp', AAHLS_Final_Project_deploy/HDC.cpp:24 on array 'AM_V' and 'load' operation ('AM_V_load', AAHLS_Final_Project_deploy/HDC.cpp:24) on array 'AM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' (loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:73) and 'select' operation ('select_ln66_1', AAHLS_Final_Project_deploy/HDC.cpp:66).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.56 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.906 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' pipeline 'VITIS_LOOP_39_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' is 9993 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.274 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.725 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.333 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 3 seconds. Elapsed time: 43.862 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 5 seconds. Total elapsed time: 48.145 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 49.312 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 54.436 seconds; peak allocated memory: 1.374 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 485.154 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 489.85 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.746 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.39 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.265 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (AAHLS_Final_Project_deploy/HDC.cpp:33:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:38:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.881 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_7' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.137 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_6' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:32:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:32).
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'hdc_maxi_label0' in function 'hdc_maxi'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.802 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.691 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.064 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.963 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.915 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 69.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 42.973 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 5 seconds. Total elapsed time: 47.272 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 42.687 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 47.084 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 528.034 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 532.343 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.516 seconds; peak allocated memory: 1.376 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.429 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (AAHLS_Final_Project_deploy/HDC.cpp:33:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:38:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.054 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_7' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.385 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_6' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:32:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:32).
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'hdc_maxi_label0' in function 'hdc_maxi'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.585 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.135 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.283 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.189 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.878 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 9.95 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.908 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.385 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 69.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 3 seconds. Elapsed time: 44.453 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 5 seconds. Total elapsed time: 48.948 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.65 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (AAHLS_Final_Project_deploy/HDC.cpp:33:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:38:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.077 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.389 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_7' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.389 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_6' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:32:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:32).
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'hdc_maxi_label0' in function 'hdc_maxi'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.588 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation ('dot_product') to 'add' operation ('dot_product') (combination delay: 13.698 ns) to honor II or Latency constraint in region 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.195 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.838 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' is 7199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.687 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.766 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.389 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 39.201 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 5 seconds. Total elapsed time: 43.222 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 586.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 590.597 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
ERROR: [SYN 201-202] Setting up clock 'default': uncertainty (5ns) must be smaller than the period (5ns).
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 0.705 seconds; peak allocated memory: 1.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.359 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.403 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:74:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:73:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (AAHLS_Final_Project_deploy/HDC.cpp:33:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (AAHLS_Final_Project_deploy/HDC.cpp:49:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:68:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:32:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:38:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.962 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (AAHLS_Final_Project_deploy/HDC.cpp:40) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_7' (AAHLS_Final_Project_deploy/HDC.cpp:47) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (AAHLS_Final_Project_deploy/HDC.cpp:67) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_6' (AAHLS_Final_Project_deploy/HDC.cpp:44:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:57:9) in loop 'VITIS_LOOP_46_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_44_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (AAHLS_Final_Project_deploy/HDC.cpp:67:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:32:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:59:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:32).
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'hdc_maxi_label0' in function 'hdc_maxi'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' (loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('AM_V_addr_write_ln24', AAHLS_Final_Project_deploy/HDC.cpp:24) of variable 'tmp', AAHLS_Final_Project_deploy/HDC.cpp:24 on array 'AM_V' and 'load' operation ('AM_V_load', AAHLS_Final_Project_deploy/HDC.cpp:24) on array 'AM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_44_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.806 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.412 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' (loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:73) and 'select' operation ('select_ln66_1', AAHLS_Final_Project_deploy/HDC.cpp:66).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.302 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.195 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_39_5' pipeline 'VITIS_LOOP_39_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_39_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_44_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7' is 9993 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_44_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.544 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.383 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.431 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.124 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 3 seconds. Elapsed time: 50.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 33 seconds. Total CPU system time: 5 seconds. Total elapsed time: 55.094 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 449.592 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 454.115 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.975 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.554 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.377 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.471 seconds; peak allocated memory: 1.374 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.614 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.167 seconds; peak allocated memory: 1.378 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.793 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.362 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.33 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<1>::ap_int<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<1>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base(int)' into 'ap_int<2>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_uint<8>::ap_uint<32>(ap_int<32> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int<16>::ap_int<17>(ap_int<17> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<32, true>::mult operator*<2, true, 32, true>(ap_int_base<2, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int<2>::ap_int<34>(ap_int<34> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::plus operator+<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<2, true>(ap_int_base<2, true> const&)' into 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<2, true>::minus operator-<32, true, 2, true>(ap_int_base<32, true> const&, ap_int_base<2, true> const&)' into 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:85:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::minus operator-<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:76:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::plus operator+<2, true>(int, ap_int_base<2, true> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:46)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:75:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, true>::RType<($_0)32, true>::mult operator*<2, true>(ap_int_base<2, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, true>(ap_int_base<16, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:60:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::minus operator-<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:56:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, false>::plus operator+<16, true, 8, false>(ap_int_base<16, true> const&, ap_int_base<8, false> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:55:39)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, true>(ap_int_base<1, true> const&, int)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:55:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:70:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:16)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:13)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.228 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (AAHLS_Final_Project_deploy/HDC.cpp:41) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_7' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM.V' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 1.384 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_48_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_9' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:13) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM.V' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d.V' (AAHLS_Final_Project_deploy/HDC.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram.V' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' (loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('AM_V_addr_write_ln24', AAHLS_Final_Project_deploy/HDC.cpp:24) of variable 'tmp', AAHLS_Final_Project_deploy/HDC.cpp:24 on array 'AM_V' and 'load' operation ('AM_V_load', AAHLS_Final_Project_deploy/HDC.cpp:24) on array 'AM_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_6_VITIS_LOOP_48_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_46_6_VITIS_LOOP_48_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.485 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1065) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' (loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:75) and 'select' operation ('select_ln68_1', AAHLS_Final_Project_deploy/HDC.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.502 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.214 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' pipeline 'VITIS_LOOP_40_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' pipeline 'VITIS_LOOP_46_6_VITIS_LOOP_48_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' is 9993 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline 'VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 8.08 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.384 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.457 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 1.384 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 3 seconds. Elapsed time: 45.961 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 5 seconds. Total elapsed time: 50.507 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 53.88 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 58.695 seconds; peak allocated memory: 1.379 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 493.199 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 498.795 seconds; peak allocated memory: 1.371 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.093 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.636 seconds; peak allocated memory: 1.370 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.605 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:85:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51:25) in function 'hdc_maxi' completely with a factor of 64 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:70:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:6)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.051 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.365 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (AAHLS_Final_Project_deploy/HDC.cpp:41) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_7' (AAHLS_Final_Project_deploy/HDC.cpp:49) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.365 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_48_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_9' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'test_data_d'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_6_VITIS_LOOP_48_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_46_6_VITIS_LOOP_48_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.779 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' (loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:75) and 'select' operation ('select_ln68_1', AAHLS_Final_Project_deploy/HDC.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.529 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.212 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' is 16387 from HDL expression: (~((ap_start_int == 1'b0) | ((1'b0 == IM_TVALID) & (icmp_ln15_fu_136_p2 == 1'd0))) & (icmp_ln15_fu_136_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_42_8192_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.205 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' pipeline 'VITIS_LOOP_40_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' pipeline 'VITIS_LOOP_46_6_VITIS_LOOP_48_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7' is 33063 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_46_6_VITIS_LOOP_48_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.247 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline 'VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 9.237 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.365 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 5.954 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.461 seconds; current allocated memory: 1.365 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34 seconds. CPU system time: 3 seconds. Elapsed time: 51.044 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 42 seconds. Total CPU system time: 5 seconds. Total elapsed time: 58.127 seconds; peak allocated memory: 1.365 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.738 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:85:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:70:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:6)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.368 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.373 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (AAHLS_Final_Project_deploy/HDC.cpp:41) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.373 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_7' (AAHLS_Final_Project_deploy/HDC.cpp:49:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_48_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_9' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55) and 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' (loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:75) and 'select' operation ('select_ln68_1', AAHLS_Final_Project_deploy/HDC.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' is 16387 from HDL expression: (~((ap_start_int == 1'b0) | ((1'b0 == IM_TVALID) & (icmp_ln15_fu_136_p2 == 1'd0))) & (icmp_ln15_fu_136_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_42_8192_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' pipeline 'VITIS_LOOP_40_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline 'VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 1.373 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.598 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.009 seconds; current allocated memory: 1.373 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 23.876 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 4 seconds. Total elapsed time: 29.443 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.128 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:85:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:18)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:70:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:6)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.228 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (AAHLS_Final_Project_deploy/HDC.cpp:41) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34) in function 'hdc_maxi' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 23 for loop 'VITIS_LOOP_34_4' in function 'hdc_maxi'.
WARNING: [XFORM 203-561] Updating loop lower bound from 24 to 23 for loop 'VITIS_LOOP_34_4' in function 'hdc_maxi'.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.382 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_7' (AAHLS_Final_Project_deploy/HDC.cpp:49:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_48_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_9' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_34_4' (loop 'VITIS_LOOP_34_4'): Unable to schedule 'store' operation ('ngram_addr_write_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ngram'.
WARNING: [HLS 200-885] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_34_4' (loop 'VITIS_LOOP_34_4'): Unable to schedule 'store' operation ('ngram_addr_2_write_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ngram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_34_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55) and 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' (loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:75) and 'select' operation ('select_ln68_1', AAHLS_Final_Project_deploy/HDC.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' is 16387 from HDL expression: (~((ap_start_int == 1'b0) | ((1'b0 == IM_TVALID) & (icmp_ln15_fu_136_p2 == 1'd0))) & (icmp_ln15_fu_136_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_42_8192_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' pipeline 'VITIS_LOOP_40_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline 'VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.382 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.552 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.468 seconds; current allocated memory: 1.382 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 25.414 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 4 seconds. Total elapsed time: 29.847 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.437 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.868 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.176 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:86:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51:25) in function 'hdc_maxi' partially with a factor of 4 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:6)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.487 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (AAHLS_Final_Project_deploy/HDC.cpp:41) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.380 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_7' (AAHLS_Final_Project_deploy/HDC.cpp:49:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_48_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_9' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55) and 'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' is 16387 from HDL expression: (~((ap_start_int == 1'b0) | ((1'b0 == IM_TVALID) & (icmp_ln15_fu_136_p2 == 1'd0))) & (icmp_ln15_fu_136_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_42_8192_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' pipeline 'VITIS_LOOP_40_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline 'VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 1.380 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.354 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 28.102 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 4 seconds. Total elapsed time: 32.72 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.402 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:86:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51:25) in function 'hdc_maxi' partially with a factor of 2 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:6)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.339 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (AAHLS_Final_Project_deploy/HDC.cpp:41) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 1.383 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_7' (AAHLS_Final_Project_deploy/HDC.cpp:49:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_48_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_9' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' is 16387 from HDL expression: (~((ap_start_int == 1'b0) | ((1'b0 == IM_TVALID) & (icmp_ln15_fu_136_p2 == 1'd0))) & (icmp_ln15_fu_136_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_42_8192_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' pipeline 'VITIS_LOOP_40_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline 'VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.383 GB.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.262 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.245 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 26.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 4 seconds. Total elapsed time: 30.582 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 63.772 seconds; peak allocated memory: 1.380 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 828.348 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 834.333 seconds; peak allocated memory: 1.373 GB.
