#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat Sep 26 12:22:18 2015
# Process ID: 23155
# Log file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.log
# Journal file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.xpr
update_compile_order -fileset sim_1
open_bd_design {/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd}
startgroup
create_bd_port -dir O -type rst FCLK_RESET0_N_1
connect_bd_net [get_bd_pins /ps/FCLK_RESET0_N] [get_bd_ports FCLK_RESET0_N_1]
endgroup
delete_bd_objs [get_bd_nets FCLK_RESET0_N_1]
delete_bd_objs [get_bd_ports FCLK_RESET0_N]
delete_bd_objs [get_bd_nets ps_FCLK_RESET0_N] [get_bd_ports FCLK_RESET0_N_1]
startgroup
create_bd_port -dir O -type rst FCLK_RESET0_N
connect_bd_net [get_bd_pins /ps/FCLK_RESET0_N] [get_bd_ports FCLK_RESET0_N]
endgroup
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins axi/ARESETN] [get_bd_pins ps/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins axi/S00_ARESETN] [get_bd_pins ps/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi/M00_ARESETN] [get_bd_pins ps/FCLK_RESET1_N]
delete_bd_objs [get_bd_nets M00_ARESETN_1]
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins axi/M00_ARESETN] [get_bd_pins ps/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins hp1/m_axi_aresetn] [get_bd_pins ps/FCLK_RESET0_N]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
write_bd_tcl /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl
validate_bd_design
remove_files /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/imports/hdl/zynq_ps_wrapper.vhd
file delete -force /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/imports/hdl/zynq_ps_wrapper.vhd
update_compile_order -fileset sim_1
make_wrapper -files [get_files /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd] -top
add_files -norecurse /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps_wrapper.vhd
update_compile_order -fileset sim_1
reset_target all [get_files  /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd]
generate_target all [get_files  /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd]
write_bd_tcl /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl
