#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fec9e704fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x7fec9e705120 .scope module, "ether_4" "ether_4" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "ether_rxd";
    .port_info 4 /INPUT 1 "ether_crsdv";
    .port_info 5 /OUTPUT 2401 "m00_axis_tdata";
    .port_info 6 /OUTPUT 1 "m00_axis_tvalid";
    .port_info 7 /OUTPUT 32 "debug";
P_0x6000031a8180 .param/l "FRC_CODE" 1 3 19, C4<00111000111110110010001010000100>;
P_0x6000031a81c0 .param/l "MAC_ADDRESS" 1 3 20, C4<101111101110111111011110101011011111111011111110>;
P_0x6000031a8200 .param/l "SFD_CODE" 1 3 18, C4<11010101>;
enum0x600002aa8280 .enum4 (4)
   "IDLE" 4'b0000,
   "SFD" 4'b0001,
   "DESTINATION" 4'b0010,
   "SOURCE" 4'b0011,
   "LENGTH" 4'b0100,
   "DATA_STREAM" 4'b0101,
   "CRC" 4'b0110,
   "FAULTY" 4'b0111
 ;
L_0x600002fa8540 .functor NOT 1, v0x6000036a5050_0, C4<0>, C4<0>, C4<0>;
L_0x600002fa85b0 .functor NOT 1, v0x6000036a5440_0, C4<0>, C4<0>, C4<0>;
L_0x600002fa8620 .functor AND 1, L_0x600002fa8540, L_0x600002fa85b0, C4<1>, C4<1>;
o0x7fec9f8328d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600002fa8690 .functor OR 1, o0x7fec9f8328d8, L_0x600002fa8620, C4<0>, C4<0>;
L_0x600002fa8700 .functor AND 1, v0x6000036a5440_0, L_0x6000035a0500, C4<1>, C4<1>;
L_0x600002fa8770 .functor AND 1, L_0x600002fa8700, L_0x6000035a05a0, C4<1>, C4<1>;
L_0x600002fa87e0 .functor BUFZ 2401, v0x6000036a5170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000036a47e0_0 .net *"_ivl_11", 0 0, L_0x6000035a03c0;  1 drivers
v0x6000036a4870_0 .net *"_ivl_14", 0 0, L_0x600002fa8540;  1 drivers
v0x6000036a4900_0 .net *"_ivl_16", 0 0, L_0x600002fa85b0;  1 drivers
v0x6000036a4990_0 .net *"_ivl_19", 0 0, L_0x600002fa8620;  1 drivers
L_0x7fec9f863098 .functor BUFT 1, C4<00111000111110110010001010000100>, C4<0>, C4<0>, C4<0>;
v0x6000036a4a20_0 .net/2u *"_ivl_22", 31 0, L_0x7fec9f863098;  1 drivers
v0x6000036a4ab0_0 .net *"_ivl_27", 0 0, L_0x600002fa8700;  1 drivers
L_0x7fec9f8630e0 .functor BUFT 1, C4<101111101110111111011110101011011111111011111110>, C4<0>, C4<0>, C4<0>;
v0x6000036a4b40_0 .net/2u *"_ivl_28", 47 0, L_0x7fec9f8630e0;  1 drivers
L_0x7fec9f863008 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000036a4bd0_0 .net *"_ivl_3", 27 0, L_0x7fec9f863008;  1 drivers
v0x6000036a4c60_0 .net *"_ivl_30", 0 0, L_0x6000035a05a0;  1 drivers
v0x6000036a4cf0_0 .net *"_ivl_5", 0 0, L_0x6000035a01e0;  1 drivers
v0x6000036a4d80_0 .net *"_ivl_7", 0 0, L_0x6000035a0280;  1 drivers
v0x6000036a4e10_0 .net *"_ivl_9", 0 0, L_0x6000035a0320;  1 drivers
v0x6000036a4ea0_0 .var "bit_count", 4 0;
v0x6000036a4f30_0 .var "byte_count", 11 0;
o0x7fec9f832128 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036a4fc0_0 .net "clk", 0 0, o0x7fec9f832128;  0 drivers
v0x6000036a5050_0 .var "crc_input_valid", 0 0;
v0x6000036a50e0_0 .var "curr_byte", 7 0;
v0x6000036a5170_0 .var "data", 2400 0;
v0x6000036a5200_0 .var "data_length", 15 0;
v0x6000036a5290_0 .net "data_uncorrupted", 0 0, L_0x6000035a0500;  1 drivers
v0x6000036a5320_0 .net "debug", 31 0, L_0x6000035a0140;  1 drivers
v0x6000036a53b0_0 .var "destination_address", 47 0;
v0x6000036a5440_0 .var "end_of_frame", 0 0;
o0x7fec9f8327b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036a54d0_0 .net "ether_crsdv", 0 0, o0x7fec9f8327b8;  0 drivers
o0x7fec9f8327e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x6000036a5560_0 .net "ether_rxd", 3 0, o0x7fec9f8327e8;  0 drivers
v0x6000036a55f0_0 .net "frame_check_sequence", 31 0, L_0x600002fa84d0;  1 drivers
v0x6000036a5680_0 .net "m00_axis_tdata", 2400 0, L_0x600002fa87e0;  1 drivers
v0x6000036a5710_0 .net "m00_axis_tvalid", 0 0, L_0x600002fa8770;  1 drivers
v0x6000036a57a0_0 .var "old", 0 0;
v0x6000036a5830_0 .var "preamble_count", 5 0;
v0x6000036a58c0_0 .net "rst", 0 0, o0x7fec9f8328d8;  0 drivers
o0x7fec9f832218 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036a5950_0 .net "rx_clk", 0 0, o0x7fec9f832218;  0 drivers
v0x6000036a59e0_0 .var "source_address", 47 0;
v0x6000036a5a70_0 .var "state", 3 0;
v0x6000036a5b00_0 .var "test", 7 0;
L_0x6000035a0140 .concat [ 4 28 0 0], v0x6000036a5a70_0, L_0x7fec9f863008;
L_0x6000035a01e0 .part o0x7fec9f8327e8, 0, 1;
L_0x6000035a0280 .part o0x7fec9f8327e8, 1, 1;
L_0x6000035a0320 .part o0x7fec9f8327e8, 2, 1;
L_0x6000035a03c0 .part o0x7fec9f8327e8, 3, 1;
L_0x6000035a0460 .concat [ 1 1 1 1], L_0x6000035a03c0, L_0x6000035a0320, L_0x6000035a0280, L_0x6000035a01e0;
L_0x6000035a0500 .cmp/eq 32, L_0x600002fa84d0, L_0x7fec9f863098;
L_0x6000035a05a0 .cmp/eq 48, v0x6000036a53b0_0, L_0x7fec9f8630e0;
S_0x7fec9e705620 .scope module, "checksum" "crc32" 3 44, 4 1 0, S_0x7fec9e705120;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "axiid";
    .port_info 1 /INPUT 1 "axiiv";
    .port_info 2 /OUTPUT 1 "axiov";
    .port_info 3 /OUTPUT 32 "axiod";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rx_clk";
L_0x600002fa8380 .functor NOT 1, v0x6000036a45a0_0, C4<0>, C4<0>, C4<0>;
L_0x600002fa83f0 .functor AND 1, v0x6000036a5050_0, L_0x600002fa8380, C4<1>, C4<1>;
L_0x600002fa8460 .functor AND 1, L_0x600002fa83f0, o0x7fec9f832218, C4<1>, C4<1>;
L_0x600002fa84d0 .functor NOT 32, v0x6000036a4510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000036a4090_0 .net *"_ivl_2", 0 0, L_0x600002fa8380;  1 drivers
v0x6000036a4120_0 .net *"_ivl_5", 0 0, L_0x600002fa83f0;  1 drivers
v0x6000036a41b0_0 .net "axiid", 3 0, L_0x6000035a0460;  1 drivers
v0x6000036a4240_0 .net "axiiv", 0 0, v0x6000036a5050_0;  1 drivers
v0x6000036a42d0_0 .net "axiod", 31 0, L_0x600002fa84d0;  alias, 1 drivers
L_0x7fec9f863050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000036a4360_0 .net "axiov", 0 0, L_0x7fec9f863050;  1 drivers
v0x6000036a43f0_0 .net "clk", 0 0, o0x7fec9f832128;  alias, 0 drivers
v0x6000036a4480_0 .var "lfsr_c", 31 0;
v0x6000036a4510_0 .var "lfsr_q", 31 0;
v0x6000036a45a0_0 .var "old", 0 0;
v0x6000036a4630_0 .net "rst", 0 0, L_0x600002fa8690;  1 drivers
v0x6000036a46c0_0 .net "rx_clk", 0 0, o0x7fec9f832218;  alias, 0 drivers
v0x6000036a4750_0 .net "valid", 0 0, L_0x600002fa8460;  1 drivers
E_0x6000011a2040 .event posedge, v0x6000036a43f0_0;
E_0x6000011a2080 .event anyedge, v0x6000036a4510_0, v0x6000036a41b0_0;
S_0x7fec9e705790 .scope begin, "stateMachine" "stateMachine" 3 76, 3 76 0, S_0x7fec9e705120;
 .timescale -9 -12;
S_0x7fec9e7054b0 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 5 1;
 .timescale -9 -12;
    .scope S_0x7fec9e705620;
T_0 ;
    %wait E_0x6000011a2080;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 18, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 19, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 22, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 23, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 24, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x6000036a41b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 26, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %load/vec4 v0x6000036a4510_0;
    %parti/s 1, 27, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036a4480_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fec9e705620;
T_1 ;
    %wait E_0x6000011a2040;
    %load/vec4 v0x6000036a46c0_0;
    %assign/vec4 v0x6000036a45a0_0, 0;
    %load/vec4 v0x6000036a4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x6000036a4510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000036a4750_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x6000036a4480_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x6000036a4510_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x6000036a4510_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fec9e705120;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036a5050_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036a5a70_0, 0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000036a4f30_0, 0, 12;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000036a4ea0_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000036a5830_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000036a50e0_0, 0, 8;
    %pushi/vec4 0, 0, 2401;
    %store/vec4 v0x6000036a5170_0, 0, 2401;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036a5440_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000036a59e0_0, 0, 48;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000036a53b0_0, 0, 48;
    %end;
    .thread T_2;
    .scope S_0x7fec9e705120;
T_3 ;
    %wait E_0x6000011a2040;
    %fork t_1, S_0x7fec9e705790;
    %jmp t_0;
    .scope S_0x7fec9e705790;
t_1 ;
    %load/vec4 v0x6000036a5950_0;
    %assign/vec4 v0x6000036a57a0_0, 0;
    %load/vec4 v0x6000036a5950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v0x6000036a57a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6000036a58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000036a5830_0, 0;
    %pushi/vec4 0, 0, 2401;
    %assign/vec4 v0x6000036a5170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036a50e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000036a59e0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000036a53b0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x6000036a5a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.5 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x6000036a5560_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0x6000036a5830_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000036a5830_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x6000036a5830_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000036a5830_0, 0;
T_3.19 ;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000036a5830_0, 0;
T_3.17 ;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000036a5830_0, 0;
T_3.15 ;
    %load/vec4 v0x6000036a5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5440_0, 0;
T_3.20 ;
    %jmp T_3.13;
T_3.6 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x6000036a5560_0;
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a50e0_0, 0;
    %load/vec4 v0x6000036a4ea0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x6000036a5560_0;
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 213, 0, 8;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
T_3.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x6000036a4ea0_0;
    %addi 4, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
T_3.25 ;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036a5a70_0, 0, 4;
T_3.23 ;
    %jmp T_3.13;
T_3.7 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x6000036a5560_0;
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a50e0_0, 0;
    %load/vec4 v0x6000036a4ea0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v0x6000036a4f30_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.32, 4;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 40, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 3203391149, 0, 32;
    %concati/vec4 65278, 0, 16;
    %cmp/e;
    %jmp/0xz  T_3.34, 4;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 40, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a53b0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000036a53b0_0, 0;
T_3.35 ;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0x6000036a4f30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 2393, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a5170_0, 0;
T_3.33 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x6000036a4ea0_0;
    %addi 4, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
T_3.31 ;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036a5a70_0, 0, 4;
T_3.29 ;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.36, 4;
    %load/vec4 v0x6000036a5560_0;
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a50e0_0, 0;
    %load/vec4 v0x6000036a4ea0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.38, 4;
    %load/vec4 v0x6000036a4f30_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.40, 4;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 40, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a59e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x6000036a4f30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 2393, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a5170_0, 0;
T_3.41 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v0x6000036a4ea0_0;
    %addi 4, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
T_3.39 ;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036a5a70_0, 0, 4;
T_3.37 ;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.42, 4;
    %load/vec4 v0x6000036a5560_0;
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a50e0_0, 0;
    %load/vec4 v0x6000036a4ea0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.44, 4;
    %load/vec4 v0x6000036a4f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.46, 4;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a5200_0, 0;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %cmpi/u 300, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
T_3.49 ;
    %pushi/vec4 0, 0, 2401;
    %assign/vec4 v0x6000036a5170_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x6000036a4f30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 2393, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a5170_0, 0;
T_3.47 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000036a4ea0_0;
    %addi 4, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
T_3.45 ;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036a5a70_0, 0, 4;
T_3.43 ;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.50, 4;
    %load/vec4 v0x6000036a5560_0;
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a50e0_0, 0;
    %load/vec4 v0x6000036a4ea0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.52, 4;
    %load/vec4 v0x6000036a4f30_0;
    %pad/u 32;
    %load/vec4 v0x6000036a5200_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.54, 4;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 2393, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a5170_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x6000036a4f30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %load/vec4 v0x6000036a5170_0;
    %parti/s 2393, 0, 2;
    %load/vec4 v0x6000036a5560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036a50e0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000036a5170_0, 0;
T_3.55 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x6000036a4ea0_0;
    %addi 4, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
T_3.53 ;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036a5a70_0, 0, 4;
T_3.51 ;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.56, 4;
    %load/vec4 v0x6000036a4ea0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.58, 4;
    %load/vec4 v0x6000036a4f30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.60, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000036a5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x6000036a4f30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
T_3.61 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
    %jmp T_3.59;
T_3.58 ;
    %load/vec4 v0x6000036a4ea0_0;
    %addi 4, 0, 5;
    %assign/vec4 v0x6000036a4ea0_0, 0;
T_3.59 ;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036a5a70_0, 0, 4;
T_3.57 ;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000036a5a70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000036a4f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036a5050_0, 0;
T_3.62 ;
    %load/vec4 v0x6000036a54d0_0;
    %pad/u 8;
    %assign/vec4 v0x6000036a5b00_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.4 ;
T_3.0 ;
    %end;
    .scope S_0x7fec9e705120;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fec9e7054b0;
T_4 ;
    %vpi_call/w 5 3 "$dumpfile", "/Users/seblohier/6.S965/finalproject/6.S965Final/sim/sim_build/ether_4.fst" {0 0 0};
    %vpi_call/w 5 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fec9e705120 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/Users/seblohier/6.S965/finalproject/6.S965Final/hdl/ether_4.sv";
    "/Users/seblohier/6.S965/finalproject/6.S965Final/hdl/crc32_4.sv";
    "/Users/seblohier/6.S965/finalproject/6.S965Final/sim/sim_build/cocotb_iverilog_dump.v";
