## ToDo:

- different RAMs
- RAM read/write rights
- create ASIC dependet hardware on generation and not with defines in verilog
- Trigger
- modify rfg script for simple usage
	- add some example scripts
	- test a huge registerfile with the example script
- update html-generator
- update rfs_to_rfg Tool
- add unit-test for RF_Wrapper
- add automatic unit-testing
- add unit-test for RF.rf
- registerfile_template Registerfunction function divide by counter register and "normal" register
- test aligner with new addressing scheme
- rewrite checker 