#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sat Nov 25 19:17:30 2017
# Process ID: 7572
# Log file: G:/vhdl/thcomips/planAhead_run_1/planAhead.log
# Journal file: G:/vhdl/thcomips/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source G:/vhdl/thcomips/pa.fromNetlist.tcl
startgroup
set_property package_pin M14 [get_ports {inout_RAM1_DATA[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {inout_RAM1_DATA[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {inout_RAM1_DATA[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {inout_RAM1_DATA[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {inout_RAM1_DATA[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {inout_RAM1_DATA[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {inout_RAM1_DATA[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {inout_RAM1_DATA[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {inout_RAM1_DATA[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {inout_RAM1_DATA[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {inout_RAM1_DATA[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {inout_RAM1_DATA[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {inout_RAM1_DATA[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {inout_RAM1_DATA[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {inout_RAM1_DATA[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {inout_RAM1_DATA[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {output_RAM1[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {output_RAM1[17]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {output_RAM1[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {output_RAM1[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {output_RAM1[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {output_RAM1[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {output_RAM1[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {output_RAM1[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {output_RAM1[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {output_RAM1[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {output_RAM1[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {output_RAM1[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {output_RAM1[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {output_RAM1[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {output_RAM1[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {output_RAM1[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {output_RAM1[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {output_RAM1[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {output_RAM1[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {output_RAM1[0]}]
endgroup
startgroup
set_property package_pin A16 [get_ports data_ready]
endgroup
startgroup
set_property package_pin M15 [get_ports ram1EN]
endgroup
startgroup
set_property package_pin M18 [get_ports ram1OE]
endgroup
startgroup
set_property package_pin M16 [get_ports ram1OE]
endgroup
startgroup
set_property package_pin M18 [get_ports ram1WE]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin D14 [get_ports sys_clk]
endgroup
startgroup
set_property package_pin N9 [get_ports tbre]
endgroup
startgroup
set_property package_pin U5 [get_ports tsre]
endgroup
startgroup
set_property package_pin B8 [get_ports sys_clk]
endgroup
startgroup
set_property package_pin D14 [get_ports tbre]
endgroup
startgroup
set_property package_pin N9 [get_ports tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
save_constraints
