// Seed: 56011592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri1 id_11
);
  assign id_6 = id_4;
  assign id_0 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  genvar id_14;
endmodule
