QuestaSim-64 qrun 2024.3_1 Utility 2024.10 Oct 17 2024
Start time: 11:17:56 on Aug 29,2025
qrun -batch -access=rw+/. -timescale 1ns/1ns -mfcu design.sv testbench.sv -voptargs="+acc=npr" -do "run.do" 
Creating library 'qrun.out/work'.
QuestaSim-64 vlog 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 11:17:56 on Aug 29,2025
vlog -timescale 1ns/1ns -mfcu design.sv testbench.sv -work qrun.out/work -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr 
-- Compiling module fifo2axis
-- Compiling module bit_reverse_accel_regslice_both
-- Compiling module bit_reverse_accel
-- Compiling module axis2fifo
-- Compiling module design_1
-- Compiling module bitreversal
-- Compiling module tb_bitreversal

Top level modules:
	tb_bitreversal
End time: 11:17:56 on Aug 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vopt 2024.3_1 Compiler 2024.10 Oct 17 2024
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
Start time: 11:17:56 on Aug 29,2025
vopt -access=rw+/. -timescale 1ns/1ns -mfcu "+acc=npr" -findtoplevels qrun.out/work+1+ -work qrun.out/work -statslog qrun.out/stats_log -csession=incr -o qrun_opt -csessionid=2 

Top level modules:
	tb_bitreversal

Analyzing design...
-- Loading module tb_bitreversal
-- Loading module bitreversal
-- Loading module design_1
-- Loading module axis2fifo
-- Loading module bit_reverse_accel
-- Loading module bit_reverse_accel_regslice_both
-- Loading module fifo2axis
Optimizing 9 design-units (inlining 0/14 module instances):
-- Optimizing module bit_reverse_accel(fast)
-- Optimizing module bit_reverse_accel_regslice_both(fast)
-- Optimizing module bit_reverse_accel_regslice_both(fast__1)
-- Optimizing module bit_reverse_accel_regslice_both(fast__2)
-- Optimizing module fifo2axis(fast)
-- Optimizing module bitreversal(fast)
-- Optimizing module axis2fifo(fast)
-- Optimizing module design_1(fast)
** Warning: design_1.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'bit_reverse_accel_1'.  Expected 14, found 12.
** Warning: design_1.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_TSTRB'.
** Warning: design_1.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_TKEEP'.
-- Optimizing module tb_bitreversal(fast)
Optimized design name is qrun_opt
End time: 11:17:56 on Aug 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 4
# vsim -batch -lib qrun.out/work -do "run.do" -statslog qrun.out/stats_log qrun_opt -appendlog -l qrun.log 
# Start time: 11:17:56 on Aug 29,2025
# //  Questa Sim-64
# //  Version 2024.3_1 linux_x86_64 Oct 17 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb_bitreversal(fast)
# Loading work.bitreversal(fast)
# Loading work.design_1(fast)
# Loading work.axis2fifo(fast)
# Loading work.bit_reverse_accel(fast)
# Loading work.bit_reverse_accel_regslice_both(fast)
# Loading work.bit_reverse_accel_regslice_both(fast__1)
# Loading work.bit_reverse_accel_regslice_both(fast__2)
# Loading work.fifo2axis(fast)
# 
# do run.do
# t=0 din=xxxxxxxx dout=xxxxxxxx done=0
# t=20000 din=12153524 dout=xxxxxxxx done=0
# t=90000 din=c0895e81 dout=xxxxxxxx done=0
# t=160000 din=8484d609 dout=xxxxxxxx done=0
# t=230000 din=b1f05663 dout=xxxxxxxx done=0
# t=350000 din=b1f05663 dout=xxxxxxxx done=1
# t=380000 din=b1f05663 dout=24aca848 done=1
# t=690000 din=b1f05663 dout=817a9103 done=1
# t=1000000 din=b1f05663 dout=906b2121 done=1
# t=1310000 din=b1f05663 dout=c66a0f8d done=1
# t=1320000 din=b1f05663 dout=xxxxxxxx done=0
# ** Note: $finish    : testbench.sv(73)
#    Time: 1690 ns  Iteration: 0  Instance: /tb_bitreversal
# End time: 11:17:57 on Aug 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
End time: 11:17:57 on Aug 29,2025, Elapsed time: 0:00:01
*** Summary *********************************************
    qrun: Errors:   0, Warnings:   0
    vlog: Errors:   0, Warnings:   0
    vopt: Errors:   0, Warnings:   4
    vsim: Errors:   0, Warnings:   0
  Totals: Errors:   0, Warnings:   4
