
stm32_altMCU_Code_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006834  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080069c4  080069c4  000169c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a4c  08006a4c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006a4c  08006a4c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006a4c  08006a4c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a4c  08006a4c  00016a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a50  08006a50  00016a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006a54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024c4  20000010  08006a64  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024d4  08006a64  000224d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ad6b  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004e4e  00000000  00000000  0004adab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00017d62  00000000  00000000  0004fbf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001990  00000000  00000000  00067960  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000019f0  00000000  00000000  000692f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00016811  00000000  00000000  0006ace0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00018aab  00000000  00000000  000814f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00082805  00000000  00000000  00099f9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0011c7a1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048b4  00000000  00000000  0011c81c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080069ac 	.word	0x080069ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	080069ac 	.word	0x080069ac

080001d0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001d0:	b500      	push	{lr}
 80001d2:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 80001d4:	2300      	movs	r3, #0
 80001d6:	9300      	str	r3, [sp, #0]
 80001d8:	9301      	str	r3, [sp, #4]
 80001da:	9302      	str	r3, [sp, #8]
 80001dc:	9303      	str	r3, [sp, #12]
 80001de:	9304      	str	r3, [sp, #16]
 80001e0:	9305      	str	r3, [sp, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80001e2:	4826      	ldr	r0, [pc, #152]	; (800027c <MX_ADC1_Init+0xac>)
 80001e4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80001e8:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80001ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80001ee:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80001f0:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80001f2:	2201      	movs	r2, #1
 80001f4:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80001f6:	7642      	strb	r2, [r0, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001f8:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80001fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000200:	62c1      	str	r1, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 8000202:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000206:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000208:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 3;
 800020a:	2103      	movs	r1, #3
 800020c:	61c1      	str	r1, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800020e:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000212:	2208      	movs	r2, #8
 8000214:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000216:	7603      	strb	r3, [r0, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000218:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021a:	f001 f835 	bl	8001288 <HAL_ADC_Init>
 800021e:	bb08      	cbnz	r0, 8000264 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000220:	2301      	movs	r3, #1
 8000222:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000224:	9301      	str	r3, [sp, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000226:	2300      	movs	r3, #0
 8000228:	9303      	str	r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 800022a:	2205      	movs	r2, #5
 800022c:	9202      	str	r2, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800022e:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8000230:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000232:	4669      	mov	r1, sp
 8000234:	4811      	ldr	r0, [pc, #68]	; (800027c <MX_ADC1_Init+0xac>)
 8000236:	f001 f9e5 	bl	8001604 <HAL_ADC_ConfigChannel>
 800023a:	b9b0      	cbnz	r0, 800026a <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800023c:	2302      	movs	r3, #2
 800023e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000240:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000242:	4669      	mov	r1, sp
 8000244:	480d      	ldr	r0, [pc, #52]	; (800027c <MX_ADC1_Init+0xac>)
 8000246:	f001 f9dd 	bl	8001604 <HAL_ADC_ConfigChannel>
 800024a:	b988      	cbnz	r0, 8000270 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800024c:	230b      	movs	r3, #11
 800024e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000250:	2303      	movs	r3, #3
 8000252:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000254:	4669      	mov	r1, sp
 8000256:	4809      	ldr	r0, [pc, #36]	; (800027c <MX_ADC1_Init+0xac>)
 8000258:	f001 f9d4 	bl	8001604 <HAL_ADC_ConfigChannel>
 800025c:	b958      	cbnz	r0, 8000276 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
  }

}
 800025e:	b007      	add	sp, #28
 8000260:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000264:	f000 fabe 	bl	80007e4 <Error_Handler>
 8000268:	e7da      	b.n	8000220 <MX_ADC1_Init+0x50>
    Error_Handler();
 800026a:	f000 fabb 	bl	80007e4 <Error_Handler>
 800026e:	e7e5      	b.n	800023c <MX_ADC1_Init+0x6c>
    Error_Handler();
 8000270:	f000 fab8 	bl	80007e4 <Error_Handler>
 8000274:	e7ea      	b.n	800024c <MX_ADC1_Init+0x7c>
    Error_Handler();
 8000276:	f000 fab5 	bl	80007e4 <Error_Handler>
}
 800027a:	e7f0      	b.n	800025e <MX_ADC1_Init+0x8e>
 800027c:	200020c4 	.word	0x200020c4

08000280 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000280:	b530      	push	{r4, r5, lr}
 8000282:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000284:	2300      	movs	r3, #0
 8000286:	9303      	str	r3, [sp, #12]
 8000288:	9304      	str	r3, [sp, #16]
 800028a:	9305      	str	r3, [sp, #20]
 800028c:	9306      	str	r3, [sp, #24]
 800028e:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8000290:	6803      	ldr	r3, [r0, #0]
 8000292:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000296:	d001      	beq.n	800029c <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000298:	b009      	add	sp, #36	; 0x24
 800029a:	bd30      	pop	{r4, r5, pc}
 800029c:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 800029e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80002a2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80002a6:	695a      	ldr	r2, [r3, #20]
 80002a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80002ac:	615a      	str	r2, [r3, #20]
 80002ae:	695a      	ldr	r2, [r3, #20]
 80002b0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80002b4:	9200      	str	r2, [sp, #0]
 80002b6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002b8:	695a      	ldr	r2, [r3, #20]
 80002ba:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80002be:	615a      	str	r2, [r3, #20]
 80002c0:	695a      	ldr	r2, [r3, #20]
 80002c2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80002c6:	9201      	str	r2, [sp, #4]
 80002c8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ca:	695a      	ldr	r2, [r3, #20]
 80002cc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80002d0:	615a      	str	r2, [r3, #20]
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80002d8:	9302      	str	r3, [sp, #8]
 80002da:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = TP_AFE_OUT_Pin|TP_NOSE_THERMISTOR_Pin;
 80002dc:	2503      	movs	r5, #3
 80002de:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002e0:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e2:	a903      	add	r1, sp, #12
 80002e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002e8:	f001 fcac 	bl	8001c44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TP_THERMISTOR_Pin;
 80002ec:	2301      	movs	r3, #1
 80002ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002f0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f2:	2500      	movs	r5, #0
 80002f4:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(TP_THERMISTOR_GPIO_Port, &GPIO_InitStruct);
 80002f6:	a903      	add	r1, sp, #12
 80002f8:	480d      	ldr	r0, [pc, #52]	; (8000330 <HAL_ADC_MspInit+0xb0>)
 80002fa:	f001 fca3 	bl	8001c44 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80002fe:	480d      	ldr	r0, [pc, #52]	; (8000334 <HAL_ADC_MspInit+0xb4>)
 8000300:	4b0d      	ldr	r3, [pc, #52]	; (8000338 <HAL_ADC_MspInit+0xb8>)
 8000302:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000304:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000306:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000308:	2380      	movs	r3, #128	; 0x80
 800030a:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800030c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000310:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000312:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000316:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000318:	6185      	str	r5, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800031a:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800031c:	f001 fb8e 	bl	8001a3c <HAL_DMA_Init>
 8000320:	b918      	cbnz	r0, 800032a <HAL_ADC_MspInit+0xaa>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000322:	4b04      	ldr	r3, [pc, #16]	; (8000334 <HAL_ADC_MspInit+0xb4>)
 8000324:	63a3      	str	r3, [r4, #56]	; 0x38
 8000326:	625c      	str	r4, [r3, #36]	; 0x24
}
 8000328:	e7b6      	b.n	8000298 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 800032a:	f000 fa5b 	bl	80007e4 <Error_Handler>
 800032e:	e7f8      	b.n	8000322 <HAL_ADC_MspInit+0xa2>
 8000330:	48000400 	.word	0x48000400
 8000334:	20002114 	.word	0x20002114
 8000338:	40020008 	.word	0x40020008

0800033c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800033c:	b500      	push	{lr}
 800033e:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000340:	4b0a      	ldr	r3, [pc, #40]	; (800036c <MX_DMA_Init+0x30>)
 8000342:	695a      	ldr	r2, [r3, #20]
 8000344:	f042 0201 	orr.w	r2, r2, #1
 8000348:	615a      	str	r2, [r3, #20]
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	f003 0301 	and.w	r3, r3, #1
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000354:	2200      	movs	r2, #0
 8000356:	2105      	movs	r1, #5
 8000358:	200b      	movs	r0, #11
 800035a:	f001 fb05 	bl	8001968 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800035e:	200b      	movs	r0, #11
 8000360:	f001 fb36 	bl	80019d0 <HAL_NVIC_EnableIRQ>

}
 8000364:	b003      	add	sp, #12
 8000366:	f85d fb04 	ldr.w	pc, [sp], #4
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000

08000370 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000370:	b570      	push	{r4, r5, r6, lr}
 8000372:	b09c      	sub	sp, #112	; 0x70
  /* creation of defaultTask */
//  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
    const osThreadAttr_t thermopileTask_attributes = {
 8000374:	2520      	movs	r5, #32
 8000376:	462a      	mov	r2, r5
 8000378:	2100      	movs	r1, #0
 800037a:	a814      	add	r0, sp, #80	; 0x50
 800037c:	f006 fb0d 	bl	800699a <memset>
 8000380:	4b22      	ldr	r3, [pc, #136]	; (800040c <MX_FREERTOS_Init+0x9c>)
 8000382:	9313      	str	r3, [sp, #76]	; 0x4c
 8000384:	f44f 7680 	mov.w	r6, #256	; 0x100
 8000388:	9618      	str	r6, [sp, #96]	; 0x60
 800038a:	2418      	movs	r4, #24
 800038c:	9419      	str	r4, [sp, #100]	; 0x64
    .name = "thermopileTask",
    .priority = (osPriority_t) osPriorityNormal,
    .stack_size = 256
  };
    thermopileTaskHandle = osThreadNew(ThermopileTask, NULL, &thermopileTask_attributes);
 800038e:	aa13      	add	r2, sp, #76	; 0x4c
 8000390:	2100      	movs	r1, #0
 8000392:	481f      	ldr	r0, [pc, #124]	; (8000410 <MX_FREERTOS_Init+0xa0>)
 8000394:	f004 f8a8 	bl	80044e8 <osThreadNew>
 8000398:	4b1e      	ldr	r3, [pc, #120]	; (8000414 <MX_FREERTOS_Init+0xa4>)
 800039a:	6018      	str	r0, [r3, #0]

//
  const osThreadAttr_t masterThreadTask_attributes = {
 800039c:	462a      	mov	r2, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	a80b      	add	r0, sp, #44	; 0x2c
 80003a2:	f006 fafa 	bl	800699a <memset>
 80003a6:	4b1c      	ldr	r3, [pc, #112]	; (8000418 <MX_FREERTOS_Init+0xa8>)
 80003a8:	930a      	str	r3, [sp, #40]	; 0x28
 80003aa:	960f      	str	r6, [sp, #60]	; 0x3c
 80003ac:	9410      	str	r4, [sp, #64]	; 0x40
        .name = "masterThreadTask",
        .priority = (osPriority_t) osPriorityNormal,
        .stack_size = 256
      };
  masterThreadTaskHandle = osThreadNew(MasterThreadTask, NULL, &masterThreadTask_attributes);
 80003ae:	aa0a      	add	r2, sp, #40	; 0x28
 80003b0:	2100      	movs	r1, #0
 80003b2:	481a      	ldr	r0, [pc, #104]	; (800041c <MX_FREERTOS_Init+0xac>)
 80003b4:	f004 f898 	bl	80044e8 <osThreadNew>
 80003b8:	4b19      	ldr	r3, [pc, #100]	; (8000420 <MX_FREERTOS_Init+0xb0>)
 80003ba:	6018      	str	r0, [r3, #0]
//
  const osThreadAttr_t sendMsgToMainTask_attributes = {
 80003bc:	462a      	mov	r2, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	a802      	add	r0, sp, #8
 80003c2:	f006 faea 	bl	800699a <memset>
 80003c6:	4b17      	ldr	r3, [pc, #92]	; (8000424 <MX_FREERTOS_Init+0xb4>)
 80003c8:	9301      	str	r3, [sp, #4]
 80003ca:	2380      	movs	r3, #128	; 0x80
 80003cc:	9306      	str	r3, [sp, #24]
 80003ce:	9407      	str	r4, [sp, #28]
          .name = "sendMsgToMainTask",
          .priority = (osPriority_t) osPriorityNormal,
          .stack_size = 128
        };
  sendMsgToMainTaskHandle = osThreadNew(SendPacketToMainTask, NULL, &sendMsgToMainTask_attributes);
 80003d0:	aa01      	add	r2, sp, #4
 80003d2:	2100      	movs	r1, #0
 80003d4:	4814      	ldr	r0, [pc, #80]	; (8000428 <MX_FREERTOS_Init+0xb8>)
 80003d6:	f004 f887 	bl	80044e8 <osThreadNew>
 80003da:	4b14      	ldr	r3, [pc, #80]	; (800042c <MX_FREERTOS_Init+0xbc>)
 80003dc:	6018      	str	r0, [r3, #0]
//            .stack_size = 128
//          };
//  receivePacketFromMainTaskHandle = osThreadNew(ReceivePacketFromMainTask, NULL, &receivePacketFromMainTask_attributes);


  sendMsgToMainQueueHandle = osMessageQueueNew (4, sizeof(struct secondaryProcessorData), NULL);
 80003de:	2200      	movs	r2, #0
 80003e0:	2158      	movs	r1, #88	; 0x58
 80003e2:	2004      	movs	r0, #4
 80003e4:	f004 fa02 	bl	80047ec <osMessageQueueNew>
 80003e8:	4b11      	ldr	r3, [pc, #68]	; (8000430 <MX_FREERTOS_Init+0xc0>)
 80003ea:	6018      	str	r0, [r3, #0]
  togLoggingQueueHandle = osMessageQueueNew (2, sizeof(struct LogMessage), NULL);
 80003ec:	2200      	movs	r2, #0
 80003ee:	2106      	movs	r1, #6
 80003f0:	2002      	movs	r0, #2
 80003f2:	f004 f9fb 	bl	80047ec <osMessageQueueNew>
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <MX_FREERTOS_Init+0xc4>)
 80003f8:	6018      	str	r0, [r3, #0]
  thermMsgQueueHandle = osMessageQueueNew (10, sizeof(struct thermopilePackagedData), NULL);
 80003fa:	2200      	movs	r2, #0
 80003fc:	2150      	movs	r1, #80	; 0x50
 80003fe:	200a      	movs	r0, #10
 8000400:	f004 f9f4 	bl	80047ec <osMessageQueueNew>
 8000404:	4b0c      	ldr	r3, [pc, #48]	; (8000438 <MX_FREERTOS_Init+0xc8>)
 8000406:	6018      	str	r0, [r3, #0]
//
//  messageI2C_LockSem = osSemaphoreNew (1, 1, NULL);

  /* USER CODE END RTOS_THREADS */

}
 8000408:	b01c      	add	sp, #112	; 0x70
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	080069c4 	.word	0x080069c4
 8000410:	08000d19 	.word	0x08000d19
 8000414:	20002178 	.word	0x20002178
 8000418:	080069d4 	.word	0x080069d4
 800041c:	080008dd 	.word	0x080008dd
 8000420:	2000216c 	.word	0x2000216c
 8000424:	080069e8 	.word	0x080069e8
 8000428:	08000601 	.word	0x08000601
 800042c:	2000215c 	.word	0x2000215c
 8000430:	20002160 	.word	0x20002160
 8000434:	20002168 	.word	0x20002168
 8000438:	20002164 	.word	0x20002164

0800043c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800043c:	b530      	push	{r4, r5, lr}
 800043e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000440:	2400      	movs	r4, #0
 8000442:	9403      	str	r4, [sp, #12]
 8000444:	9404      	str	r4, [sp, #16]
 8000446:	9405      	str	r4, [sp, #20]
 8000448:	9406      	str	r4, [sp, #24]
 800044a:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800044c:	4b29      	ldr	r3, [pc, #164]	; (80004f4 <MX_GPIO_Init+0xb8>)
 800044e:	695a      	ldr	r2, [r3, #20]
 8000450:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000454:	615a      	str	r2, [r3, #20]
 8000456:	695a      	ldr	r2, [r3, #20]
 8000458:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800045c:	9200      	str	r2, [sp, #0]
 800045e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000460:	695a      	ldr	r2, [r3, #20]
 8000462:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000466:	615a      	str	r2, [r3, #20]
 8000468:	695a      	ldr	r2, [r3, #20]
 800046a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800046e:	9201      	str	r2, [sp, #4]
 8000470:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000472:	695a      	ldr	r2, [r3, #20]
 8000474:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000478:	615a      	str	r2, [r3, #20]
 800047a:	695b      	ldr	r3, [r3, #20]
 800047c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000480:	9302      	str	r3, [sp, #8]
 8000482:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EXPANSION_INT_Pin|TP25_Pin|TP24_Pin|TP22_Pin 
 8000484:	4622      	mov	r2, r4
 8000486:	f241 7110 	movw	r1, #5904	; 0x1710
 800048a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800048e:	f001 fc9d 	bl	8001dcc <HAL_GPIO_WritePin>
                          |TP20_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
 8000492:	2201      	movs	r2, #1
 8000494:	2140      	movs	r1, #64	; 0x40
 8000496:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800049a:	f001 fc97 	bl	8001dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ANALOG_EXP_CONN_Pin|ADC_ALERT_Pin;
 800049e:	230c      	movs	r3, #12
 80004a0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004a2:	4b15      	ldr	r3, [pc, #84]	; (80004f8 <MX_GPIO_Init+0xbc>)
 80004a4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a8:	a903      	add	r1, sp, #12
 80004aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004ae:	f001 fbc9 	bl	8001c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin */
  GPIO_InitStruct.Pin = EXPANSION_INT_Pin|TP_SS_Pin|TP25_Pin|TP24_Pin 
 80004b2:	f241 7350 	movw	r3, #5968	; 0x1750
 80004b6:	9303      	str	r3, [sp, #12]
                          |TP22_Pin|TP20_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b8:	2301      	movs	r3, #1
 80004ba:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004bc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c0:	a903      	add	r1, sp, #12
 80004c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004c6:	f001 fbbd 	bl	8001c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_11;
 80004ca:	f44f 630a 	mov.w	r3, #2208	; 0x8a0
 80004ce:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004d0:	2503      	movs	r5, #3
 80004d2:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d4:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d6:	a903      	add	r1, sp, #12
 80004d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004dc:	f001 fbb2 	bl	8001c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80004e0:	2340      	movs	r3, #64	; 0x40
 80004e2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004e4:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004e8:	a903      	add	r1, sp, #12
 80004ea:	4804      	ldr	r0, [pc, #16]	; (80004fc <MX_GPIO_Init+0xc0>)
 80004ec:	f001 fbaa 	bl	8001c44 <HAL_GPIO_Init>

}
 80004f0:	b009      	add	sp, #36	; 0x24
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	40021000 	.word	0x40021000
 80004f8:	10110000 	.word	0x10110000
 80004fc:	48000400 	.word	0x48000400

08000500 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000500:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8000502:	4813      	ldr	r0, [pc, #76]	; (8000550 <MX_I2C1_Init+0x50>)
 8000504:	4b13      	ldr	r3, [pc, #76]	; (8000554 <MX_I2C1_Init+0x54>)
 8000506:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00707DBD;
 8000508:	4b13      	ldr	r3, [pc, #76]	; (8000558 <MX_I2C1_Init+0x58>)
 800050a:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 230;
 800050c:	23e6      	movs	r3, #230	; 0xe6
 800050e:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000510:	2301      	movs	r3, #1
 8000512:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000514:	2300      	movs	r3, #0
 8000516:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000518:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800051a:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800051c:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800051e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000520:	f001 fd22 	bl	8001f68 <HAL_I2C_Init>
 8000524:	b958      	cbnz	r0, 800053e <MX_I2C1_Init+0x3e>
  {
    Error_Handler();
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8000526:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800052a:	4809      	ldr	r0, [pc, #36]	; (8000550 <MX_I2C1_Init+0x50>)
 800052c:	f002 fa1a 	bl	8002964 <HAL_I2CEx_ConfigAnalogFilter>
 8000530:	b940      	cbnz	r0, 8000544 <MX_I2C1_Init+0x44>
  {
    Error_Handler();
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000532:	2100      	movs	r1, #0
 8000534:	4806      	ldr	r0, [pc, #24]	; (8000550 <MX_I2C1_Init+0x50>)
 8000536:	f002 fa43 	bl	80029c0 <HAL_I2CEx_ConfigDigitalFilter>
 800053a:	b930      	cbnz	r0, 800054a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
  }

}
 800053c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800053e:	f000 f951 	bl	80007e4 <Error_Handler>
 8000542:	e7f0      	b.n	8000526 <MX_I2C1_Init+0x26>
    Error_Handler();
 8000544:	f000 f94e 	bl	80007e4 <Error_Handler>
 8000548:	e7f3      	b.n	8000532 <MX_I2C1_Init+0x32>
    Error_Handler();
 800054a:	f000 f94b 	bl	80007e4 <Error_Handler>
}
 800054e:	e7f5      	b.n	800053c <MX_I2C1_Init+0x3c>
 8000550:	20002180 	.word	0x20002180
 8000554:	40005400 	.word	0x40005400
 8000558:	00707dbd 	.word	0x00707dbd

0800055c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000560:	2300      	movs	r3, #0
 8000562:	9303      	str	r3, [sp, #12]
 8000564:	9304      	str	r3, [sp, #16]
 8000566:	9305      	str	r3, [sp, #20]
 8000568:	9306      	str	r3, [sp, #24]
 800056a:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C1)
 800056c:	6802      	ldr	r2, [r0, #0]
 800056e:	4b21      	ldr	r3, [pc, #132]	; (80005f4 <HAL_I2C_MspInit+0x98>)
 8000570:	429a      	cmp	r2, r3
 8000572:	d001      	beq.n	8000578 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000574:	b009      	add	sp, #36	; 0x24
 8000576:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000578:	4c1f      	ldr	r4, [pc, #124]	; (80005f8 <HAL_I2C_MspInit+0x9c>)
 800057a:	6963      	ldr	r3, [r4, #20]
 800057c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000580:	6163      	str	r3, [r4, #20]
 8000582:	6963      	ldr	r3, [r4, #20]
 8000584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800058c:	6963      	ldr	r3, [r4, #20]
 800058e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000592:	6163      	str	r3, [r4, #20]
 8000594:	6963      	ldr	r3, [r4, #20]
 8000596:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800059a:	9301      	str	r3, [sp, #4]
 800059c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800059e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005a2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005a4:	2512      	movs	r5, #18
 80005a6:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005a8:	2703      	movs	r7, #3
 80005aa:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005ac:	2604      	movs	r6, #4
 80005ae:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b0:	a903      	add	r1, sp, #12
 80005b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b6:	f001 fb45 	bl	8001c44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80005ba:	2380      	movs	r3, #128	; 0x80
 80005bc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005be:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	2500      	movs	r5, #0
 80005c2:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c4:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005c6:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c8:	a903      	add	r1, sp, #12
 80005ca:	480c      	ldr	r0, [pc, #48]	; (80005fc <HAL_I2C_MspInit+0xa0>)
 80005cc:	f001 fb3a 	bl	8001c44 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005d0:	69e3      	ldr	r3, [r4, #28]
 80005d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005d6:	61e3      	str	r3, [r4, #28]
 80005d8:	69e3      	ldr	r3, [r4, #28]
 80005da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005de:	9302      	str	r3, [sp, #8]
 80005e0:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80005e2:	462a      	mov	r2, r5
 80005e4:	2105      	movs	r1, #5
 80005e6:	201f      	movs	r0, #31
 80005e8:	f001 f9be 	bl	8001968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80005ec:	201f      	movs	r0, #31
 80005ee:	f001 f9ef 	bl	80019d0 <HAL_NVIC_EnableIRQ>
}
 80005f2:	e7bf      	b.n	8000574 <HAL_I2C_MspInit+0x18>
 80005f4:	40005400 	.word	0x40005400
 80005f8:	40021000 	.word	0x40021000
 80005fc:	48000400 	.word	0x48000400

08000600 <SendPacketToMainTask>:
struct LogMessage logMessage;

uint8_t logTracking = 0;

/* Functions Definition ------------------------------------------------------*/
void SendPacketToMainTask(void *argument){
 8000600:	b510      	push	{r4, lr}
 8000602:	e01e      	b.n	8000642 <SendPacketToMainTask+0x42>

		evt = osThreadFlagsWait (0x00000004U, osFlagsWaitAny, osWaitForever);

		// if master is requesting to stop sampling, stop
		if(logMessage.status == SAMPLE_DISABLE){
			logTracking = 0;
 8000604:	2400      	movs	r4, #0
 8000606:	4b38      	ldr	r3, [pc, #224]	; (80006e8 <SendPacketToMainTask+0xe8>)
 8000608:	701c      	strb	r4, [r3, #0]

			// stop sampling
			osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, osWaitForever);
 800060a:	f04f 33ff 	mov.w	r3, #4294967295
 800060e:	4622      	mov	r2, r4
 8000610:	4936      	ldr	r1, [pc, #216]	; (80006ec <SendPacketToMainTask+0xec>)
 8000612:	4837      	ldr	r0, [pc, #220]	; (80006f0 <SendPacketToMainTask+0xf0>)
 8000614:	6800      	ldr	r0, [r0, #0]
 8000616:	f004 f949 	bl	80048ac <osMessageQueuePut>

			// reset interrupt
			HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 800061a:	4622      	mov	r2, r4
 800061c:	2110      	movs	r1, #16
 800061e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000622:	f001 fbd3 	bl	8001dcc <HAL_GPIO_WritePin>
 8000626:	e003      	b.n	8000630 <SendPacketToMainTask+0x30>
			// start sampling
			osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, osWaitForever);
		}

		// if logging is already happening and a message is ready
		else if(logTracking == 1)
 8000628:	4b2f      	ldr	r3, [pc, #188]	; (80006e8 <SendPacketToMainTask+0xe8>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d031      	beq.n	8000694 <SendPacketToMainTask+0x94>
				// reset trigger
				HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
			}
		}

		osDelay(10);
 8000630:	200a      	movs	r0, #10
 8000632:	f004 f8b9 	bl	80047a8 <osDelay>

		// if there is another message queued up, assert interrupt pin
		if( osMessageQueueGetCount(sendMsgToMainQueueHandle) > 0)
 8000636:	4b2f      	ldr	r3, [pc, #188]	; (80006f4 <SendPacketToMainTask+0xf4>)
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	f004 f9db 	bl	80049f4 <osMessageQueueGetCount>
 800063e:	2800      	cmp	r0, #0
 8000640:	d14b      	bne.n	80006da <SendPacketToMainTask+0xda>
		while(HAL_I2C_Slave_Receive_IT(&hi2c1, (uint8_t *) &logMessage, sizeof(struct LogMessage)) != HAL_OK);
 8000642:	2206      	movs	r2, #6
 8000644:	4929      	ldr	r1, [pc, #164]	; (80006ec <SendPacketToMainTask+0xec>)
 8000646:	482c      	ldr	r0, [pc, #176]	; (80006f8 <SendPacketToMainTask+0xf8>)
 8000648:	f001 fd1e 	bl	8002088 <HAL_I2C_Slave_Receive_IT>
 800064c:	2800      	cmp	r0, #0
 800064e:	d1f8      	bne.n	8000642 <SendPacketToMainTask+0x42>
		evt = osThreadFlagsWait (0x00000004U, osFlagsWaitAny, osWaitForever);
 8000650:	f04f 32ff 	mov.w	r2, #4294967295
 8000654:	2100      	movs	r1, #0
 8000656:	2004      	movs	r0, #4
 8000658:	f004 f840 	bl	80046dc <osThreadFlagsWait>
		if(logMessage.status == SAMPLE_DISABLE){
 800065c:	4b23      	ldr	r3, [pc, #140]	; (80006ec <SendPacketToMainTask+0xec>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d0cf      	beq.n	8000604 <SendPacketToMainTask+0x4>
		else if(logMessage.status == SAMPLE_ENABLE && logTracking==0)
 8000664:	2b01      	cmp	r3, #1
 8000666:	d1df      	bne.n	8000628 <SendPacketToMainTask+0x28>
 8000668:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <SendPacketToMainTask+0xe8>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d1db      	bne.n	8000628 <SendPacketToMainTask+0x28>
			logTracking = 1;
 8000670:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <SendPacketToMainTask+0xe8>)
 8000672:	2201      	movs	r2, #1
 8000674:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	2110      	movs	r1, #16
 800067a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800067e:	f001 fba5 	bl	8001dcc <HAL_GPIO_WritePin>
			osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, osWaitForever);
 8000682:	f04f 33ff 	mov.w	r3, #4294967295
 8000686:	2200      	movs	r2, #0
 8000688:	4918      	ldr	r1, [pc, #96]	; (80006ec <SendPacketToMainTask+0xec>)
 800068a:	4819      	ldr	r0, [pc, #100]	; (80006f0 <SendPacketToMainTask+0xf0>)
 800068c:	6800      	ldr	r0, [r0, #0]
 800068e:	f004 f90d 	bl	80048ac <osMessageQueuePut>
 8000692:	e7cd      	b.n	8000630 <SendPacketToMainTask+0x30>
			if(osMessageQueueGet(sendMsgToMainQueueHandle, &packetReceived, 0U, 0) == osOK)
 8000694:	2300      	movs	r3, #0
 8000696:	461a      	mov	r2, r3
 8000698:	4918      	ldr	r1, [pc, #96]	; (80006fc <SendPacketToMainTask+0xfc>)
 800069a:	4816      	ldr	r0, [pc, #88]	; (80006f4 <SendPacketToMainTask+0xf4>)
 800069c:	6800      	ldr	r0, [r0, #0]
 800069e:	f004 f957 	bl	8004950 <osMessageQueueGet>
 80006a2:	b998      	cbnz	r0, 80006cc <SendPacketToMainTask+0xcc>
				while(HAL_I2C_Slave_Transmit_IT(&hi2c1, (uint8_t *) &packetReceived, sizeof(struct secondaryProcessorData)) != HAL_OK);
 80006a4:	2258      	movs	r2, #88	; 0x58
 80006a6:	4915      	ldr	r1, [pc, #84]	; (80006fc <SendPacketToMainTask+0xfc>)
 80006a8:	4813      	ldr	r0, [pc, #76]	; (80006f8 <SendPacketToMainTask+0xf8>)
 80006aa:	f001 fcbb 	bl	8002024 <HAL_I2C_Slave_Transmit_IT>
 80006ae:	2800      	cmp	r0, #0
 80006b0:	d1f8      	bne.n	80006a4 <SendPacketToMainTask+0xa4>
				evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 80006b2:	f04f 32ff 	mov.w	r2, #4294967295
 80006b6:	2100      	movs	r1, #0
 80006b8:	2001      	movs	r0, #1
 80006ba:	f004 f80f 	bl	80046dc <osThreadFlagsWait>
				HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	2110      	movs	r1, #16
 80006c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c6:	f001 fb81 	bl	8001dcc <HAL_GPIO_WritePin>
 80006ca:	e7b1      	b.n	8000630 <SendPacketToMainTask+0x30>
				HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 80006cc:	2200      	movs	r2, #0
 80006ce:	2110      	movs	r1, #16
 80006d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006d4:	f001 fb7a 	bl	8001dcc <HAL_GPIO_WritePin>
 80006d8:	e7aa      	b.n	8000630 <SendPacketToMainTask+0x30>
		{
			HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	2110      	movs	r1, #16
 80006de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e2:	f001 fb73 	bl	8001dcc <HAL_GPIO_WritePin>
 80006e6:	e7ac      	b.n	8000642 <SendPacketToMainTask+0x42>
 80006e8:	2000002c 	.word	0x2000002c
 80006ec:	200021cc 	.word	0x200021cc
 80006f0:	20002168 	.word	0x20002168
 80006f4:	20002160 	.word	0x20002160
 80006f8:	20002180 	.word	0x20002180
 80006fc:	200021d4 	.word	0x200021d4

08000700 <HAL_I2C_SlaveTxCpltCallback>:
//		osDelay(500);
//	}
//}

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8000700:	b508      	push	{r3, lr}
	// notify sending thread that message has been sent
	osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000001U);
 8000702:	2101      	movs	r1, #1
 8000704:	4b02      	ldr	r3, [pc, #8]	; (8000710 <HAL_I2C_SlaveTxCpltCallback+0x10>)
 8000706:	6818      	ldr	r0, [r3, #0]
 8000708:	f003 ff62 	bl	80045d0 <osThreadFlagsSet>
}
 800070c:	bd08      	pop	{r3, pc}
 800070e:	bf00      	nop
 8000710:	2000215c 	.word	0x2000215c

08000714 <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8000714:	b508      	push	{r3, lr}
	//osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000004U);
	// notify receiving thread that a message has been received
	osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000004U);
 8000716:	2104      	movs	r1, #4
 8000718:	4b02      	ldr	r3, [pc, #8]	; (8000724 <HAL_I2C_SlaveRxCpltCallback+0x10>)
 800071a:	6818      	ldr	r0, [r3, #0]
 800071c:	f003 ff58 	bl	80045d0 <osThreadFlagsSet>
}
 8000720:	bd08      	pop	{r3, pc}
 8000722:	bf00      	nop
 8000724:	2000215c 	.word	0x2000215c

08000728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000728:	b530      	push	{r4, r5, lr}
 800072a:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072c:	2220      	movs	r2, #32
 800072e:	2100      	movs	r1, #0
 8000730:	a814      	add	r0, sp, #80	; 0x50
 8000732:	f006 f932 	bl	800699a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000736:	2400      	movs	r4, #0
 8000738:	940d      	str	r4, [sp, #52]	; 0x34
 800073a:	940e      	str	r4, [sp, #56]	; 0x38
 800073c:	940f      	str	r4, [sp, #60]	; 0x3c
 800073e:	9410      	str	r4, [sp, #64]	; 0x40
 8000740:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000742:	2230      	movs	r2, #48	; 0x30
 8000744:	4621      	mov	r1, r4
 8000746:	a801      	add	r0, sp, #4
 8000748:	f006 f927 	bl	800699a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800074c:	2309      	movs	r3, #9
 800074e:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000750:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000754:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000756:	2501      	movs	r5, #1
 8000758:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800075a:	9518      	str	r5, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075c:	a812      	add	r0, sp, #72	; 0x48
 800075e:	f002 f95b 	bl	8002a18 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000762:	230f      	movs	r3, #15
 8000764:	930d      	str	r3, [sp, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000766:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000768:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800076a:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076c:	9411      	str	r4, [sp, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800076e:	4629      	mov	r1, r5
 8000770:	a80d      	add	r0, sp, #52	; 0x34
 8000772:	f002 fcb1 	bl	80030d8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <SystemClock_Config+0x68>)
 8000778:	9301      	str	r3, [sp, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800077a:	2310      	movs	r3, #16
 800077c:	9304      	str	r3, [sp, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800077e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000782:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000784:	a801      	add	r0, sp, #4
 8000786:	f002 fdb3 	bl	80032f0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800078a:	b01d      	add	sp, #116	; 0x74
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	bf00      	nop
 8000790:	00010020 	.word	0x00010020

08000794 <main>:
{
 8000794:	b508      	push	{r3, lr}
  HAL_Init();
 8000796:	f000 fc1f 	bl	8000fd8 <HAL_Init>
  SystemClock_Config();
 800079a:	f7ff ffc5 	bl	8000728 <SystemClock_Config>
  MX_DMA_Init();
 800079e:	f7ff fdcd 	bl	800033c <MX_DMA_Init>
  MX_GPIO_Init();
 80007a2:	f7ff fe4b 	bl	800043c <MX_GPIO_Init>
  MX_I2C1_Init();
 80007a6:	f7ff feab 	bl	8000500 <MX_I2C1_Init>
  MX_SPI3_Init();
 80007aa:	f000 f94d 	bl	8000a48 <MX_SPI3_Init>
  MX_ADC1_Init();
 80007ae:	f7ff fd0f 	bl	80001d0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80007b2:	f000 fb35 	bl	8000e20 <MX_TIM2_Init>
  MX_RTC_Init();
 80007b6:	f000 f919 	bl	80009ec <MX_RTC_Init>
  MX_TIM6_Init();
 80007ba:	f000 fb89 	bl	8000ed0 <MX_TIM6_Init>
  osKernelInitialize();
 80007be:	f003 fe4b 	bl	8004458 <osKernelInitialize>
  MX_FREERTOS_Init(); 
 80007c2:	f7ff fdd5 	bl	8000370 <MX_FREERTOS_Init>
  osKernelStart();
 80007c6:	f003 fe69 	bl	800449c <osKernelStart>
 80007ca:	e7fe      	b.n	80007ca <main+0x36>

080007cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80007ce:	6802      	ldr	r2, [r0, #0]
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d000      	beq.n	80007d8 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007d6:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 80007d8:	f000 fc10 	bl	8000ffc <HAL_IncTick>
}
 80007dc:	e7fb      	b.n	80007d6 <HAL_TIM_PeriodElapsedCallback+0xa>
 80007de:	bf00      	nop
 80007e0:	40012c00 	.word	0x40012c00

080007e4 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007e4:	4770      	bx	lr
	...

080007e8 <RTC_ToEpoch>:
	memcpy ( &(packet->temp), temp, sizeof(struct thermopilePackagedData) );

}

// Convert Date/Time structures to epoch time
uint32_t RTC_ToEpoch(RTC_TimeTypeDef *time, RTC_DateTypeDef *date) {
 80007e8:	b430      	push	{r4, r5}
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	// Calculate some coefficients
	a = (14 - date->Month) / 12;
 80007ea:	784b      	ldrb	r3, [r1, #1]
 80007ec:	f1c3 040e 	rsb	r4, r3, #14
 80007f0:	4d22      	ldr	r5, [pc, #136]	; (800087c <RTC_ToEpoch+0x94>)
 80007f2:	fb85 2504 	smull	r2, r5, r5, r4
 80007f6:	17e2      	asrs	r2, r4, #31
 80007f8:	ebc2 0265 	rsb	r2, r2, r5, asr #1
 80007fc:	b2d2      	uxtb	r2, r2
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 80007fe:	78cc      	ldrb	r4, [r1, #3]
 8000800:	1aa4      	subs	r4, r4, r2
 8000802:	f641 2590 	movw	r5, #6800	; 0x1a90
 8000806:	fa15 f484 	uxtah	r4, r5, r4
 800080a:	b2a4      	uxth	r4, r4
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC
 800080c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000810:	0095      	lsls	r5, r2, #2
 8000812:	442b      	add	r3, r5
 8000814:	b2db      	uxtb	r3, r3
 8000816:	3b03      	subs	r3, #3
 8000818:	b2db      	uxtb	r3, r3

	// Gregorian calendar date compute
    JDN  = date->Date;
 800081a:	788a      	ldrb	r2, [r1, #2]
    JDN += (153 * m + 2) / 5;
 800081c:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000820:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8000824:	3302      	adds	r3, #2
 8000826:	4916      	ldr	r1, [pc, #88]	; (8000880 <RTC_ToEpoch+0x98>)
 8000828:	fb81 1303 	smull	r1, r3, r1, r3
 800082c:	eb02 0263 	add.w	r2, r2, r3, asr #1
    JDN += 365 * y;
 8000830:	f240 136d 	movw	r3, #365	; 0x16d
 8000834:	fb03 2304 	mla	r3, r3, r4, r2
    JDN += y / 4;
 8000838:	eb03 0394 	add.w	r3, r3, r4, lsr #2
    JDN += -y / 100;
 800083c:	4262      	negs	r2, r4
 800083e:	4911      	ldr	r1, [pc, #68]	; (8000884 <RTC_ToEpoch+0x9c>)
 8000840:	fb81 c502 	smull	ip, r5, r1, r2
 8000844:	17d2      	asrs	r2, r2, #31
 8000846:	ebc2 1265 	rsb	r2, r2, r5, asr #5
 800084a:	441a      	add	r2, r3
    JDN += y / 400;
 800084c:	fba1 3404 	umull	r3, r4, r1, r4
 8000850:	eb02 14d4 	add.w	r4, r2, r4, lsr #7
    JDN  = JDN - 32045;
    JDN  = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <RTC_ToEpoch+0xa0>)
 8000856:	4423      	add	r3, r4
    JDN *= 86400;                     // Days to seconds
    JDN += time->Hours * 3600;    // ... and today seconds
 8000858:	7801      	ldrb	r1, [r0, #0]
 800085a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800085e:	fb02 f201 	mul.w	r2, r2, r1
 8000862:	490a      	ldr	r1, [pc, #40]	; (800088c <RTC_ToEpoch+0xa4>)
 8000864:	fb01 2303 	mla	r3, r1, r3, r2
    JDN += time->Minutes * 60;
 8000868:	7842      	ldrb	r2, [r0, #1]
 800086a:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800086e:	0091      	lsls	r1, r2, #2
 8000870:	440b      	add	r3, r1
    JDN += time->Seconds;
 8000872:	7880      	ldrb	r0, [r0, #2]

	return JDN;
}
 8000874:	4418      	add	r0, r3
 8000876:	bc30      	pop	{r4, r5}
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	2aaaaaab 	.word	0x2aaaaaab
 8000880:	66666667 	.word	0x66666667
 8000884:	51eb851f 	.word	0x51eb851f
 8000888:	ffda4547 	.word	0xffda4547
 800088c:	00015180 	.word	0x00015180

08000890 <packetizeData>:
{
 8000890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000894:	4604      	mov	r4, r0
 8000896:	4688      	mov	r8, r1
	packet->tick_ms = HAL_GetTick();
 8000898:	f000 fbbc 	bl	8001014 <HAL_GetTick>
 800089c:	6520      	str	r0, [r4, #80]	; 0x50
	HAL_RTC_GetTime(&hrtc, &RTC_time, RTC_FORMAT_BIN);
 800089e:	4d0c      	ldr	r5, [pc, #48]	; (80008d0 <packetizeData+0x40>)
 80008a0:	4f0c      	ldr	r7, [pc, #48]	; (80008d4 <packetizeData+0x44>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	4629      	mov	r1, r5
 80008a6:	4638      	mov	r0, r7
 80008a8:	f002 fed8 	bl	800365c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &RTC_date, RTC_FORMAT_BIN);
 80008ac:	4e0a      	ldr	r6, [pc, #40]	; (80008d8 <packetizeData+0x48>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	4631      	mov	r1, r6
 80008b2:	4638      	mov	r0, r7
 80008b4:	f002 fefd 	bl	80036b2 <HAL_RTC_GetDate>
	packet->epoch = RTC_ToEpoch(&RTC_time, &RTC_date);
 80008b8:	4631      	mov	r1, r6
 80008ba:	4628      	mov	r0, r5
 80008bc:	f7ff ff94 	bl	80007e8 <RTC_ToEpoch>
 80008c0:	6560      	str	r0, [r4, #84]	; 0x54
	memcpy ( &(packet->temp), temp, sizeof(struct thermopilePackagedData) );
 80008c2:	2250      	movs	r2, #80	; 0x50
 80008c4:	4641      	mov	r1, r8
 80008c6:	4620      	mov	r0, r4
 80008c8:	f006 f85c 	bl	8006984 <memcpy>
}
 80008cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008d0:	200022dc 	.word	0x200022dc
 80008d4:	200022fc 	.word	0x200022fc
 80008d8:	200022f8 	.word	0x200022f8

080008dc <MasterThreadTask>:
{
 80008dc:	b510      	push	{r4, lr}
 80008de:	e036      	b.n	800094e <MasterThreadTask+0x72>
			memcpy(&prevLogMessage, &togLogMessageReceived, sizeof(struct LogMessage));
 80008e0:	4a39      	ldr	r2, [pc, #228]	; (80009c8 <MasterThreadTask+0xec>)
 80008e2:	6821      	ldr	r1, [r4, #0]
 80008e4:	6011      	str	r1, [r2, #0]
 80008e6:	88a1      	ldrh	r1, [r4, #4]
 80008e8:	8091      	strh	r1, [r2, #4]
			if(togLogMessageReceived.tempEnabled == SENSOR_ENABLE)
 80008ea:	78e3      	ldrb	r3, [r4, #3]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d050      	beq.n	8000992 <MasterThreadTask+0xb6>
				if(togLogMessageReceived.tempEnabled == SENSOR_ENABLE)
 80008f0:	4b36      	ldr	r3, [pc, #216]	; (80009cc <MasterThreadTask+0xf0>)
 80008f2:	78db      	ldrb	r3, [r3, #3]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d052      	beq.n	800099e <MasterThreadTask+0xc2>
				packetizeData(&sensorPacket, &thermMsgReceived);
 80008f8:	4c35      	ldr	r4, [pc, #212]	; (80009d0 <MasterThreadTask+0xf4>)
 80008fa:	4936      	ldr	r1, [pc, #216]	; (80009d4 <MasterThreadTask+0xf8>)
 80008fc:	4620      	mov	r0, r4
 80008fe:	f7ff ffc7 	bl	8000890 <packetizeData>
				osMessageQueuePut(sendMsgToMainQueueHandle, (void *) &sensorPacket, 0U, 0);
 8000902:	2300      	movs	r3, #0
 8000904:	461a      	mov	r2, r3
 8000906:	4621      	mov	r1, r4
 8000908:	4833      	ldr	r0, [pc, #204]	; (80009d8 <MasterThreadTask+0xfc>)
 800090a:	6800      	ldr	r0, [r0, #0]
 800090c:	f003 ffce 	bl	80048ac <osMessageQueuePut>
				HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	2110      	movs	r1, #16
 8000914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000918:	f001 fa58 	bl	8001dcc <HAL_GPIO_WritePin>
				if(osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U, 0) == osOK)
 800091c:	2300      	movs	r3, #0
 800091e:	461a      	mov	r2, r3
 8000920:	492a      	ldr	r1, [pc, #168]	; (80009cc <MasterThreadTask+0xf0>)
 8000922:	482e      	ldr	r0, [pc, #184]	; (80009dc <MasterThreadTask+0x100>)
 8000924:	6800      	ldr	r0, [r0, #0]
 8000926:	f004 f813 	bl	8004950 <osMessageQueueGet>
 800092a:	2800      	cmp	r0, #0
 800092c:	d1e0      	bne.n	80008f0 <MasterThreadTask+0x14>
					if(togLogMessageReceived.status == DISABLE_SENSING){
 800092e:	4b27      	ldr	r3, [pc, #156]	; (80009cc <MasterThreadTask+0xf0>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d1dc      	bne.n	80008f0 <MasterThreadTask+0x14>
						if(prevLogMessage.tempEnabled == SENSOR_ENABLE)
 8000936:	4b24      	ldr	r3, [pc, #144]	; (80009c8 <MasterThreadTask+0xec>)
 8000938:	78db      	ldrb	r3, [r3, #3]
 800093a:	2b01      	cmp	r3, #1
 800093c:	d038      	beq.n	80009b0 <MasterThreadTask+0xd4>
						osDelay(500);
 800093e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000942:	f003 ff31 	bl	80047a8 <osDelay>
						osMessageQueueReset(sendMsgToMainQueueHandle);
 8000946:	4b24      	ldr	r3, [pc, #144]	; (80009d8 <MasterThreadTask+0xfc>)
 8000948:	6818      	ldr	r0, [r3, #0]
 800094a:	f004 f86d 	bl	8004a28 <osMessageQueueReset>
		osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U, osWaitForever);
 800094e:	4c1f      	ldr	r4, [pc, #124]	; (80009cc <MasterThreadTask+0xf0>)
 8000950:	f04f 33ff 	mov.w	r3, #4294967295
 8000954:	2200      	movs	r2, #0
 8000956:	4621      	mov	r1, r4
 8000958:	4820      	ldr	r0, [pc, #128]	; (80009dc <MasterThreadTask+0x100>)
 800095a:	6800      	ldr	r0, [r0, #0]
 800095c:	f003 fff8 	bl	8004950 <osMessageQueueGet>
		if(togLogMessageReceived.logStatus == ENABLE_LOG)
 8000960:	7863      	ldrb	r3, [r4, #1]
 8000962:	2b01      	cmp	r3, #1
 8000964:	d0bc      	beq.n	80008e0 <MasterThreadTask+0x4>
		else if( logEnabled==1 && togLogMessageReceived.logStatus == DISABLE_LOG)
 8000966:	4a1e      	ldr	r2, [pc, #120]	; (80009e0 <MasterThreadTask+0x104>)
 8000968:	7812      	ldrb	r2, [r2, #0]
 800096a:	2a01      	cmp	r2, #1
 800096c:	d1ef      	bne.n	800094e <MasterThreadTask+0x72>
 800096e:	2b00      	cmp	r3, #0
 8000970:	d1ed      	bne.n	800094e <MasterThreadTask+0x72>
			logEnabled = 0;
 8000972:	4b1b      	ldr	r3, [pc, #108]	; (80009e0 <MasterThreadTask+0x104>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
			if(prevLogMessage.tempEnabled == SENSOR_ENABLE)
 8000978:	4b13      	ldr	r3, [pc, #76]	; (80009c8 <MasterThreadTask+0xec>)
 800097a:	78db      	ldrb	r3, [r3, #3]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d01d      	beq.n	80009bc <MasterThreadTask+0xe0>
			osDelay(500);
 8000980:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000984:	f003 ff10 	bl	80047a8 <osDelay>
			osMessageQueueReset(sendMsgToMainQueueHandle);
 8000988:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <MasterThreadTask+0xfc>)
 800098a:	6818      	ldr	r0, [r3, #0]
 800098c:	f004 f84c 	bl	8004a28 <osMessageQueueReset>
 8000990:	e7dd      	b.n	800094e <MasterThreadTask+0x72>
				osThreadFlagsSet(thermopileTaskHandle, 0x00000001U);
 8000992:	2101      	movs	r1, #1
 8000994:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <MasterThreadTask+0x108>)
 8000996:	6818      	ldr	r0, [r3, #0]
 8000998:	f003 fe1a 	bl	80045d0 <osThreadFlagsSet>
 800099c:	e7a8      	b.n	80008f0 <MasterThreadTask+0x14>
					osMessageQueueGet(thermMsgQueueHandle, &thermMsgReceived, 0U, osWaitForever);
 800099e:	f04f 33ff 	mov.w	r3, #4294967295
 80009a2:	2200      	movs	r2, #0
 80009a4:	490b      	ldr	r1, [pc, #44]	; (80009d4 <MasterThreadTask+0xf8>)
 80009a6:	4810      	ldr	r0, [pc, #64]	; (80009e8 <MasterThreadTask+0x10c>)
 80009a8:	6800      	ldr	r0, [r0, #0]
 80009aa:	f003 ffd1 	bl	8004950 <osMessageQueueGet>
 80009ae:	e7a3      	b.n	80008f8 <MasterThreadTask+0x1c>
							osThreadFlagsSet(thermopileTaskHandle, 0x00000002U);
 80009b0:	2102      	movs	r1, #2
 80009b2:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <MasterThreadTask+0x108>)
 80009b4:	6818      	ldr	r0, [r3, #0]
 80009b6:	f003 fe0b 	bl	80045d0 <osThreadFlagsSet>
 80009ba:	e7c0      	b.n	800093e <MasterThreadTask+0x62>
				osThreadFlagsSet(thermopileTaskHandle, 0x00000002U);
 80009bc:	2102      	movs	r1, #2
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <MasterThreadTask+0x108>)
 80009c0:	6818      	ldr	r0, [r3, #0]
 80009c2:	f003 fe05 	bl	80045d0 <osThreadFlagsSet>
 80009c6:	e7db      	b.n	8000980 <MasterThreadTask+0xa4>
 80009c8:	200022f0 	.word	0x200022f0
 80009cc:	2000222c 	.word	0x2000222c
 80009d0:	20002284 	.word	0x20002284
 80009d4:	20002234 	.word	0x20002234
 80009d8:	20002160 	.word	0x20002160
 80009dc:	20002168 	.word	0x20002168
 80009e0:	2000002d 	.word	0x2000002d
 80009e4:	20002178 	.word	0x20002178
 80009e8:	20002164 	.word	0x20002164

080009ec <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80009ec:	b508      	push	{r3, lr}

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80009ee:	4809      	ldr	r0, [pc, #36]	; (8000a14 <MX_RTC_Init+0x28>)
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_RTC_Init+0x2c>)
 80009f2:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80009f4:	2300      	movs	r3, #0
 80009f6:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 80009f8:	227f      	movs	r2, #127	; 0x7f
 80009fa:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 80009fc:	22ff      	movs	r2, #255	; 0xff
 80009fe:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a00:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a02:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a04:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a06:	f002 fdbe 	bl	8003586 <HAL_RTC_Init>
 8000a0a:	b900      	cbnz	r0, 8000a0e <MX_RTC_Init+0x22>
  {
    Error_Handler();
  }

}
 8000a0c:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a0e:	f7ff fee9 	bl	80007e4 <Error_Handler>
}
 8000a12:	e7fb      	b.n	8000a0c <MX_RTC_Init+0x20>
 8000a14:	200022fc 	.word	0x200022fc
 8000a18:	40002800 	.word	0x40002800

08000a1c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8000a1c:	6802      	ldr	r2, [r0, #0]
 8000a1e:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <HAL_RTC_MspInit+0x24>)
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d000      	beq.n	8000a26 <HAL_RTC_MspInit+0xa>
    __HAL_RCC_RTC_ENABLE();
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000a24:	4770      	bx	lr
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a2a:	fa92 f2a2 	rbit	r2, r2
    __HAL_RCC_RTC_ENABLE();
 8000a2e:	fab2 f282 	clz	r2, r2
 8000a32:	4b04      	ldr	r3, [pc, #16]	; (8000a44 <HAL_RTC_MspInit+0x28>)
 8000a34:	4413      	add	r3, r2
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	2201      	movs	r2, #1
 8000a3a:	601a      	str	r2, [r3, #0]
}
 8000a3c:	e7f2      	b.n	8000a24 <HAL_RTC_MspInit+0x8>
 8000a3e:	bf00      	nop
 8000a40:	40002800 	.word	0x40002800
 8000a44:	10908100 	.word	0x10908100

08000a48 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000a48:	b508      	push	{r3, lr}

  hspi3.Instance = SPI3;
 8000a4a:	4810      	ldr	r0, [pc, #64]	; (8000a8c <MX_SPI3_Init+0x44>)
 8000a4c:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <MX_SPI3_Init+0x48>)
 8000a4e:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a50:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000a54:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a56:	2300      	movs	r3, #0
 8000a58:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a5a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000a5e:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a60:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a62:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a68:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000a6a:	2228      	movs	r2, #40	; 0x28
 8000a6c:	61c2      	str	r2, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a6e:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a70:	6243      	str	r3, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a72:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a74:	2207      	movs	r2, #7
 8000a76:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a78:	6303      	str	r3, [r0, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a7a:	2308      	movs	r3, #8
 8000a7c:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a7e:	f002 ff00 	bl	8003882 <HAL_SPI_Init>
 8000a82:	b900      	cbnz	r0, 8000a86 <MX_SPI3_Init+0x3e>
  {
    Error_Handler();
  }

}
 8000a84:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a86:	f7ff fead 	bl	80007e4 <Error_Handler>
}
 8000a8a:	e7fb      	b.n	8000a84 <MX_SPI3_Init+0x3c>
 8000a8c:	2000231c 	.word	0x2000231c
 8000a90:	40003c00 	.word	0x40003c00

08000a94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a94:	b500      	push	{lr}
 8000a96:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	2300      	movs	r3, #0
 8000a9a:	9303      	str	r3, [sp, #12]
 8000a9c:	9304      	str	r3, [sp, #16]
 8000a9e:	9305      	str	r3, [sp, #20]
 8000aa0:	9306      	str	r3, [sp, #24]
 8000aa2:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI3)
 8000aa4:	6802      	ldr	r2, [r0, #0]
 8000aa6:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <HAL_SPI_MspInit+0x70>)
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d002      	beq.n	8000ab2 <HAL_SPI_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000aac:	b009      	add	sp, #36	; 0x24
 8000aae:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ab2:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8000ab6:	69da      	ldr	r2, [r3, #28]
 8000ab8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000abc:	61da      	str	r2, [r3, #28]
 8000abe:	69da      	ldr	r2, [r3, #28]
 8000ac0:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8000ac4:	9201      	str	r2, [sp, #4]
 8000ac6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac8:	695a      	ldr	r2, [r3, #20]
 8000aca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000ace:	615a      	str	r2, [r3, #20]
 8000ad0:	695b      	ldr	r3, [r3, #20]
 8000ad2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ad6:	9302      	str	r3, [sp, #8]
 8000ad8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000ada:	2338      	movs	r3, #56	; 0x38
 8000adc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ae6:	2306      	movs	r3, #6
 8000ae8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aea:	a903      	add	r1, sp, #12
 8000aec:	4806      	ldr	r0, [pc, #24]	; (8000b08 <HAL_SPI_MspInit+0x74>)
 8000aee:	f001 f8a9 	bl	8001c44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2105      	movs	r1, #5
 8000af6:	2033      	movs	r0, #51	; 0x33
 8000af8:	f000 ff36 	bl	8001968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000afc:	2033      	movs	r0, #51	; 0x33
 8000afe:	f000 ff67 	bl	80019d0 <HAL_NVIC_EnableIRQ>
}
 8000b02:	e7d3      	b.n	8000aac <HAL_SPI_MspInit+0x18>
 8000b04:	40003c00 	.word	0x40003c00
 8000b08:	48000400 	.word	0x48000400

08000b0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b0c:	b500      	push	{lr}
 8000b0e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b10:	4b0d      	ldr	r3, [pc, #52]	; (8000b48 <HAL_MspInit+0x3c>)
 8000b12:	699a      	ldr	r2, [r3, #24]
 8000b14:	f042 0201 	orr.w	r2, r2, #1
 8000b18:	619a      	str	r2, [r3, #24]
 8000b1a:	699a      	ldr	r2, [r3, #24]
 8000b1c:	f002 0201 	and.w	r2, r2, #1
 8000b20:	9200      	str	r2, [sp, #0]
 8000b22:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b24:	69da      	ldr	r2, [r3, #28]
 8000b26:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b2a:	61da      	str	r2, [r3, #28]
 8000b2c:	69db      	ldr	r3, [r3, #28]
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b32:	9301      	str	r3, [sp, #4]
 8000b34:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	210f      	movs	r1, #15
 8000b3a:	f06f 0001 	mvn.w	r0, #1
 8000b3e:	f000 ff13 	bl	8001968 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b42:	b003      	add	sp, #12
 8000b44:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b48:	40021000 	.word	0x40021000

08000b4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b4c:	b500      	push	{lr}
 8000b4e:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8000b50:	2200      	movs	r2, #0
 8000b52:	4601      	mov	r1, r0
 8000b54:	2019      	movs	r0, #25
 8000b56:	f000 ff07 	bl	8001968 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8000b5a:	2019      	movs	r0, #25
 8000b5c:	f000 ff38 	bl	80019d0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <HAL_InitTick+0x68>)
 8000b62:	699a      	ldr	r2, [r3, #24]
 8000b64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b68:	619a      	str	r2, [r3, #24]
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b70:	9301      	str	r3, [sp, #4]
 8000b72:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b74:	a902      	add	r1, sp, #8
 8000b76:	a803      	add	r0, sp, #12
 8000b78:	f002 fb9c 	bl	80032b4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b7c:	f002 fb84 	bl	8003288 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000b80:	4b0d      	ldr	r3, [pc, #52]	; (8000bb8 <HAL_InitTick+0x6c>)
 8000b82:	fba3 2300 	umull	r2, r3, r3, r0
 8000b86:	0c9b      	lsrs	r3, r3, #18
 8000b88:	3b01      	subs	r3, #1
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b8a:	480c      	ldr	r0, [pc, #48]	; (8000bbc <HAL_InitTick+0x70>)
 8000b8c:	4a0c      	ldr	r2, [pc, #48]	; (8000bc0 <HAL_InitTick+0x74>)
 8000b8e:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000b90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b94:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b96:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b9c:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000b9e:	f003 faf7 	bl	8004190 <HAL_TIM_Base_Init>
 8000ba2:	b118      	cbz	r0, 8000bac <HAL_InitTick+0x60>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000ba4:	2001      	movs	r0, #1
}
 8000ba6:	b009      	add	sp, #36	; 0x24
 8000ba8:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim1);
 8000bac:	4803      	ldr	r0, [pc, #12]	; (8000bbc <HAL_InitTick+0x70>)
 8000bae:	f003 f9c7 	bl	8003f40 <HAL_TIM_Base_Start_IT>
 8000bb2:	e7f8      	b.n	8000ba6 <HAL_InitTick+0x5a>
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	431bde83 	.word	0x431bde83
 8000bbc:	20002380 	.word	0x20002380
 8000bc0:	40012c00 	.word	0x40012c00

08000bc4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bc4:	4770      	bx	lr

08000bc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc6:	e7fe      	b.n	8000bc6 <HardFault_Handler>

08000bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc8:	e7fe      	b.n	8000bc8 <MemManage_Handler>

08000bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bca:	e7fe      	b.n	8000bca <BusFault_Handler>

08000bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bcc:	e7fe      	b.n	8000bcc <UsageFault_Handler>

08000bce <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bce:	4770      	bx	lr

08000bd0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000bd2:	4802      	ldr	r0, [pc, #8]	; (8000bdc <DMA1_Channel1_IRQHandler+0xc>)
 8000bd4:	f000 ffdb 	bl	8001b8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bd8:	bd08      	pop	{r3, pc}
 8000bda:	bf00      	nop
 8000bdc:	20002114 	.word	0x20002114

08000be0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000be0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000be2:	4802      	ldr	r0, [pc, #8]	; (8000bec <TIM1_UP_TIM16_IRQHandler+0xc>)
 8000be4:	f003 f9c7 	bl	8003f76 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000be8:	bd08      	pop	{r3, pc}
 8000bea:	bf00      	nop
 8000bec:	20002380 	.word	0x20002380

08000bf0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bf0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bf2:	4802      	ldr	r0, [pc, #8]	; (8000bfc <TIM2_IRQHandler+0xc>)
 8000bf4:	f003 f9bf 	bl	8003f76 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bf8:	bd08      	pop	{r3, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20002450 	.word	0x20002450

08000c00 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8000c00:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000c02:	4802      	ldr	r0, [pc, #8]	; (8000c0c <I2C1_EV_IRQHandler+0xc>)
 8000c04:	f001 fa72 	bl	80020ec <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000c08:	bd08      	pop	{r3, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20002180 	.word	0x20002180

08000c10 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000c10:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000c12:	4802      	ldr	r0, [pc, #8]	; (8000c1c <SPI3_IRQHandler+0xc>)
 8000c14:	f002 ff82 	bl	8003b1c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000c18:	bd08      	pop	{r3, pc}
 8000c1a:	bf00      	nop
 8000c1c:	2000231c 	.word	0x2000231c

08000c20 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <SystemInit+0x18>)
 8000c22:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000c26:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000c2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c32:	609a      	str	r2, [r3, #8]
#endif
}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <HAL_ADC_ConvCpltCallback>:
	}
}

volatile uint8_t complete = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000c3c:	b508      	push	{r3, lr}
	complete++;
 8000c3e:	4a08      	ldr	r2, [pc, #32]	; (8000c60 <HAL_ADC_ConvCpltCallback+0x24>)
 8000c40:	7813      	ldrb	r3, [r2, #0]
 8000c42:	3301      	adds	r3, #1
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	7013      	strb	r3, [r2, #0]

	// notify ThermopileTask that conversion is complete
	while( HAL_ADC_Stop(&hadc1) != HAL_OK);
 8000c48:	4806      	ldr	r0, [pc, #24]	; (8000c64 <HAL_ADC_ConvCpltCallback+0x28>)
 8000c4a:	f000 fc0d 	bl	8001468 <HAL_ADC_Stop>
 8000c4e:	2800      	cmp	r0, #0
 8000c50:	d1fa      	bne.n	8000c48 <HAL_ADC_ConvCpltCallback+0xc>
	osThreadFlagsSet(thermopileTaskHandle, 0x00000004U);
 8000c52:	2104      	movs	r1, #4
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000c56:	6818      	ldr	r0, [r3, #0]
 8000c58:	f003 fcba 	bl	80045d0 <osThreadFlagsSet>

}
 8000c5c:	bd08      	pop	{r3, pc}
 8000c5e:	bf00      	nop
 8000c60:	20000036 	.word	0x20000036
 8000c64:	200020c4 	.word	0x200020c4
 8000c68:	20002178 	.word	0x20002178

08000c6c <HAL_ADC_ConvHalfCpltCallback>:
//	memcpy(blinkMsgBuffer_1.data, &(blink_buffer), 100);
//	blinkMsgBuffer_1.tick_ms = HAL_GetTick();
//	blink_ptr = &blink_buffer;
//	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);

}
 8000c6c:	4770      	bx	lr
	...

08000c70 <HAL_ADC_ErrorCallback>:

volatile uint8_t i = 0;
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
  i++;
 8000c70:	4a02      	ldr	r2, [pc, #8]	; (8000c7c <HAL_ADC_ErrorCallback+0xc>)
 8000c72:	7813      	ldrb	r3, [r2, #0]
 8000c74:	3301      	adds	r3, #1
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	7013      	strb	r3, [r2, #0]
}
 8000c7a:	4770      	bx	lr
 8000c7c:	20000037 	.word	0x20000037

08000c80 <SwitchTemperatureSensor>:
//}

/*
 * Helper Functions
 */
void SwitchTemperatureSensor(sensorChoice sense){
 8000c80:	b500      	push	{lr}
 8000c82:	b083      	sub	sp, #12

	uint8_t packet[2] = {0};
 8000c84:	2300      	movs	r3, #0
 8000c86:	f8ad 3004 	strh.w	r3, [sp, #4]

	packet[0] = LMP91051_CFG_REG;

	if(sense == nose){
 8000c8a:	2801      	cmp	r0, #1
 8000c8c:	d01b      	beq.n	8000cc6 <SwitchTemperatureSensor+0x46>
		packet[1] = TP_NOSE_SEL | PGA1_EN | PGA2_EN | GAIN2_8 | GAIN1_42 | CMN_MODE_1_15; //todo: add blocking semaphore so no LED conflict
	}
	else if(sense == temple){
 8000c8e:	b910      	cbnz	r0, 8000c96 <SwitchTemperatureSensor+0x16>
		packet[1] = TP_TEMPLE_SEL | PGA1_EN | PGA2_EN | GAIN2_8 | GAIN1_42 | CMN_MODE_1_15; //todo: add blocking semaphore so no LED conflict
 8000c90:	23e3      	movs	r3, #227	; 0xe3
 8000c92:	f88d 3005 	strb.w	r3, [sp, #5]
	}

	HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	2140      	movs	r1, #64	; 0x40
 8000c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c9e:	f001 f895 	bl	8001dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, packet, 2, 1);
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	2202      	movs	r2, #2
 8000ca6:	a901      	add	r1, sp, #4
 8000ca8:	4809      	ldr	r0, [pc, #36]	; (8000cd0 <SwitchTemperatureSensor+0x50>)
 8000caa:	f002 fe47 	bl	800393c <HAL_SPI_Transmit>
	HAL_Delay(2);
 8000cae:	2002      	movs	r0, #2
 8000cb0:	f000 f9b6 	bl	8001020 <HAL_Delay>
	HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2140      	movs	r1, #64	; 0x40
 8000cb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cbc:	f001 f886 	bl	8001dcc <HAL_GPIO_WritePin>
}
 8000cc0:	b003      	add	sp, #12
 8000cc2:	f85d fb04 	ldr.w	pc, [sp], #4
		packet[1] = TP_NOSE_SEL | PGA1_EN | PGA2_EN | GAIN2_8 | GAIN1_42 | CMN_MODE_1_15; //todo: add blocking semaphore so no LED conflict
 8000cc6:	2363      	movs	r3, #99	; 0x63
 8000cc8:	f88d 3005 	strb.w	r3, [sp, #5]
 8000ccc:	e7e3      	b.n	8000c96 <SwitchTemperatureSensor+0x16>
 8000cce:	bf00      	nop
 8000cd0:	2000231c 	.word	0x2000231c

08000cd4 <Setup_LMP91051>:

void Setup_LMP91051(void){
 8000cd4:	b500      	push	{lr}
 8000cd6:	b083      	sub	sp, #12
  uint8_t packet[2];
  packet[0] = LMP91051_CFG_REG;
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f88d 2004 	strb.w	r2, [sp, #4]
  packet[1] = TP_NOSE_SEL | PGA1_EN | PGA2_EN | GAIN2_8 | GAIN1_250 | CMN_MODE_1_15; //todo: add blocking semaphore so no LED conflict
 8000cde:	2362      	movs	r3, #98	; 0x62
 8000ce0:	f88d 3005 	strb.w	r3, [sp, #5]

  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_RESET);
 8000ce4:	2140      	movs	r1, #64	; 0x40
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cea:	f001 f86f 	bl	8001dcc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, packet, 2, 1);
 8000cee:	2301      	movs	r3, #1
 8000cf0:	2202      	movs	r2, #2
 8000cf2:	a901      	add	r1, sp, #4
 8000cf4:	4807      	ldr	r0, [pc, #28]	; (8000d14 <Setup_LMP91051+0x40>)
 8000cf6:	f002 fe21 	bl	800393c <HAL_SPI_Transmit>
  HAL_Delay(2);
 8000cfa:	2002      	movs	r0, #2
 8000cfc:	f000 f990 	bl	8001020 <HAL_Delay>
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
 8000d00:	2201      	movs	r2, #1
 8000d02:	2140      	movs	r1, #64	; 0x40
 8000d04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d08:	f001 f860 	bl	8001dcc <HAL_GPIO_WritePin>
}
 8000d0c:	b003      	add	sp, #12
 8000d0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d12:	bf00      	nop
 8000d14:	2000231c 	.word	0x2000231c

08000d18 <ThermopileTask>:
void ThermopileTask(void *argument){
 8000d18:	b538      	push	{r3, r4, r5, lr}
  Setup_LMP91051();
 8000d1a:	f7ff ffdb 	bl	8000cd4 <Setup_LMP91051>
		evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 8000d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d22:	2100      	movs	r1, #0
 8000d24:	2001      	movs	r0, #1
 8000d26:	f003 fcd9 	bl	80046dc <osThreadFlagsWait>
 8000d2a:	4604      	mov	r4, r0
		if (evt == 0x00000001U)  {
 8000d2c:	2801      	cmp	r0, #1
 8000d2e:	d1f6      	bne.n	8000d1e <ThermopileTask+0x6>
			HAL_TIM_Base_Start(&htim6);
 8000d30:	4836      	ldr	r0, [pc, #216]	; (8000e0c <ThermopileTask+0xf4>)
 8000d32:	f003 f8d5 	bl	8003ee0 <HAL_TIM_Base_Start>
 8000d36:	e054      	b.n	8000de2 <ThermopileTask+0xca>
					evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 8000d38:	f04f 32ff 	mov.w	r2, #4294967295
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2006      	movs	r0, #6
 8000d40:	f003 fccc 	bl	80046dc <osThreadFlagsWait>
 8000d44:	4604      	mov	r4, r0
					while( HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer, 3) != HAL_OK)
 8000d46:	2203      	movs	r2, #3
 8000d48:	4931      	ldr	r1, [pc, #196]	; (8000e10 <ThermopileTask+0xf8>)
 8000d4a:	4832      	ldr	r0, [pc, #200]	; (8000e14 <ThermopileTask+0xfc>)
 8000d4c:	f000 fbb2 	bl	80014b4 <HAL_ADC_Start_DMA>
 8000d50:	2800      	cmp	r0, #0
 8000d52:	d1f1      	bne.n	8000d38 <ThermopileTask+0x20>
					if( (evt & 0x00000002U) == 0x00000002U) break;
 8000d54:	f014 0f02 	tst.w	r4, #2
 8000d58:	d139      	bne.n	8000dce <ThermopileTask+0xb6>
					tempData.nose[i].tick_ms = HAL_GetTick();
 8000d5a:	f000 f95b 	bl	8001014 <HAL_GetTick>
 8000d5e:	492e      	ldr	r1, [pc, #184]	; (8000e18 <ThermopileTask+0x100>)
 8000d60:	1d6c      	adds	r4, r5, #5
 8000d62:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8000d66:	6058      	str	r0, [r3, #4]
					tempData.nose[i].thermopile = buffer.thermopile;
 8000d68:	4a29      	ldr	r2, [pc, #164]	; (8000e10 <ThermopileTask+0xf8>)
 8000d6a:	8810      	ldrh	r0, [r2, #0]
 8000d6c:	f821 0034 	strh.w	r0, [r1, r4, lsl #3]
					tempData.nose[i].thermistor = buffer.nose_thermistor;
 8000d70:	8892      	ldrh	r2, [r2, #4]
 8000d72:	805a      	strh	r2, [r3, #2]
					SwitchTemperatureSensor(temple);
 8000d74:	2000      	movs	r0, #0
 8000d76:	f7ff ff83 	bl	8000c80 <SwitchTemperatureSensor>
					HAL_Delay(1);
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f000 f950 	bl	8001020 <HAL_Delay>
					while( HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer, 3) != HAL_OK);
 8000d80:	2203      	movs	r2, #3
 8000d82:	4923      	ldr	r1, [pc, #140]	; (8000e10 <ThermopileTask+0xf8>)
 8000d84:	4823      	ldr	r0, [pc, #140]	; (8000e14 <ThermopileTask+0xfc>)
 8000d86:	f000 fb95 	bl	80014b4 <HAL_ADC_Start_DMA>
 8000d8a:	2800      	cmp	r0, #0
 8000d8c:	d1f8      	bne.n	8000d80 <ThermopileTask+0x68>
					evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 8000d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d92:	2100      	movs	r1, #0
 8000d94:	2006      	movs	r0, #6
 8000d96:	f003 fca1 	bl	80046dc <osThreadFlagsWait>
 8000d9a:	4604      	mov	r4, r0
					if( (evt & 0x00000002U) == 0x00000002U) break;
 8000d9c:	f010 0f02 	tst.w	r0, #2
 8000da0:	d115      	bne.n	8000dce <ThermopileTask+0xb6>
					tempData.temple[i].tick_ms = HAL_GetTick();
 8000da2:	f000 f937 	bl	8001014 <HAL_GetTick>
 8000da6:	491c      	ldr	r1, [pc, #112]	; (8000e18 <ThermopileTask+0x100>)
 8000da8:	eb01 03c5 	add.w	r3, r1, r5, lsl #3
 8000dac:	6058      	str	r0, [r3, #4]
					tempData.temple[i].thermopile = buffer.thermopile;
 8000dae:	4a18      	ldr	r2, [pc, #96]	; (8000e10 <ThermopileTask+0xf8>)
 8000db0:	8810      	ldrh	r0, [r2, #0]
 8000db2:	f821 0035 	strh.w	r0, [r1, r5, lsl #3]
					tempData.temple[i].thermistor = buffer.temple_thermistor;
 8000db6:	8852      	ldrh	r2, [r2, #2]
 8000db8:	805a      	strh	r2, [r3, #2]
				for(int i = 0; i < NUM_THERM_SAMPLES; i++){
 8000dba:	3501      	adds	r5, #1
 8000dbc:	2d04      	cmp	r5, #4
 8000dbe:	dc06      	bgt.n	8000dce <ThermopileTask+0xb6>
					SwitchTemperatureSensor(nose);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f7ff ff5d 	bl	8000c80 <SwitchTemperatureSensor>
					HAL_Delay(1);
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	f000 f92a 	bl	8001020 <HAL_Delay>
					while( HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer, 3) != HAL_OK)
 8000dcc:	e7bb      	b.n	8000d46 <ThermopileTask+0x2e>
				if( (evt & 0x00000002U) == 0x00000002U){
 8000dce:	f014 0f02 	tst.w	r4, #2
 8000dd2:	d108      	bne.n	8000de6 <ThermopileTask+0xce>
					osMessageQueuePut(thermMsgQueueHandle, &tempData, 0U, 0);
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	490f      	ldr	r1, [pc, #60]	; (8000e18 <ThermopileTask+0x100>)
 8000dda:	4810      	ldr	r0, [pc, #64]	; (8000e1c <ThermopileTask+0x104>)
 8000ddc:	6800      	ldr	r0, [r0, #0]
 8000dde:	f003 fd65 	bl	80048ac <osMessageQueuePut>
				for(int i = 0; i < NUM_THERM_SAMPLES; i++){
 8000de2:	2500      	movs	r5, #0
 8000de4:	e7ea      	b.n	8000dbc <ThermopileTask+0xa4>
				HAL_ADC_Stop_DMA(&hadc1);
 8000de6:	4c0b      	ldr	r4, [pc, #44]	; (8000e14 <ThermopileTask+0xfc>)
 8000de8:	4620      	mov	r0, r4
 8000dea:	f000 fbcf 	bl	800158c <HAL_ADC_Stop_DMA>
				HAL_ADC_Stop(&hadc1);
 8000dee:	4620      	mov	r0, r4
 8000df0:	f000 fb3a 	bl	8001468 <HAL_ADC_Stop>
				HAL_TIM_Base_Stop(&htim6);
 8000df4:	4805      	ldr	r0, [pc, #20]	; (8000e0c <ThermopileTask+0xf4>)
 8000df6:	f003 f88b 	bl	8003f10 <HAL_TIM_Base_Stop>
				osMessageQueueReset(thermMsgQueueHandle);
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <ThermopileTask+0x104>)
 8000dfc:	6818      	ldr	r0, [r3, #0]
 8000dfe:	f003 fe13 	bl	8004a28 <osMessageQueueReset>
				osThreadFlagsClear(0x0000000EU);
 8000e02:	200e      	movs	r0, #14
 8000e04:	f003 fc2c 	bl	8004660 <osThreadFlagsClear>
}
 8000e08:	bd38      	pop	{r3, r4, r5, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20002410 	.word	0x20002410
 8000e10:	20000030 	.word	0x20000030
 8000e14:	200020c4 	.word	0x200020c4
 8000e18:	200023c0 	.word	0x200023c0
 8000e1c:	20002164 	.word	0x20002164

08000e20 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000e20:	b500      	push	{lr}
 8000e22:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e24:	2300      	movs	r3, #0
 8000e26:	930a      	str	r3, [sp, #40]	; 0x28
 8000e28:	930b      	str	r3, [sp, #44]	; 0x2c
 8000e2a:	930c      	str	r3, [sp, #48]	; 0x30
 8000e2c:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e2e:	9307      	str	r3, [sp, #28]
 8000e30:	9308      	str	r3, [sp, #32]
 8000e32:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	9301      	str	r3, [sp, #4]
 8000e38:	9302      	str	r3, [sp, #8]
 8000e3a:	9303      	str	r3, [sp, #12]
 8000e3c:	9304      	str	r3, [sp, #16]
 8000e3e:	9305      	str	r3, [sp, #20]
 8000e40:	9306      	str	r3, [sp, #24]

  htim2.Instance = TIM2;
 8000e42:	4822      	ldr	r0, [pc, #136]	; (8000ecc <MX_TIM2_Init+0xac>)
 8000e44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e48:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 31999;
 8000e4a:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000e4e:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e50:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4;
 8000e52:	2204      	movs	r2, #4
 8000e54:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e56:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e58:	2380      	movs	r3, #128	; 0x80
 8000e5a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e5c:	f003 f998 	bl	8004190 <HAL_TIM_Base_Init>
 8000e60:	bb20      	cbnz	r0, 8000eac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e62:	a90e      	add	r1, sp, #56	; 0x38
 8000e64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e68:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e6c:	4817      	ldr	r0, [pc, #92]	; (8000ecc <MX_TIM2_Init+0xac>)
 8000e6e:	f003 fa49 	bl	8004304 <HAL_TIM_ConfigClockSource>
 8000e72:	b9f0      	cbnz	r0, 8000eb2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8000e74:	4815      	ldr	r0, [pc, #84]	; (8000ecc <MX_TIM2_Init+0xac>)
 8000e76:	f003 f9a4 	bl	80041c2 <HAL_TIM_OC_Init>
 8000e7a:	b9e8      	cbnz	r0, 8000eb8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e7c:	2320      	movs	r3, #32
 8000e7e:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e80:	2300      	movs	r3, #0
 8000e82:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e84:	a907      	add	r1, sp, #28
 8000e86:	4811      	ldr	r0, [pc, #68]	; (8000ecc <MX_TIM2_Init+0xac>)
 8000e88:	f003 faaa 	bl	80043e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e8c:	b9b8      	cbnz	r0, 8000ebe <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 10;
 8000e92:	220a      	movs	r2, #10
 8000e94:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e96:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e98:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e9a:	2204      	movs	r2, #4
 8000e9c:	4669      	mov	r1, sp
 8000e9e:	480b      	ldr	r0, [pc, #44]	; (8000ecc <MX_TIM2_Init+0xac>)
 8000ea0:	f003 f9e8 	bl	8004274 <HAL_TIM_OC_ConfigChannel>
 8000ea4:	b970      	cbnz	r0, 8000ec4 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
  }

}
 8000ea6:	b00f      	add	sp, #60	; 0x3c
 8000ea8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000eac:	f7ff fc9a 	bl	80007e4 <Error_Handler>
 8000eb0:	e7d7      	b.n	8000e62 <MX_TIM2_Init+0x42>
    Error_Handler();
 8000eb2:	f7ff fc97 	bl	80007e4 <Error_Handler>
 8000eb6:	e7dd      	b.n	8000e74 <MX_TIM2_Init+0x54>
    Error_Handler();
 8000eb8:	f7ff fc94 	bl	80007e4 <Error_Handler>
 8000ebc:	e7de      	b.n	8000e7c <MX_TIM2_Init+0x5c>
    Error_Handler();
 8000ebe:	f7ff fc91 	bl	80007e4 <Error_Handler>
 8000ec2:	e7e4      	b.n	8000e8e <MX_TIM2_Init+0x6e>
    Error_Handler();
 8000ec4:	f7ff fc8e 	bl	80007e4 <Error_Handler>
}
 8000ec8:	e7ed      	b.n	8000ea6 <MX_TIM2_Init+0x86>
 8000eca:	bf00      	nop
 8000ecc:	20002450 	.word	0x20002450

08000ed0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000ed0:	b500      	push	{lr}
 8000ed2:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	9301      	str	r3, [sp, #4]
 8000ed8:	9302      	str	r3, [sp, #8]
 8000eda:	9303      	str	r3, [sp, #12]

  htim6.Instance = TIM6;
 8000edc:	480f      	ldr	r0, [pc, #60]	; (8000f1c <MX_TIM6_Init+0x4c>)
 8000ede:	4a10      	ldr	r2, [pc, #64]	; (8000f20 <MX_TIM6_Init+0x50>)
 8000ee0:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 31999;
 8000ee2:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000ee6:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee8:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 49;
 8000eea:	2231      	movs	r2, #49	; 0x31
 8000eec:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eee:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ef0:	f003 f94e 	bl	8004190 <HAL_TIM_Base_Init>
 8000ef4:	b958      	cbnz	r0, 8000f0e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ef6:	2320      	movs	r3, #32
 8000ef8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000efa:	2300      	movs	r3, #0
 8000efc:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000efe:	a901      	add	r1, sp, #4
 8000f00:	4806      	ldr	r0, [pc, #24]	; (8000f1c <MX_TIM6_Init+0x4c>)
 8000f02:	f003 fa6d 	bl	80043e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f06:	b928      	cbnz	r0, 8000f14 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
  }

}
 8000f08:	b005      	add	sp, #20
 8000f0a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f0e:	f7ff fc69 	bl	80007e4 <Error_Handler>
 8000f12:	e7f0      	b.n	8000ef6 <MX_TIM6_Init+0x26>
    Error_Handler();
 8000f14:	f7ff fc66 	bl	80007e4 <Error_Handler>
}
 8000f18:	e7f6      	b.n	8000f08 <MX_TIM6_Init+0x38>
 8000f1a:	bf00      	nop
 8000f1c:	20002410 	.word	0x20002410
 8000f20:	40001000 	.word	0x40001000

08000f24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f24:	b500      	push	{lr}
 8000f26:	b083      	sub	sp, #12

  if(tim_baseHandle->Instance==TIM2)
 8000f28:	6803      	ldr	r3, [r0, #0]
 8000f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f2e:	d005      	beq.n	8000f3c <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM6)
 8000f30:	4a12      	ldr	r2, [pc, #72]	; (8000f7c <HAL_TIM_Base_MspInit+0x58>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d016      	beq.n	8000f64 <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000f36:	b003      	add	sp, #12
 8000f38:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f3c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000f40:	69da      	ldr	r2, [r3, #28]
 8000f42:	f042 0201 	orr.w	r2, r2, #1
 8000f46:	61da      	str	r2, [r3, #28]
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2105      	movs	r1, #5
 8000f56:	201c      	movs	r0, #28
 8000f58:	f000 fd06 	bl	8001968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f5c:	201c      	movs	r0, #28
 8000f5e:	f000 fd37 	bl	80019d0 <HAL_NVIC_EnableIRQ>
 8000f62:	e7e8      	b.n	8000f36 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000f64:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_TIM_Base_MspInit+0x5c>)
 8000f66:	69da      	ldr	r2, [r3, #28]
 8000f68:	f042 0210 	orr.w	r2, r2, #16
 8000f6c:	61da      	str	r2, [r3, #28]
 8000f6e:	69db      	ldr	r3, [r3, #28]
 8000f70:	f003 0310 	and.w	r3, r3, #16
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	9b01      	ldr	r3, [sp, #4]
}
 8000f78:	e7dd      	b.n	8000f36 <HAL_TIM_Base_MspInit+0x12>
 8000f7a:	bf00      	nop
 8000f7c:	40001000 	.word	0x40001000
 8000f80:	40021000 	.word	0x40021000

08000f84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fbc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f88:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f8a:	e003      	b.n	8000f94 <LoopCopyDataInit>

08000f8c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f8e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f90:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f92:	3104      	adds	r1, #4

08000f94 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f94:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f96:	4b0c      	ldr	r3, [pc, #48]	; (8000fc8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f98:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f9a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f9c:	d3f6      	bcc.n	8000f8c <CopyDataInit>
	ldr	r2, =_sbss
 8000f9e:	4a0b      	ldr	r2, [pc, #44]	; (8000fcc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fa0:	e002      	b.n	8000fa8 <LoopFillZerobss>

08000fa2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fa2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fa4:	f842 3b04 	str.w	r3, [r2], #4

08000fa8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fa8:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <LoopForever+0x16>)
	cmp	r2, r3
 8000faa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fac:	d3f9      	bcc.n	8000fa2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fae:	f7ff fe37 	bl	8000c20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fb2:	f005 fcc3 	bl	800693c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fb6:	f7ff fbed 	bl	8000794 <main>

08000fba <LoopForever>:

LoopForever:
    b LoopForever
 8000fba:	e7fe      	b.n	8000fba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fbc:	20004000 	.word	0x20004000
	ldr	r3, =_sidata
 8000fc0:	08006a54 	.word	0x08006a54
	ldr	r0, =_sdata
 8000fc4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fc8:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000fcc:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000fd0:	200024d4 	.word	0x200024d4

08000fd4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fd4:	e7fe      	b.n	8000fd4 <ADC1_IRQHandler>
	...

08000fd8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fda:	4a07      	ldr	r2, [pc, #28]	; (8000ff8 <HAL_Init+0x20>)
 8000fdc:	6813      	ldr	r3, [r2, #0]
 8000fde:	f043 0310 	orr.w	r3, r3, #16
 8000fe2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fe4:	2003      	movs	r0, #3
 8000fe6:	f000 fcad 	bl	8001944 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fea:	2000      	movs	r0, #0
 8000fec:	f7ff fdae 	bl	8000b4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ff0:	f7ff fd8c 	bl	8000b0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	bd08      	pop	{r3, pc}
 8000ff8:	40022000 	.word	0x40022000

08000ffc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ffc:	4a03      	ldr	r2, [pc, #12]	; (800100c <HAL_IncTick+0x10>)
 8000ffe:	6811      	ldr	r1, [r2, #0]
 8001000:	4b03      	ldr	r3, [pc, #12]	; (8001010 <HAL_IncTick+0x14>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	440b      	add	r3, r1
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20002490 	.word	0x20002490
 8001010:	20000004 	.word	0x20000004

08001014 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001014:	4b01      	ldr	r3, [pc, #4]	; (800101c <HAL_GetTick+0x8>)
 8001016:	6818      	ldr	r0, [r3, #0]
}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	20002490 	.word	0x20002490

08001020 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001020:	b538      	push	{r3, r4, r5, lr}
 8001022:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001024:	f7ff fff6 	bl	8001014 <HAL_GetTick>
 8001028:	4605      	mov	r5, r0
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800102a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800102e:	d002      	beq.n	8001036 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <HAL_Delay+0x24>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001036:	f7ff ffed 	bl	8001014 <HAL_GetTick>
 800103a:	1b40      	subs	r0, r0, r5
 800103c:	42a0      	cmp	r0, r4
 800103e:	d3fa      	bcc.n	8001036 <HAL_Delay+0x16>
  {
  }
}
 8001040:	bd38      	pop	{r3, r4, r5, pc}
 8001042:	bf00      	nop
 8001044:	20000004 	.word	0x20000004

08001048 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001048:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800104a:	6802      	ldr	r2, [r0, #0]
 800104c:	6893      	ldr	r3, [r2, #8]
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b01      	cmp	r3, #1
 8001054:	d001      	beq.n	800105a <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001056:	2000      	movs	r0, #0
}
 8001058:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800105a:	6813      	ldr	r3, [r2, #0]
 800105c:	f013 0f01 	tst.w	r3, #1
 8001060:	d02f      	beq.n	80010c2 <ADC_Disable+0x7a>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001062:	6893      	ldr	r3, [r2, #8]
 8001064:	f003 030d 	and.w	r3, r3, #13
 8001068:	2b01      	cmp	r3, #1
 800106a:	d009      	beq.n	8001080 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800106c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800106e:	f043 0310 	orr.w	r3, r3, #16
 8001072:	6403      	str	r3, [r0, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001074:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6443      	str	r3, [r0, #68]	; 0x44
      return HAL_ERROR;
 800107c:	2001      	movs	r0, #1
 800107e:	e7eb      	b.n	8001058 <ADC_Disable+0x10>
 8001080:	4604      	mov	r4, r0
      __HAL_ADC_DISABLE(hadc);
 8001082:	6893      	ldr	r3, [r2, #8]
 8001084:	f043 0302 	orr.w	r3, r3, #2
 8001088:	6093      	str	r3, [r2, #8]
 800108a:	6803      	ldr	r3, [r0, #0]
 800108c:	2203      	movs	r2, #3
 800108e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001090:	f7ff ffc0 	bl	8001014 <HAL_GetTick>
 8001094:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	f013 0f01 	tst.w	r3, #1
 800109e:	d00e      	beq.n	80010be <ADC_Disable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80010a0:	f7ff ffb8 	bl	8001014 <HAL_GetTick>
 80010a4:	1b40      	subs	r0, r0, r5
 80010a6:	2802      	cmp	r0, #2
 80010a8:	d9f5      	bls.n	8001096 <ADC_Disable+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010ac:	f043 0310 	orr.w	r3, r3, #16
 80010b0:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	6463      	str	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 80010ba:	2001      	movs	r0, #1
 80010bc:	e7cc      	b.n	8001058 <ADC_Disable+0x10>
  return HAL_OK;
 80010be:	2000      	movs	r0, #0
 80010c0:	e7ca      	b.n	8001058 <ADC_Disable+0x10>
 80010c2:	2000      	movs	r0, #0
 80010c4:	e7c8      	b.n	8001058 <ADC_Disable+0x10>
	...

080010c8 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80010c8:	6803      	ldr	r3, [r0, #0]
 80010ca:	689a      	ldr	r2, [r3, #8]
 80010cc:	f012 0f0c 	tst.w	r2, #12
 80010d0:	d061      	beq.n	8001196 <ADC_ConversionStop+0xce>
{
 80010d2:	b570      	push	{r4, r5, r6, lr}
 80010d4:	4604      	mov	r4, r0
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 80010d6:	68da      	ldr	r2, [r3, #12]
 80010d8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80010dc:	d004      	beq.n	80010e8 <ADC_ConversionStop+0x20>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80010de:	8b00      	ldrh	r0, [r0, #24]
 80010e0:	f240 1201 	movw	r2, #257	; 0x101
 80010e4:	4290      	cmp	r0, r2
 80010e6:	d042      	beq.n	800116e <ADC_ConversionStop+0xa6>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80010e8:	2960      	cmp	r1, #96	; 0x60
 80010ea:	d00c      	beq.n	8001106 <ADC_ConversionStop+0x3e>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80010ec:	6823      	ldr	r3, [r4, #0]
 80010ee:	689a      	ldr	r2, [r3, #8]
 80010f0:	f012 0f04 	tst.w	r2, #4
 80010f4:	d007      	beq.n	8001106 <ADC_ConversionStop+0x3e>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80010f6:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80010f8:	f012 0f02 	tst.w	r2, #2
 80010fc:	d103      	bne.n	8001106 <ADC_ConversionStop+0x3e>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	f042 0210 	orr.w	r2, r2, #16
 8001104:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8001106:	290c      	cmp	r1, #12
 8001108:	d00c      	beq.n	8001124 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	689a      	ldr	r2, [r3, #8]
 800110e:	f012 0f08 	tst.w	r2, #8
 8001112:	d007      	beq.n	8001124 <ADC_ConversionStop+0x5c>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8001114:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001116:	f012 0f02 	tst.w	r2, #2
 800111a:	d103      	bne.n	8001124 <ADC_ConversionStop+0x5c>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 800111c:	689a      	ldr	r2, [r3, #8]
 800111e:	f042 0220 	orr.w	r2, r2, #32
 8001122:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8001124:	2960      	cmp	r1, #96	; 0x60
 8001126:	d032      	beq.n	800118e <ADC_ConversionStop+0xc6>
 8001128:	296c      	cmp	r1, #108	; 0x6c
 800112a:	d12e      	bne.n	800118a <ADC_ConversionStop+0xc2>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800112c:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800112e:	f7ff ff71 	bl	8001014 <HAL_GetTick>
 8001132:	4606      	mov	r6, r0
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001134:	6823      	ldr	r3, [r4, #0]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	422b      	tst	r3, r5
 800113a:	d02a      	beq.n	8001192 <ADC_ConversionStop+0xca>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800113c:	f7ff ff6a 	bl	8001014 <HAL_GetTick>
 8001140:	1b80      	subs	r0, r0, r6
 8001142:	280b      	cmp	r0, #11
 8001144:	d9f6      	bls.n	8001134 <ADC_ConversionStop+0x6c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001146:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001148:	f043 0310 	orr.w	r3, r3, #16
 800114c:	6423      	str	r3, [r4, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800114e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6463      	str	r3, [r4, #68]	; 0x44
        
        return HAL_ERROR;
 8001156:	2001      	movs	r0, #1
 8001158:	e01c      	b.n	8001194 <ADC_ConversionStop+0xcc>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800115a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800115c:	f043 0310 	orr.w	r3, r3, #16
 8001160:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001162:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 800116a:	2001      	movs	r0, #1
 800116c:	e012      	b.n	8001194 <ADC_ConversionStop+0xcc>
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800116e:	2200      	movs	r2, #0
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8001170:	6819      	ldr	r1, [r3, #0]
 8001172:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001176:	d104      	bne.n	8001182 <ADC_ConversionStop+0xba>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8001178:	4908      	ldr	r1, [pc, #32]	; (800119c <ADC_ConversionStop+0xd4>)
 800117a:	428a      	cmp	r2, r1
 800117c:	d8ed      	bhi.n	800115a <ADC_ConversionStop+0x92>
        Conversion_Timeout_CPU_cycles ++;
 800117e:	3201      	adds	r2, #1
 8001180:	e7f6      	b.n	8001170 <ADC_ConversionStop+0xa8>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001182:	2240      	movs	r2, #64	; 0x40
 8001184:	601a      	str	r2, [r3, #0]
      ConversionGroup = ADC_REGULAR_GROUP;
 8001186:	210c      	movs	r1, #12
 8001188:	e7b0      	b.n	80010ec <ADC_ConversionStop+0x24>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800118a:	2504      	movs	r5, #4
        break;
 800118c:	e7cf      	b.n	800112e <ADC_ConversionStop+0x66>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800118e:	2508      	movs	r5, #8
 8001190:	e7cd      	b.n	800112e <ADC_ConversionStop+0x66>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001192:	2000      	movs	r0, #0
}
 8001194:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001196:	2000      	movs	r0, #0
}
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	000993ff 	.word	0x000993ff

080011a0 <ADC_Enable>:
{
 80011a0:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011a2:	6802      	ldr	r2, [r0, #0]
 80011a4:	6893      	ldr	r3, [r2, #8]
 80011a6:	f003 0303 	and.w	r3, r3, #3
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d00d      	beq.n	80011ca <ADC_Enable+0x2a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80011ae:	6891      	ldr	r1, [r2, #8]
 80011b0:	4b18      	ldr	r3, [pc, #96]	; (8001214 <ADC_Enable+0x74>)
 80011b2:	4219      	tst	r1, r3
 80011b4:	d00f      	beq.n	80011d6 <ADC_Enable+0x36>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80011b8:	f043 0310 	orr.w	r3, r3, #16
 80011bc:	6403      	str	r3, [r0, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011be:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	6443      	str	r3, [r0, #68]	; 0x44
      return HAL_ERROR;
 80011c6:	2001      	movs	r0, #1
}
 80011c8:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011ca:	6813      	ldr	r3, [r2, #0]
 80011cc:	f013 0f01 	tst.w	r3, #1
 80011d0:	d0ed      	beq.n	80011ae <ADC_Enable+0xe>
  return HAL_OK;
 80011d2:	2000      	movs	r0, #0
 80011d4:	e7f8      	b.n	80011c8 <ADC_Enable+0x28>
 80011d6:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 80011d8:	6893      	ldr	r3, [r2, #8]
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 80011e0:	f7ff ff18 	bl	8001014 <HAL_GetTick>
 80011e4:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80011e6:	6823      	ldr	r3, [r4, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f013 0f01 	tst.w	r3, #1
 80011ee:	d10e      	bne.n	800120e <ADC_Enable+0x6e>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80011f0:	f7ff ff10 	bl	8001014 <HAL_GetTick>
 80011f4:	1b40      	subs	r0, r0, r5
 80011f6:	2802      	cmp	r0, #2
 80011f8:	d9f5      	bls.n	80011e6 <ADC_Enable+0x46>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011fc:	f043 0310 	orr.w	r3, r3, #16
 8001200:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001202:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6463      	str	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 800120a:	2001      	movs	r0, #1
 800120c:	e7dc      	b.n	80011c8 <ADC_Enable+0x28>
  return HAL_OK;
 800120e:	2000      	movs	r0, #0
 8001210:	e7da      	b.n	80011c8 <ADC_Enable+0x28>
 8001212:	bf00      	nop
 8001214:	8000003f 	.word	0x8000003f

08001218 <ADC_DMAError>:
{
 8001218:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800121a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800121c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800121e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001222:	6403      	str	r3, [r0, #64]	; 0x40
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001224:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001226:	f043 0304 	orr.w	r3, r3, #4
 800122a:	6443      	str	r3, [r0, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 800122c:	f7ff fd20 	bl	8000c70 <HAL_ADC_ErrorCallback>
}
 8001230:	bd08      	pop	{r3, pc}

08001232 <ADC_DMAHalfConvCplt>:
{
 8001232:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001234:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001236:	f7ff fd19 	bl	8000c6c <HAL_ADC_ConvHalfCpltCallback>
}
 800123a:	bd08      	pop	{r3, pc}

0800123c <ADC_DMAConvCplt>:
{
 800123c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800123e:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001242:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001246:	d003      	beq.n	8001250 <ADC_DMAConvCplt+0x14>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124c:	4798      	blx	r3
}
 800124e:	bd08      	pop	{r3, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001250:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001252:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001256:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	68d2      	ldr	r2, [r2, #12]
 800125c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001260:	d10d      	bne.n	800127e <ADC_DMAConvCplt+0x42>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001262:	7e5a      	ldrb	r2, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001264:	b95a      	cbnz	r2, 800127e <ADC_DMAConvCplt+0x42>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001266:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001268:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800126c:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800126e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001270:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001274:	d103      	bne.n	800127e <ADC_DMAConvCplt+0x42>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001276:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001278:	f042 0201 	orr.w	r2, r2, #1
 800127c:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fcdc 	bl	8000c3c <HAL_ADC_ConvCpltCallback>
 8001284:	e7e3      	b.n	800124e <ADC_DMAConvCplt+0x12>
	...

08001288 <HAL_ADC_Init>:
{
 8001288:	b530      	push	{r4, r5, lr}
 800128a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 800128c:	2300      	movs	r3, #0
 800128e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8001290:	2800      	cmp	r0, #0
 8001292:	f000 80df 	beq.w	8001454 <HAL_ADC_Init+0x1cc>
 8001296:	4604      	mov	r4, r0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001298:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800129a:	f013 0f10 	tst.w	r3, #16
 800129e:	d152      	bne.n	8001346 <HAL_ADC_Init+0xbe>
    if (hadc->State == HAL_ADC_STATE_RESET)
 80012a0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80012a2:	b1ab      	cbz	r3, 80012d0 <HAL_ADC_Init+0x48>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012a4:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80012a6:	6823      	ldr	r3, [r4, #0]
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80012ae:	d003      	beq.n	80012b8 <HAL_ADC_Init+0x30>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80012b0:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80012b2:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80012b6:	d047      	beq.n	8001348 <HAL_ADC_Init+0xc0>
      ADC_STATE_CLR_SET(hadc->State,
 80012b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012ba:	f023 0312 	bic.w	r3, r3, #18
 80012be:	f043 0310 	orr.w	r3, r3, #16
 80012c2:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	6463      	str	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 80012cc:	2001      	movs	r0, #1
 80012ce:	e03b      	b.n	8001348 <HAL_ADC_Init+0xc0>
      ADC_CLEAR_ERRORCODE(hadc);
 80012d0:	6443      	str	r3, [r0, #68]	; 0x44
      hadc->InjectionConfig.ChannelCount = 0U;
 80012d2:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80012d4:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->Lock = HAL_UNLOCKED;
 80012d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 80012da:	f7fe ffd1 	bl	8000280 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80012de:	6823      	ldr	r3, [r4, #0]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80012e6:	d001      	beq.n	80012ec <HAL_ADC_Init+0x64>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012e8:	2000      	movs	r0, #0
 80012ea:	e7dc      	b.n	80012a6 <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 80012ec:	4620      	mov	r0, r4
 80012ee:	f7ff feab 	bl	8001048 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f4:	f013 0f10 	tst.w	r3, #16
 80012f8:	d1d5      	bne.n	80012a6 <HAL_ADC_Init+0x1e>
 80012fa:	2800      	cmp	r0, #0
 80012fc:	d1d3      	bne.n	80012a6 <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 80012fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001300:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001304:	f023 0302 	bic.w	r3, r3, #2
 8001308:	f043 0302 	orr.w	r3, r3, #2
 800130c:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800130e:	6822      	ldr	r2, [r4, #0]
 8001310:	6893      	ldr	r3, [r2, #8]
 8001312:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001316:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001318:	6822      	ldr	r2, [r4, #0]
 800131a:	6893      	ldr	r3, [r2, #8]
 800131c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001320:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001322:	4b4d      	ldr	r3, [pc, #308]	; (8001458 <HAL_ADC_Init+0x1d0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a4d      	ldr	r2, [pc, #308]	; (800145c <HAL_ADC_Init+0x1d4>)
 8001328:	fba2 2303 	umull	r2, r3, r2, r3
 800132c:	0c9b      	lsrs	r3, r3, #18
 800132e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001332:	005a      	lsls	r2, r3, #1
 8001334:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001336:	e002      	b.n	800133e <HAL_ADC_Init+0xb6>
            wait_loop_index--;
 8001338:	9b01      	ldr	r3, [sp, #4]
 800133a:	3b01      	subs	r3, #1
 800133c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800133e:	9b01      	ldr	r3, [sp, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1f9      	bne.n	8001338 <HAL_ADC_Init+0xb0>
 8001344:	e7af      	b.n	80012a6 <HAL_ADC_Init+0x1e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001346:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001348:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800134a:	f013 0f10 	tst.w	r3, #16
 800134e:	d178      	bne.n	8001442 <HAL_ADC_Init+0x1ba>
 8001350:	2800      	cmp	r0, #0
 8001352:	d176      	bne.n	8001442 <HAL_ADC_Init+0x1ba>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001354:	6821      	ldr	r1, [r4, #0]
 8001356:	688a      	ldr	r2, [r1, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8001358:	f012 0204 	ands.w	r2, r2, #4
 800135c:	d171      	bne.n	8001442 <HAL_ADC_Init+0x1ba>
    ADC_STATE_CLR_SET(hadc->State,
 800135e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001360:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001364:	f043 0302 	orr.w	r3, r3, #2
 8001368:	6423      	str	r3, [r4, #64]	; 0x40
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800136a:	688b      	ldr	r3, [r1, #8]
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	2b01      	cmp	r3, #1
 8001372:	d045      	beq.n	8001400 <HAL_ADC_Init+0x178>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001374:	493a      	ldr	r1, [pc, #232]	; (8001460 <HAL_ADC_Init+0x1d8>)
 8001376:	688b      	ldr	r3, [r1, #8]
 8001378:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800137c:	6865      	ldr	r5, [r4, #4]
 800137e:	432b      	orrs	r3, r5
 8001380:	608b      	str	r3, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001382:	7e61      	ldrb	r1, [r4, #25]
 8001384:	034b      	lsls	r3, r1, #13
 8001386:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001388:	2d01      	cmp	r5, #1
 800138a:	d001      	beq.n	8001390 <HAL_ADC_Init+0x108>
 800138c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001390:	4313      	orrs	r3, r2
 8001392:	68e2      	ldr	r2, [r4, #12]
 8001394:	4313      	orrs	r3, r2
 8001396:	68a2      	ldr	r2, [r4, #8]
 8001398:	4313      	orrs	r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800139a:	f894 2020 	ldrb.w	r2, [r4, #32]
 800139e:	2a01      	cmp	r2, #1
 80013a0:	d033      	beq.n	800140a <HAL_ADC_Init+0x182>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013a2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80013a4:	2a01      	cmp	r2, #1
 80013a6:	d002      	beq.n	80013ae <HAL_ADC_Init+0x126>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80013a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80013aa:	430a      	orrs	r2, r1
 80013ac:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80013ae:	6822      	ldr	r2, [r4, #0]
 80013b0:	6891      	ldr	r1, [r2, #8]
 80013b2:	f011 0f0c 	tst.w	r1, #12
 80013b6:	d10c      	bne.n	80013d2 <HAL_ADC_Init+0x14a>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80013b8:	68d1      	ldr	r1, [r2, #12]
 80013ba:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80013be:	f021 0102 	bic.w	r1, r1, #2
 80013c2:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80013c4:	7e21      	ldrb	r1, [r4, #24]
 80013c6:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80013ca:	0052      	lsls	r2, r2, #1
 80013cc:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80013d0:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 80013d2:	6821      	ldr	r1, [r4, #0]
 80013d4:	68cd      	ldr	r5, [r1, #12]
 80013d6:	4a23      	ldr	r2, [pc, #140]	; (8001464 <HAL_ADC_Init+0x1dc>)
 80013d8:	402a      	ands	r2, r5
 80013da:	4313      	orrs	r3, r2
 80013dc:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80013de:	6923      	ldr	r3, [r4, #16]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d025      	beq.n	8001430 <HAL_ADC_Init+0x1a8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80013e4:	6822      	ldr	r2, [r4, #0]
 80013e6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80013e8:	f023 030f 	bic.w	r3, r3, #15
 80013ec:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80013ee:	2300      	movs	r3, #0
 80013f0:	6463      	str	r3, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80013f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013f4:	f023 0303 	bic.w	r3, r3, #3
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6423      	str	r3, [r4, #64]	; 0x40
 80013fe:	e027      	b.n	8001450 <HAL_ADC_Init+0x1c8>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001400:	680b      	ldr	r3, [r1, #0]
 8001402:	f013 0f01 	tst.w	r3, #1
 8001406:	d1bc      	bne.n	8001382 <HAL_ADC_Init+0xfa>
 8001408:	e7b4      	b.n	8001374 <HAL_ADC_Init+0xec>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800140a:	b931      	cbnz	r1, 800141a <HAL_ADC_Init+0x192>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800140c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800140e:	3a01      	subs	r2, #1
 8001410:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001418:	e7c3      	b.n	80013a2 <HAL_ADC_Init+0x11a>
        ADC_STATE_CLR_SET(hadc->State,
 800141a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800141c:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8001420:	f042 0220 	orr.w	r2, r2, #32
 8001424:	6422      	str	r2, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001426:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001428:	f042 0201 	orr.w	r2, r2, #1
 800142c:	6462      	str	r2, [r4, #68]	; 0x44
 800142e:	e7b8      	b.n	80013a2 <HAL_ADC_Init+0x11a>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001430:	6821      	ldr	r1, [r4, #0]
 8001432:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001434:	f023 030f 	bic.w	r3, r3, #15
 8001438:	69e2      	ldr	r2, [r4, #28]
 800143a:	3a01      	subs	r2, #1
 800143c:	4313      	orrs	r3, r2
 800143e:	630b      	str	r3, [r1, #48]	; 0x30
 8001440:	e7d5      	b.n	80013ee <HAL_ADC_Init+0x166>
    ADC_STATE_CLR_SET(hadc->State,
 8001442:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001444:	f023 0312 	bic.w	r3, r3, #18
 8001448:	f043 0310 	orr.w	r3, r3, #16
 800144c:	6423      	str	r3, [r4, #64]	; 0x40
    tmp_hal_status = HAL_ERROR; 
 800144e:	2001      	movs	r0, #1
}
 8001450:	b003      	add	sp, #12
 8001452:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001454:	2001      	movs	r0, #1
 8001456:	e7fb      	b.n	8001450 <HAL_ADC_Init+0x1c8>
 8001458:	20000000 	.word	0x20000000
 800145c:	431bde83 	.word	0x431bde83
 8001460:	50000300 	.word	0x50000300
 8001464:	fff0c007 	.word	0xfff0c007

08001468 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001468:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800146c:	2b01      	cmp	r3, #1
 800146e:	d01d      	beq.n	80014ac <HAL_ADC_Stop+0x44>
{
 8001470:	b510      	push	{r4, lr}
 8001472:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001474:	2301      	movs	r3, #1
 8001476:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800147a:	216c      	movs	r1, #108	; 0x6c
 800147c:	f7ff fe24 	bl	80010c8 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001480:	4603      	mov	r3, r0
 8001482:	b120      	cbz	r0, 800148e <HAL_ADC_Stop+0x26>
  __HAL_UNLOCK(hadc);
 8001484:	2200      	movs	r2, #0
 8001486:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800148a:	4618      	mov	r0, r3
 800148c:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800148e:	4620      	mov	r0, r4
 8001490:	f7ff fdda 	bl	8001048 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001494:	4603      	mov	r3, r0
 8001496:	2800      	cmp	r0, #0
 8001498:	d1f4      	bne.n	8001484 <HAL_ADC_Stop+0x1c>
      ADC_STATE_CLR_SET(hadc->State,
 800149a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800149c:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80014a0:	f022 0201 	bic.w	r2, r2, #1
 80014a4:	f042 0201 	orr.w	r2, r2, #1
 80014a8:	6422      	str	r2, [r4, #64]	; 0x40
 80014aa:	e7eb      	b.n	8001484 <HAL_ADC_Stop+0x1c>
  __HAL_LOCK(hadc);
 80014ac:	2302      	movs	r3, #2
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	4770      	bx	lr
	...

080014b4 <HAL_ADC_Start_DMA>:
{
 80014b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014b6:	6804      	ldr	r4, [r0, #0]
 80014b8:	68a4      	ldr	r4, [r4, #8]
 80014ba:	f014 0f04 	tst.w	r4, #4
 80014be:	d15a      	bne.n	8001576 <HAL_ADC_Start_DMA+0xc2>
    __HAL_LOCK(hadc);
 80014c0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d059      	beq.n	800157c <HAL_ADC_Start_DMA+0xc8>
 80014c8:	4616      	mov	r6, r2
 80014ca:	460f      	mov	r7, r1
 80014cc:	4604      	mov	r4, r0
 80014ce:	2301      	movs	r3, #1
 80014d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      tmp_hal_status = ADC_Enable(hadc);
 80014d4:	f7ff fe64 	bl	80011a0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80014d8:	4605      	mov	r5, r0
 80014da:	2800      	cmp	r0, #0
 80014dc:	d147      	bne.n	800156e <HAL_ADC_Start_DMA+0xba>
        ADC_STATE_CLR_SET(hadc->State,
 80014de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80014e4:	f023 0301 	bic.w	r3, r3, #1
 80014e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ec:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014f0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80014f4:	6423      	str	r3, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80014f6:	6823      	ldr	r3, [r4, #0]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80014fe:	d005      	beq.n	800150c <HAL_ADC_Start_DMA+0x58>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001500:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001502:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001506:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800150a:	6423      	str	r3, [r4, #64]	; 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800150c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800150e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001512:	d029      	beq.n	8001568 <HAL_ADC_Start_DMA+0xb4>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001514:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001516:	f023 0306 	bic.w	r3, r3, #6
 800151a:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 800151c:	2300      	movs	r3, #0
 800151e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001522:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001524:	4a16      	ldr	r2, [pc, #88]	; (8001580 <HAL_ADC_Start_DMA+0xcc>)
 8001526:	629a      	str	r2, [r3, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001528:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800152a:	4a16      	ldr	r2, [pc, #88]	; (8001584 <HAL_ADC_Start_DMA+0xd0>)
 800152c:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800152e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001530:	4a15      	ldr	r2, [pc, #84]	; (8001588 <HAL_ADC_Start_DMA+0xd4>)
 8001532:	631a      	str	r2, [r3, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001534:	6823      	ldr	r3, [r4, #0]
 8001536:	221c      	movs	r2, #28
 8001538:	601a      	str	r2, [r3, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800153a:	6822      	ldr	r2, [r4, #0]
 800153c:	6853      	ldr	r3, [r2, #4]
 800153e:	f043 0310 	orr.w	r3, r3, #16
 8001542:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001544:	6822      	ldr	r2, [r4, #0]
 8001546:	68d3      	ldr	r3, [r2, #12]
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	60d3      	str	r3, [r2, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800154e:	6821      	ldr	r1, [r4, #0]
 8001550:	4633      	mov	r3, r6
 8001552:	463a      	mov	r2, r7
 8001554:	3140      	adds	r1, #64	; 0x40
 8001556:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001558:	f000 fa98 	bl	8001a8c <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800155c:	6822      	ldr	r2, [r4, #0]
 800155e:	6893      	ldr	r3, [r2, #8]
 8001560:	f043 0304 	orr.w	r3, r3, #4
 8001564:	6093      	str	r3, [r2, #8]
 8001566:	e007      	b.n	8001578 <HAL_ADC_Start_DMA+0xc4>
          ADC_CLEAR_ERRORCODE(hadc);
 8001568:	2300      	movs	r3, #0
 800156a:	6463      	str	r3, [r4, #68]	; 0x44
 800156c:	e7d6      	b.n	800151c <HAL_ADC_Start_DMA+0x68>
        __HAL_UNLOCK(hadc);
 800156e:	2300      	movs	r3, #0
 8001570:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001574:	e000      	b.n	8001578 <HAL_ADC_Start_DMA+0xc4>
    tmp_hal_status = HAL_BUSY;
 8001576:	2502      	movs	r5, #2
}
 8001578:	4628      	mov	r0, r5
 800157a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 800157c:	2502      	movs	r5, #2
 800157e:	e7fb      	b.n	8001578 <HAL_ADC_Start_DMA+0xc4>
 8001580:	0800123d 	.word	0x0800123d
 8001584:	08001233 	.word	0x08001233
 8001588:	08001219 	.word	0x08001219

0800158c <HAL_ADC_Stop_DMA>:
{  
 800158c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 800158e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001592:	2b01      	cmp	r3, #1
 8001594:	d034      	beq.n	8001600 <HAL_ADC_Stop_DMA+0x74>
 8001596:	4604      	mov	r4, r0
 8001598:	2301      	movs	r3, #1
 800159a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800159e:	216c      	movs	r1, #108	; 0x6c
 80015a0:	f7ff fd92 	bl	80010c8 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80015a4:	4605      	mov	r5, r0
 80015a6:	b120      	cbz	r0, 80015b2 <HAL_ADC_Stop_DMA+0x26>
  __HAL_UNLOCK(hadc);
 80015a8:	2300      	movs	r3, #0
 80015aa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80015ae:	4628      	mov	r0, r5
 80015b0:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80015b2:	6822      	ldr	r2, [r4, #0]
 80015b4:	68d3      	ldr	r3, [r2, #12]
 80015b6:	f023 0301 	bic.w	r3, r3, #1
 80015ba:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 80015bc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80015be:	f000 fa9f 	bl	8001b00 <HAL_DMA_Abort>
    if (tmp_hal_status != HAL_OK)
 80015c2:	4605      	mov	r5, r0
 80015c4:	b118      	cbz	r0, 80015ce <HAL_ADC_Stop_DMA+0x42>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80015c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015cc:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80015ce:	6822      	ldr	r2, [r4, #0]
 80015d0:	6853      	ldr	r3, [r2, #4]
 80015d2:	f023 0310 	bic.w	r3, r3, #16
 80015d6:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 80015d8:	b975      	cbnz	r5, 80015f8 <HAL_ADC_Stop_DMA+0x6c>
      tmp_hal_status = ADC_Disable(hadc);
 80015da:	4620      	mov	r0, r4
 80015dc:	f7ff fd34 	bl	8001048 <ADC_Disable>
 80015e0:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_OK)
 80015e2:	2d00      	cmp	r5, #0
 80015e4:	d1e0      	bne.n	80015a8 <HAL_ADC_Stop_DMA+0x1c>
      ADC_STATE_CLR_SET(hadc->State,
 80015e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015ec:	f023 0301 	bic.w	r3, r3, #1
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6423      	str	r3, [r4, #64]	; 0x40
 80015f6:	e7d7      	b.n	80015a8 <HAL_ADC_Stop_DMA+0x1c>
      ADC_Disable(hadc);
 80015f8:	4620      	mov	r0, r4
 80015fa:	f7ff fd25 	bl	8001048 <ADC_Disable>
 80015fe:	e7f0      	b.n	80015e2 <HAL_ADC_Stop_DMA+0x56>
  __HAL_LOCK(hadc);
 8001600:	2502      	movs	r5, #2
 8001602:	e7d4      	b.n	80015ae <HAL_ADC_Stop_DMA+0x22>

08001604 <HAL_ADC_ConfigChannel>:
{
 8001604:	b430      	push	{r4, r5}
 8001606:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001608:	2200      	movs	r2, #0
 800160a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800160c:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001610:	2a01      	cmp	r2, #1
 8001612:	f000 818e 	beq.w	8001932 <HAL_ADC_ConfigChannel+0x32e>
 8001616:	4603      	mov	r3, r0
 8001618:	2201      	movs	r2, #1
 800161a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800161e:	6800      	ldr	r0, [r0, #0]
 8001620:	6882      	ldr	r2, [r0, #8]
 8001622:	f012 0f04 	tst.w	r2, #4
 8001626:	f040 8179 	bne.w	800191c <HAL_ADC_ConfigChannel+0x318>
    if (sConfig->Rank < 5U)
 800162a:	684a      	ldr	r2, [r1, #4]
 800162c:	2a04      	cmp	r2, #4
 800162e:	d831      	bhi.n	8001694 <HAL_ADC_ConfigChannel+0x90>
      MODIFY_REG(hadc->Instance->SQR1,
 8001630:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001632:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001636:	0055      	lsls	r5, r2, #1
 8001638:	221f      	movs	r2, #31
 800163a:	40aa      	lsls	r2, r5
 800163c:	ea24 0202 	bic.w	r2, r4, r2
 8001640:	680c      	ldr	r4, [r1, #0]
 8001642:	40ac      	lsls	r4, r5
 8001644:	4322      	orrs	r2, r4
 8001646:	6302      	str	r2, [r0, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001648:	6818      	ldr	r0, [r3, #0]
 800164a:	6882      	ldr	r2, [r0, #8]
 800164c:	f012 0f0c 	tst.w	r2, #12
 8001650:	d168      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x120>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001652:	680a      	ldr	r2, [r1, #0]
 8001654:	2a09      	cmp	r2, #9
 8001656:	d94e      	bls.n	80016f6 <HAL_ADC_ConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001658:	6984      	ldr	r4, [r0, #24]
 800165a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800165e:	3a1e      	subs	r2, #30
 8001660:	2507      	movs	r5, #7
 8001662:	4095      	lsls	r5, r2
 8001664:	ea24 0405 	bic.w	r4, r4, r5
 8001668:	688d      	ldr	r5, [r1, #8]
 800166a:	fa05 f202 	lsl.w	r2, r5, r2
 800166e:	4322      	orrs	r2, r4
 8001670:	6182      	str	r2, [r0, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001672:	6948      	ldr	r0, [r1, #20]
 8001674:	681c      	ldr	r4, [r3, #0]
 8001676:	68e2      	ldr	r2, [r4, #12]
 8001678:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800167c:	0052      	lsls	r2, r2, #1
 800167e:	fa00 f202 	lsl.w	r2, r0, r2
    switch (sConfig->OffsetNumber)
 8001682:	6908      	ldr	r0, [r1, #16]
 8001684:	3801      	subs	r0, #1
 8001686:	2803      	cmp	r0, #3
 8001688:	f200 808b 	bhi.w	80017a2 <HAL_ADC_ConfigChannel+0x19e>
 800168c:	e8df f000 	tbb	[pc, r0]
 8001690:	7e736840 	.word	0x7e736840
    else if (sConfig->Rank < 10U)
 8001694:	2a09      	cmp	r2, #9
 8001696:	d80e      	bhi.n	80016b6 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 8001698:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800169a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800169e:	0055      	lsls	r5, r2, #1
 80016a0:	3d1e      	subs	r5, #30
 80016a2:	221f      	movs	r2, #31
 80016a4:	40aa      	lsls	r2, r5
 80016a6:	ea24 0202 	bic.w	r2, r4, r2
 80016aa:	680c      	ldr	r4, [r1, #0]
 80016ac:	fa04 f505 	lsl.w	r5, r4, r5
 80016b0:	432a      	orrs	r2, r5
 80016b2:	6342      	str	r2, [r0, #52]	; 0x34
 80016b4:	e7c8      	b.n	8001648 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 80016b6:	2a0e      	cmp	r2, #14
 80016b8:	d80e      	bhi.n	80016d8 <HAL_ADC_ConfigChannel+0xd4>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80016ba:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80016bc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80016c0:	0055      	lsls	r5, r2, #1
 80016c2:	3d3c      	subs	r5, #60	; 0x3c
 80016c4:	221f      	movs	r2, #31
 80016c6:	40aa      	lsls	r2, r5
 80016c8:	ea24 0202 	bic.w	r2, r4, r2
 80016cc:	680c      	ldr	r4, [r1, #0]
 80016ce:	fa04 f505 	lsl.w	r5, r4, r5
 80016d2:	432a      	orrs	r2, r5
 80016d4:	6382      	str	r2, [r0, #56]	; 0x38
 80016d6:	e7b7      	b.n	8001648 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80016d8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80016da:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80016de:	0055      	lsls	r5, r2, #1
 80016e0:	3d5a      	subs	r5, #90	; 0x5a
 80016e2:	221f      	movs	r2, #31
 80016e4:	40aa      	lsls	r2, r5
 80016e6:	ea24 0202 	bic.w	r2, r4, r2
 80016ea:	680c      	ldr	r4, [r1, #0]
 80016ec:	fa04 f505 	lsl.w	r5, r4, r5
 80016f0:	432a      	orrs	r2, r5
 80016f2:	63c2      	str	r2, [r0, #60]	; 0x3c
 80016f4:	e7a8      	b.n	8001648 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80016f6:	6944      	ldr	r4, [r0, #20]
 80016f8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80016fc:	2507      	movs	r5, #7
 80016fe:	4095      	lsls	r5, r2
 8001700:	ea24 0405 	bic.w	r4, r4, r5
 8001704:	688d      	ldr	r5, [r1, #8]
 8001706:	fa05 f202 	lsl.w	r2, r5, r2
 800170a:	4322      	orrs	r2, r4
 800170c:	6142      	str	r2, [r0, #20]
 800170e:	e7b0      	b.n	8001672 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001710:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001712:	4d89      	ldr	r5, [pc, #548]	; (8001938 <HAL_ADC_ConfigChannel+0x334>)
 8001714:	4005      	ands	r5, r0
 8001716:	6808      	ldr	r0, [r1, #0]
 8001718:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 800171c:	4315      	orrs	r5, r2
 800171e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001722:	6625      	str	r5, [r4, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001724:	6818      	ldr	r0, [r3, #0]
 8001726:	6882      	ldr	r2, [r0, #8]
 8001728:	f002 0203 	and.w	r2, r2, #3
 800172c:	2a01      	cmp	r2, #1
 800172e:	d06b      	beq.n	8001808 <HAL_ADC_ConfigChannel+0x204>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001730:	68ca      	ldr	r2, [r1, #12]
 8001732:	2a01      	cmp	r2, #1
 8001734:	d06e      	beq.n	8001814 <HAL_ADC_ConfigChannel+0x210>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001736:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 800173a:	680d      	ldr	r5, [r1, #0]
 800173c:	2401      	movs	r4, #1
 800173e:	40ac      	lsls	r4, r5
 8001740:	ea22 0204 	bic.w	r2, r2, r4
 8001744:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001748:	680a      	ldr	r2, [r1, #0]
 800174a:	2a10      	cmp	r2, #16
 800174c:	f000 808b 	beq.w	8001866 <HAL_ADC_ConfigChannel+0x262>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001750:	2a11      	cmp	r2, #17
 8001752:	f000 809c 	beq.w	800188e <HAL_ADC_ConfigChannel+0x28a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001756:	2a12      	cmp	r2, #18
 8001758:	f000 809f 	beq.w	800189a <HAL_ADC_ConfigChannel+0x296>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800175c:	2000      	movs	r0, #0
 800175e:	e0e2      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001760:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001762:	4d75      	ldr	r5, [pc, #468]	; (8001938 <HAL_ADC_ConfigChannel+0x334>)
 8001764:	4005      	ands	r5, r0
 8001766:	6808      	ldr	r0, [r1, #0]
 8001768:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 800176c:	4315      	orrs	r5, r2
 800176e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001772:	6665      	str	r5, [r4, #100]	; 0x64
      break;
 8001774:	e7d6      	b.n	8001724 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001776:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001778:	4d6f      	ldr	r5, [pc, #444]	; (8001938 <HAL_ADC_ConfigChannel+0x334>)
 800177a:	4005      	ands	r5, r0
 800177c:	6808      	ldr	r0, [r1, #0]
 800177e:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8001782:	4315      	orrs	r5, r2
 8001784:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001788:	66a5      	str	r5, [r4, #104]	; 0x68
      break;
 800178a:	e7cb      	b.n	8001724 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR4               ,
 800178c:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800178e:	486a      	ldr	r0, [pc, #424]	; (8001938 <HAL_ADC_ConfigChannel+0x334>)
 8001790:	4028      	ands	r0, r5
 8001792:	680d      	ldr	r5, [r1, #0]
 8001794:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 8001798:	4302      	orrs	r2, r0
 800179a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800179e:	66e2      	str	r2, [r4, #108]	; 0x6c
      break;
 80017a0:	e7c0      	b.n	8001724 <HAL_ADC_ConfigChannel+0x120>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80017a2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80017a4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80017a8:	6808      	ldr	r0, [r1, #0]
 80017aa:	ebb2 6f80 	cmp.w	r2, r0, lsl #26
 80017ae:	d01c      	beq.n	80017ea <HAL_ADC_ConfigChannel+0x1e6>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80017b0:	6818      	ldr	r0, [r3, #0]
 80017b2:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80017b4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80017b8:	680c      	ldr	r4, [r1, #0]
 80017ba:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80017be:	d019      	beq.n	80017f4 <HAL_ADC_ConfigChannel+0x1f0>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80017c0:	6818      	ldr	r0, [r3, #0]
 80017c2:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80017c4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80017c8:	680c      	ldr	r4, [r1, #0]
 80017ca:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80017ce:	d016      	beq.n	80017fe <HAL_ADC_ConfigChannel+0x1fa>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80017d0:	6818      	ldr	r0, [r3, #0]
 80017d2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80017d4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80017d8:	680c      	ldr	r4, [r1, #0]
 80017da:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80017de:	d1a1      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80017e0:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80017e2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80017e6:	66c2      	str	r2, [r0, #108]	; 0x6c
 80017e8:	e79c      	b.n	8001724 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80017ea:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80017ec:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80017f0:	6622      	str	r2, [r4, #96]	; 0x60
 80017f2:	e7dd      	b.n	80017b0 <HAL_ADC_ConfigChannel+0x1ac>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80017f4:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80017f6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80017fa:	6642      	str	r2, [r0, #100]	; 0x64
 80017fc:	e7e0      	b.n	80017c0 <HAL_ADC_ConfigChannel+0x1bc>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80017fe:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001800:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001804:	6682      	str	r2, [r0, #104]	; 0x68
 8001806:	e7e3      	b.n	80017d0 <HAL_ADC_ConfigChannel+0x1cc>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001808:	6802      	ldr	r2, [r0, #0]
 800180a:	f012 0f01 	tst.w	r2, #1
 800180e:	d08f      	beq.n	8001730 <HAL_ADC_ConfigChannel+0x12c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001810:	2000      	movs	r0, #0
 8001812:	e088      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001814:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8001818:	680d      	ldr	r5, [r1, #0]
 800181a:	2401      	movs	r4, #1
 800181c:	40ac      	lsls	r4, r5
 800181e:	4322      	orrs	r2, r4
 8001820:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001824:	680a      	ldr	r2, [r1, #0]
 8001826:	2a09      	cmp	r2, #9
 8001828:	d90e      	bls.n	8001848 <HAL_ADC_ConfigChannel+0x244>
        MODIFY_REG(hadc->Instance->SMPR2,
 800182a:	681d      	ldr	r5, [r3, #0]
 800182c:	69a8      	ldr	r0, [r5, #24]
 800182e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001832:	3a1b      	subs	r2, #27
 8001834:	2407      	movs	r4, #7
 8001836:	4094      	lsls	r4, r2
 8001838:	ea20 0004 	bic.w	r0, r0, r4
 800183c:	688c      	ldr	r4, [r1, #8]
 800183e:	fa04 f202 	lsl.w	r2, r4, r2
 8001842:	4302      	orrs	r2, r0
 8001844:	61aa      	str	r2, [r5, #24]
 8001846:	e77f      	b.n	8001748 <HAL_ADC_ConfigChannel+0x144>
        MODIFY_REG(hadc->Instance->SMPR1,
 8001848:	681d      	ldr	r5, [r3, #0]
 800184a:	6968      	ldr	r0, [r5, #20]
 800184c:	3201      	adds	r2, #1
 800184e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001852:	2407      	movs	r4, #7
 8001854:	4094      	lsls	r4, r2
 8001856:	ea20 0004 	bic.w	r0, r0, r4
 800185a:	688c      	ldr	r4, [r1, #8]
 800185c:	fa04 f202 	lsl.w	r2, r4, r2
 8001860:	4302      	orrs	r2, r0
 8001862:	616a      	str	r2, [r5, #20]
 8001864:	e770      	b.n	8001748 <HAL_ADC_ConfigChannel+0x144>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001866:	4935      	ldr	r1, [pc, #212]	; (800193c <HAL_ADC_ConfigChannel+0x338>)
 8001868:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800186a:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 800186e:	f47f af6f 	bne.w	8001750 <HAL_ADC_ConfigChannel+0x14c>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001872:	6818      	ldr	r0, [r3, #0]
 8001874:	6881      	ldr	r1, [r0, #8]
 8001876:	f001 0103 	and.w	r1, r1, #3
 800187a:	2901      	cmp	r1, #1
 800187c:	d014      	beq.n	80018a8 <HAL_ADC_ConfigChannel+0x2a4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800187e:	2a10      	cmp	r2, #16
 8001880:	d01c      	beq.n	80018bc <HAL_ADC_ConfigChannel+0x2b8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001882:	2a11      	cmp	r2, #17
 8001884:	d039      	beq.n	80018fa <HAL_ADC_ConfigChannel+0x2f6>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001886:	2a12      	cmp	r2, #18
 8001888:	d041      	beq.n	800190e <HAL_ADC_ConfigChannel+0x30a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800188a:	2000      	movs	r0, #0
 800188c:	e04b      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800188e:	492b      	ldr	r1, [pc, #172]	; (800193c <HAL_ADC_ConfigChannel+0x338>)
 8001890:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001892:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8001896:	d0ec      	beq.n	8001872 <HAL_ADC_ConfigChannel+0x26e>
 8001898:	e75d      	b.n	8001756 <HAL_ADC_ConfigChannel+0x152>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800189a:	4928      	ldr	r1, [pc, #160]	; (800193c <HAL_ADC_ConfigChannel+0x338>)
 800189c:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800189e:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 80018a2:	d0e6      	beq.n	8001872 <HAL_ADC_ConfigChannel+0x26e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018a4:	2000      	movs	r0, #0
 80018a6:	e03e      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80018a8:	6801      	ldr	r1, [r0, #0]
 80018aa:	f011 0f01 	tst.w	r1, #1
 80018ae:	d0e6      	beq.n	800187e <HAL_ADC_ConfigChannel+0x27a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018b2:	f042 0220 	orr.w	r2, r2, #32
 80018b6:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 80018b8:	2001      	movs	r0, #1
 80018ba:	e034      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018bc:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80018c0:	d1df      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x27e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80018c2:	491e      	ldr	r1, [pc, #120]	; (800193c <HAL_ADC_ConfigChannel+0x338>)
 80018c4:	688a      	ldr	r2, [r1, #8]
 80018c6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80018ca:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018cc:	4a1c      	ldr	r2, [pc, #112]	; (8001940 <HAL_ADC_ConfigChannel+0x33c>)
 80018ce:	6812      	ldr	r2, [r2, #0]
 80018d0:	f1a1 614e 	sub.w	r1, r1, #216006656	; 0xce00000
 80018d4:	f5a1 2184 	sub.w	r1, r1, #270336	; 0x42000
 80018d8:	f2a1 417d 	subw	r1, r1, #1149	; 0x47d
 80018dc:	fba1 1202 	umull	r1, r2, r1, r2
 80018e0:	0c92      	lsrs	r2, r2, #18
 80018e2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80018e6:	0051      	lsls	r1, r2, #1
 80018e8:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80018ea:	9a01      	ldr	r2, [sp, #4]
 80018ec:	b11a      	cbz	r2, 80018f6 <HAL_ADC_ConfigChannel+0x2f2>
            wait_loop_index--;
 80018ee:	9a01      	ldr	r2, [sp, #4]
 80018f0:	3a01      	subs	r2, #1
 80018f2:	9201      	str	r2, [sp, #4]
 80018f4:	e7f9      	b.n	80018ea <HAL_ADC_ConfigChannel+0x2e6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018f6:	2000      	movs	r0, #0
 80018f8:	e015      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80018fa:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80018fe:	d1c2      	bne.n	8001886 <HAL_ADC_ConfigChannel+0x282>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001900:	490e      	ldr	r1, [pc, #56]	; (800193c <HAL_ADC_ConfigChannel+0x338>)
 8001902:	688a      	ldr	r2, [r1, #8]
 8001904:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001908:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800190a:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800190c:	e00b      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800190e:	490b      	ldr	r1, [pc, #44]	; (800193c <HAL_ADC_ConfigChannel+0x338>)
 8001910:	688a      	ldr	r2, [r1, #8]
 8001912:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001916:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001918:	2000      	movs	r0, #0
 800191a:	e004      	b.n	8001926 <HAL_ADC_ConfigChannel+0x322>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800191c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800191e:	f042 0220 	orr.w	r2, r2, #32
 8001922:	641a      	str	r2, [r3, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8001924:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001926:	2200      	movs	r2, #0
 8001928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800192c:	b002      	add	sp, #8
 800192e:	bc30      	pop	{r4, r5}
 8001930:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8001932:	2002      	movs	r0, #2
 8001934:	e7fa      	b.n	800192c <HAL_ADC_ConfigChannel+0x328>
 8001936:	bf00      	nop
 8001938:	83fff000 	.word	0x83fff000
 800193c:	50000300 	.word	0x50000300
 8001940:	20000000 	.word	0x20000000

08001944 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001944:	4a07      	ldr	r2, [pc, #28]	; (8001964 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001946:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001948:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800194c:	041b      	lsls	r3, r3, #16
 800194e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001950:	0200      	lsls	r0, r0, #8
 8001952:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001956:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001958:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 800195c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001960:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001962:	4770      	bx	lr
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001968:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800196a:	4b17      	ldr	r3, [pc, #92]	; (80019c8 <HAL_NVIC_SetPriority+0x60>)
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001972:	f1c3 0407 	rsb	r4, r3, #7
 8001976:	2c04      	cmp	r4, #4
 8001978:	bf28      	it	cs
 800197a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197c:	1d1d      	adds	r5, r3, #4
 800197e:	2d06      	cmp	r5, #6
 8001980:	d918      	bls.n	80019b4 <HAL_NVIC_SetPriority+0x4c>
 8001982:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001984:	f04f 35ff 	mov.w	r5, #4294967295
 8001988:	fa05 f404 	lsl.w	r4, r5, r4
 800198c:	ea21 0104 	bic.w	r1, r1, r4
 8001990:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001992:	fa05 f303 	lsl.w	r3, r5, r3
 8001996:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800199c:	2800      	cmp	r0, #0
 800199e:	db0b      	blt.n	80019b8 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a0:	0109      	lsls	r1, r1, #4
 80019a2:	b2c9      	uxtb	r1, r1
 80019a4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80019a8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80019ac:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80019b0:	bc30      	pop	{r4, r5}
 80019b2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b4:	2300      	movs	r3, #0
 80019b6:	e7e5      	b.n	8001984 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b8:	f000 000f 	and.w	r0, r0, #15
 80019bc:	0109      	lsls	r1, r1, #4
 80019be:	b2c9      	uxtb	r1, r1
 80019c0:	4b02      	ldr	r3, [pc, #8]	; (80019cc <HAL_NVIC_SetPriority+0x64>)
 80019c2:	5419      	strb	r1, [r3, r0]
 80019c4:	e7f4      	b.n	80019b0 <HAL_NVIC_SetPriority+0x48>
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00
 80019cc:	e000ed14 	.word	0xe000ed14

080019d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80019d0:	2800      	cmp	r0, #0
 80019d2:	db07      	blt.n	80019e4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d4:	f000 021f 	and.w	r2, r0, #31
 80019d8:	0940      	lsrs	r0, r0, #5
 80019da:	2301      	movs	r3, #1
 80019dc:	4093      	lsls	r3, r2
 80019de:	4a02      	ldr	r2, [pc, #8]	; (80019e8 <HAL_NVIC_EnableIRQ+0x18>)
 80019e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000e100 	.word	0xe000e100

080019ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019ec:	b470      	push	{r4, r5, r6}
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80019ee:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80019f0:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80019f2:	2401      	movs	r4, #1
 80019f4:	40b4      	lsls	r4, r6
 80019f6:	606c      	str	r4, [r5, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80019f8:	6804      	ldr	r4, [r0, #0]
 80019fa:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019fc:	6843      	ldr	r3, [r0, #4]
 80019fe:	2b10      	cmp	r3, #16
 8001a00:	d005      	beq.n	8001a0e <DMA_SetConfig+0x22>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001a02:	6803      	ldr	r3, [r0, #0]
 8001a04:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001a06:	6803      	ldr	r3, [r0, #0]
 8001a08:	60da      	str	r2, [r3, #12]
  }
}
 8001a0a:	bc70      	pop	{r4, r5, r6}
 8001a0c:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001a0e:	6803      	ldr	r3, [r0, #0]
 8001a10:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001a12:	6803      	ldr	r3, [r0, #0]
 8001a14:	60d9      	str	r1, [r3, #12]
 8001a16:	e7f8      	b.n	8001a0a <DMA_SetConfig+0x1e>

08001a18 <DMA_CalcBaseAndBitshift>:
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a18:	6802      	ldr	r2, [r0, #0]
 8001a1a:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <DMA_CalcBaseAndBitshift+0x18>)
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4a05      	ldr	r2, [pc, #20]	; (8001a34 <DMA_CalcBaseAndBitshift+0x1c>)
 8001a20:	fba2 2303 	umull	r2, r3, r2, r3
 8001a24:	091b      	lsrs	r3, r3, #4
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001a2a:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <DMA_CalcBaseAndBitshift+0x20>)
 8001a2c:	63c3      	str	r3, [r0, #60]	; 0x3c
#endif
}
 8001a2e:	4770      	bx	lr
 8001a30:	bffdfff8 	.word	0xbffdfff8
 8001a34:	cccccccd 	.word	0xcccccccd
 8001a38:	40020000 	.word	0x40020000

08001a3c <HAL_DMA_Init>:
  if(NULL == hdma)
 8001a3c:	b320      	cbz	r0, 8001a88 <HAL_DMA_Init+0x4c>
{ 
 8001a3e:	b510      	push	{r4, lr}
 8001a40:	4604      	mov	r4, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a42:	2302      	movs	r3, #2
 8001a44:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001a48:	6801      	ldr	r1, [r0, #0]
 8001a4a:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a4c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001a50:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001a54:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a56:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 8001a58:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a5a:	68e0      	ldr	r0, [r4, #12]
 8001a5c:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a5e:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a60:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a62:	6960      	ldr	r0, [r4, #20]
 8001a64:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a66:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a68:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a6a:	69e0      	ldr	r0, [r4, #28]
 8001a6c:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001a6e:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8001a70:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8001a72:	4620      	mov	r0, r4
 8001a74:	f7ff ffd0 	bl	8001a18 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a78:	2000      	movs	r0, #0
 8001a7a:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001a82:	f884 0020 	strb.w	r0, [r4, #32]
}  
 8001a86:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a88:	2001      	movs	r0, #1
}  
 8001a8a:	4770      	bx	lr

08001a8c <HAL_DMA_Start_IT>:
{
 8001a8c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 8001a8e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001a92:	2c01      	cmp	r4, #1
 8001a94:	d032      	beq.n	8001afc <HAL_DMA_Start_IT+0x70>
 8001a96:	2401      	movs	r4, #1
 8001a98:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a9c:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8001aa0:	2c01      	cmp	r4, #1
 8001aa2:	d004      	beq.n	8001aae <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 8001aaa:	2002      	movs	r0, #2
} 
 8001aac:	bd38      	pop	{r3, r4, r5, pc}
 8001aae:	4604      	mov	r4, r0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ab0:	2002      	movs	r0, #2
 8001ab2:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	63a0      	str	r0, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001aba:	6825      	ldr	r5, [r4, #0]
 8001abc:	6828      	ldr	r0, [r5, #0]
 8001abe:	f020 0001 	bic.w	r0, r0, #1
 8001ac2:	6028      	str	r0, [r5, #0]
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	f7ff ff91 	bl	80019ec <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 8001aca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001acc:	b15b      	cbz	r3, 8001ae6 <HAL_DMA_Start_IT+0x5a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ace:	6822      	ldr	r2, [r4, #0]
 8001ad0:	6813      	ldr	r3, [r2, #0]
 8001ad2:	f043 030e 	orr.w	r3, r3, #14
 8001ad6:	6013      	str	r3, [r2, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001ad8:	6822      	ldr	r2, [r4, #0]
 8001ada:	6813      	ldr	r3, [r2, #0]
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	e7e2      	b.n	8001aac <HAL_DMA_Start_IT+0x20>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001ae6:	6822      	ldr	r2, [r4, #0]
 8001ae8:	6813      	ldr	r3, [r2, #0]
 8001aea:	f043 030a 	orr.w	r3, r3, #10
 8001aee:	6013      	str	r3, [r2, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001af0:	6822      	ldr	r2, [r4, #0]
 8001af2:	6813      	ldr	r3, [r2, #0]
 8001af4:	f023 0304 	bic.w	r3, r3, #4
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	e7ed      	b.n	8001ad8 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8001afc:	2002      	movs	r0, #2
 8001afe:	e7d5      	b.n	8001aac <HAL_DMA_Start_IT+0x20>

08001b00 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b00:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d006      	beq.n	8001b16 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b08:	2304      	movs	r3, #4
 8001b0a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8001b12:	2001      	movs	r0, #1
 8001b14:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b16:	6802      	ldr	r2, [r0, #0]
 8001b18:	6813      	ldr	r3, [r2, #0]
 8001b1a:	f023 030e 	bic.w	r3, r3, #14
 8001b1e:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b20:	6802      	ldr	r2, [r0, #0]
 8001b22:	6813      	ldr	r3, [r2, #0]
 8001b24:	f023 0301 	bic.w	r3, r3, #1
 8001b28:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b2a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b2c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001b2e:	2201      	movs	r2, #1
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY; 
 8001b36:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f880 3020 	strb.w	r3, [r0, #32]
  return HAL_OK;
 8001b40:	4618      	mov	r0, r3
}
 8001b42:	4770      	bx	lr

08001b44 <HAL_DMA_Abort_IT>:
{  
 8001b44:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b46:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d003      	beq.n	8001b56 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b4e:	2304      	movs	r3, #4
 8001b50:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001b52:	2001      	movs	r0, #1
}
 8001b54:	bd08      	pop	{r3, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b56:	6802      	ldr	r2, [r0, #0]
 8001b58:	6813      	ldr	r3, [r2, #0]
 8001b5a:	f023 030e 	bic.w	r3, r3, #14
 8001b5e:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b60:	6802      	ldr	r2, [r0, #0]
 8001b62:	6813      	ldr	r3, [r2, #0]
 8001b64:	f023 0301 	bic.w	r3, r3, #1
 8001b68:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b6a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b6c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001b6e:	2201      	movs	r2, #1
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001b76:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001b80:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001b82:	b113      	cbz	r3, 8001b8a <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8001b84:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001b86:	2000      	movs	r0, #0
 8001b88:	e7e4      	b.n	8001b54 <HAL_DMA_Abort_IT+0x10>
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	e7e2      	b.n	8001b54 <HAL_DMA_Abort_IT+0x10>

08001b8e <HAL_DMA_IRQHandler>:
{
 8001b8e:	b538      	push	{r3, r4, r5, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b90:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001b92:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001b94:	6804      	ldr	r4, [r0, #0]
 8001b96:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b98:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001b9a:	2304      	movs	r3, #4
 8001b9c:	408b      	lsls	r3, r1
 8001b9e:	4213      	tst	r3, r2
 8001ba0:	d013      	beq.n	8001bca <HAL_DMA_IRQHandler+0x3c>
 8001ba2:	f015 0f04 	tst.w	r5, #4
 8001ba6:	d010      	beq.n	8001bca <HAL_DMA_IRQHandler+0x3c>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ba8:	6823      	ldr	r3, [r4, #0]
 8001baa:	f013 0f20 	tst.w	r3, #32
 8001bae:	d103      	bne.n	8001bb8 <HAL_DMA_IRQHandler+0x2a>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001bb0:	6823      	ldr	r3, [r4, #0]
 8001bb2:	f023 0304 	bic.w	r3, r3, #4
 8001bb6:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001bb8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001bba:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001bbc:	2304      	movs	r3, #4
 8001bbe:	408b      	lsls	r3, r1
 8001bc0:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001bc2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001bc4:	b103      	cbz	r3, 8001bc8 <HAL_DMA_IRQHandler+0x3a>
  		hdma->XferHalfCpltCallback(hdma);
 8001bc6:	4798      	blx	r3
}  
 8001bc8:	bd38      	pop	{r3, r4, r5, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001bca:	2302      	movs	r3, #2
 8001bcc:	408b      	lsls	r3, r1
 8001bce:	4213      	tst	r3, r2
 8001bd0:	d01a      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x7a>
 8001bd2:	f015 0f02 	tst.w	r5, #2
 8001bd6:	d017      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x7a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	f013 0f20 	tst.w	r3, #32
 8001bde:	d106      	bne.n	8001bee <HAL_DMA_IRQHandler+0x60>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001be0:	6823      	ldr	r3, [r4, #0]
 8001be2:	f023 030a 	bic.w	r3, r3, #10
 8001be6:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001be8:	2301      	movs	r3, #1
 8001bea:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001bee:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001bf0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	408b      	lsls	r3, r1
 8001bf6:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001bfe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0e1      	beq.n	8001bc8 <HAL_DMA_IRQHandler+0x3a>
  		hdma->XferCpltCallback(hdma);
 8001c04:	4798      	blx	r3
 8001c06:	e7df      	b.n	8001bc8 <HAL_DMA_IRQHandler+0x3a>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c08:	2308      	movs	r3, #8
 8001c0a:	fa03 f101 	lsl.w	r1, r3, r1
 8001c0e:	4211      	tst	r1, r2
 8001c10:	d0da      	beq.n	8001bc8 <HAL_DMA_IRQHandler+0x3a>
 8001c12:	f015 0f08 	tst.w	r5, #8
 8001c16:	d0d7      	beq.n	8001bc8 <HAL_DMA_IRQHandler+0x3a>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c18:	6823      	ldr	r3, [r4, #0]
 8001c1a:	f023 030e 	bic.w	r3, r3, #14
 8001c1e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001c20:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001c22:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001c24:	2301      	movs	r3, #1
 8001c26:	fa03 f202 	lsl.w	r2, r3, r2
 8001c2a:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c2c:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001c2e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001c32:	2300      	movs	r3, #0
 8001c34:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001c38:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0c4      	beq.n	8001bc8 <HAL_DMA_IRQHandler+0x3a>
    	hdma->XferErrorCallback(hdma);
 8001c3e:	4798      	blx	r3
}  
 8001c40:	e7c2      	b.n	8001bc8 <HAL_DMA_IRQHandler+0x3a>
	...

08001c44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c44:	b4f0      	push	{r4, r5, r6, r7}
 8001c46:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
 8001c48:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c4a:	e036      	b.n	8001cba <HAL_GPIO_Init+0x76>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c4c:	2403      	movs	r4, #3
 8001c4e:	e000      	b.n	8001c52 <HAL_GPIO_Init+0xe>
 8001c50:	2400      	movs	r4, #0
 8001c52:	40b4      	lsls	r4, r6
 8001c54:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c56:	3502      	adds	r5, #2
 8001c58:	4e58      	ldr	r6, [pc, #352]	; (8001dbc <HAL_GPIO_Init+0x178>)
 8001c5a:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c5e:	4c58      	ldr	r4, [pc, #352]	; (8001dc0 <HAL_GPIO_Init+0x17c>)
 8001c60:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001c62:	43d4      	mvns	r4, r2
 8001c64:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c68:	684f      	ldr	r7, [r1, #4]
 8001c6a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001c6e:	d001      	beq.n	8001c74 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8001c70:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001c74:	4d52      	ldr	r5, [pc, #328]	; (8001dc0 <HAL_GPIO_Init+0x17c>)
 8001c76:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001c78:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001c7a:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c7e:	684f      	ldr	r7, [r1, #4]
 8001c80:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001c84:	d001      	beq.n	8001c8a <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8001c86:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8001c8a:	4d4d      	ldr	r5, [pc, #308]	; (8001dc0 <HAL_GPIO_Init+0x17c>)
 8001c8c:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c8e:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8001c90:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c94:	684f      	ldr	r7, [r1, #4]
 8001c96:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001c9a:	d001      	beq.n	8001ca0 <HAL_GPIO_Init+0x5c>
        {
          temp |= iocurrent;
 8001c9c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001ca0:	4d47      	ldr	r5, [pc, #284]	; (8001dc0 <HAL_GPIO_Init+0x17c>)
 8001ca2:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001ca4:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001ca6:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca8:	684e      	ldr	r6, [r1, #4]
 8001caa:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001cae:	d001      	beq.n	8001cb4 <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8001cb0:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001cb4:	4a42      	ldr	r2, [pc, #264]	; (8001dc0 <HAL_GPIO_Init+0x17c>)
 8001cb6:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8001cb8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cba:	680a      	ldr	r2, [r1, #0]
 8001cbc:	fa32 f403 	lsrs.w	r4, r2, r3
 8001cc0:	d078      	beq.n	8001db4 <HAL_GPIO_Init+0x170>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cc2:	2401      	movs	r4, #1
 8001cc4:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8001cc6:	4022      	ands	r2, r4
 8001cc8:	d0f6      	beq.n	8001cb8 <HAL_GPIO_Init+0x74>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cca:	684d      	ldr	r5, [r1, #4]
 8001ccc:	2d02      	cmp	r5, #2
 8001cce:	d001      	beq.n	8001cd4 <HAL_GPIO_Init+0x90>
 8001cd0:	2d12      	cmp	r5, #18
 8001cd2:	d110      	bne.n	8001cf6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3u];
 8001cd4:	08de      	lsrs	r6, r3, #3
 8001cd6:	3608      	adds	r6, #8
 8001cd8:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cdc:	f003 0507 	and.w	r5, r3, #7
 8001ce0:	00af      	lsls	r7, r5, #2
 8001ce2:	250f      	movs	r5, #15
 8001ce4:	40bd      	lsls	r5, r7
 8001ce6:	ea2c 0c05 	bic.w	ip, ip, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cea:	690d      	ldr	r5, [r1, #16]
 8001cec:	40bd      	lsls	r5, r7
 8001cee:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001cf2:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8001cf6:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001cf8:	005f      	lsls	r7, r3, #1
 8001cfa:	2503      	movs	r5, #3
 8001cfc:	40bd      	lsls	r5, r7
 8001cfe:	43ed      	mvns	r5, r5
 8001d00:	ea05 0c06 	and.w	ip, r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d04:	684e      	ldr	r6, [r1, #4]
 8001d06:	f006 0603 	and.w	r6, r6, #3
 8001d0a:	40be      	lsls	r6, r7
 8001d0c:	ea46 060c 	orr.w	r6, r6, ip
      GPIOx->MODER = temp;
 8001d10:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d12:	684e      	ldr	r6, [r1, #4]
 8001d14:	f106 3cff 	add.w	ip, r6, #4294967295
 8001d18:	f1bc 0f01 	cmp.w	ip, #1
 8001d1c:	d903      	bls.n	8001d26 <HAL_GPIO_Init+0xe2>
 8001d1e:	2e11      	cmp	r6, #17
 8001d20:	d001      	beq.n	8001d26 <HAL_GPIO_Init+0xe2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d22:	2e12      	cmp	r6, #18
 8001d24:	d110      	bne.n	8001d48 <HAL_GPIO_Init+0x104>
        temp = GPIOx->OSPEEDR;
 8001d26:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d28:	ea05 0c06 	and.w	ip, r5, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d2c:	68ce      	ldr	r6, [r1, #12]
 8001d2e:	40be      	lsls	r6, r7
 8001d30:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 8001d34:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001d36:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d38:	ea26 0404 	bic.w	r4, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d3c:	684e      	ldr	r6, [r1, #4]
 8001d3e:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001d42:	409e      	lsls	r6, r3
 8001d44:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8001d46:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8001d48:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d4a:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d4c:	688c      	ldr	r4, [r1, #8]
 8001d4e:	40bc      	lsls	r4, r7
 8001d50:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001d52:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d54:	684c      	ldr	r4, [r1, #4]
 8001d56:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001d5a:	d0ad      	beq.n	8001cb8 <HAL_GPIO_Init+0x74>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5c:	4c19      	ldr	r4, [pc, #100]	; (8001dc4 <HAL_GPIO_Init+0x180>)
 8001d5e:	69a5      	ldr	r5, [r4, #24]
 8001d60:	f045 0501 	orr.w	r5, r5, #1
 8001d64:	61a5      	str	r5, [r4, #24]
 8001d66:	69a4      	ldr	r4, [r4, #24]
 8001d68:	f004 0401 	and.w	r4, r4, #1
 8001d6c:	9401      	str	r4, [sp, #4]
 8001d6e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001d70:	089d      	lsrs	r5, r3, #2
 8001d72:	1cae      	adds	r6, r5, #2
 8001d74:	4c11      	ldr	r4, [pc, #68]	; (8001dbc <HAL_GPIO_Init+0x178>)
 8001d76:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d7a:	f003 0403 	and.w	r4, r3, #3
 8001d7e:	00a6      	lsls	r6, r4, #2
 8001d80:	240f      	movs	r4, #15
 8001d82:	40b4      	lsls	r4, r6
 8001d84:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d88:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001d8c:	f43f af60 	beq.w	8001c50 <HAL_GPIO_Init+0xc>
 8001d90:	4c0d      	ldr	r4, [pc, #52]	; (8001dc8 <HAL_GPIO_Init+0x184>)
 8001d92:	42a0      	cmp	r0, r4
 8001d94:	d00a      	beq.n	8001dac <HAL_GPIO_Init+0x168>
 8001d96:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001d9a:	42a0      	cmp	r0, r4
 8001d9c:	d008      	beq.n	8001db0 <HAL_GPIO_Init+0x16c>
 8001d9e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001da2:	42a0      	cmp	r0, r4
 8001da4:	f43f af52 	beq.w	8001c4c <HAL_GPIO_Init+0x8>
 8001da8:	2405      	movs	r4, #5
 8001daa:	e752      	b.n	8001c52 <HAL_GPIO_Init+0xe>
 8001dac:	2401      	movs	r4, #1
 8001dae:	e750      	b.n	8001c52 <HAL_GPIO_Init+0xe>
 8001db0:	2402      	movs	r4, #2
 8001db2:	e74e      	b.n	8001c52 <HAL_GPIO_Init+0xe>
  }
}
 8001db4:	b002      	add	sp, #8
 8001db6:	bcf0      	pop	{r4, r5, r6, r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40010000 	.word	0x40010000
 8001dc0:	40010400 	.word	0x40010400
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	48000400 	.word	0x48000400

08001dcc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dcc:	b90a      	cbnz	r2, 8001dd2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dce:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001dd0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dd2:	6181      	str	r1, [r0, #24]
 8001dd4:	4770      	bx	lr

08001dd6 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001dd6:	6803      	ldr	r3, [r0, #0]
 8001dd8:	699a      	ldr	r2, [r3, #24]
 8001dda:	f012 0f02 	tst.w	r2, #2
 8001dde:	d001      	beq.n	8001de4 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001de0:	2200      	movs	r2, #0
 8001de2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001de4:	6803      	ldr	r3, [r0, #0]
 8001de6:	699a      	ldr	r2, [r3, #24]
 8001de8:	f012 0f01 	tst.w	r2, #1
 8001dec:	d103      	bne.n	8001df6 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001dee:	699a      	ldr	r2, [r3, #24]
 8001df0:	f042 0201 	orr.w	r2, r2, #1
 8001df4:	619a      	str	r2, [r3, #24]
  }
}
 8001df6:	4770      	bx	lr

08001df8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001df8:	b470      	push	{r4, r5, r6}
 8001dfa:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001dfc:	6805      	ldr	r5, [r0, #0]
 8001dfe:	6868      	ldr	r0, [r5, #4]
 8001e00:	0d74      	lsrs	r4, r6, #21
 8001e02:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001e06:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001e0a:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001e0e:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001e12:	f044 0403 	orr.w	r4, r4, #3
 8001e16:	ea20 0004 	bic.w	r0, r0, r4
 8001e1a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001e1e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001e22:	4319      	orrs	r1, r3
 8001e24:	4331      	orrs	r1, r6
 8001e26:	4301      	orrs	r1, r0
 8001e28:	6069      	str	r1, [r5, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001e2a:	bc70      	pop	{r4, r5, r6}
 8001e2c:	4770      	bx	lr
	...

08001e30 <I2C_Enable_IRQ>:
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001e30:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001e32:	4a1d      	ldr	r2, [pc, #116]	; (8001ea8 <I2C_Enable_IRQ+0x78>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d017      	beq.n	8001e68 <I2C_Enable_IRQ+0x38>
 8001e38:	4a1c      	ldr	r2, [pc, #112]	; (8001eac <I2C_Enable_IRQ+0x7c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d014      	beq.n	8001e68 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_TCI;
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001e3e:	f011 0f04 	tst.w	r1, #4
 8001e42:	d12f      	bne.n	8001ea4 <I2C_Enable_IRQ+0x74>
  uint32_t tmpisr = 0U;
 8001e44:	2300      	movs	r3, #0
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001e46:	f011 0f01 	tst.w	r1, #1
 8001e4a:	d001      	beq.n	8001e50 <I2C_Enable_IRQ+0x20>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8001e4c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001e50:	f011 0f02 	tst.w	r1, #2
 8001e54:	d001      	beq.n	8001e5a <I2C_Enable_IRQ+0x2a>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8001e56:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001e5a:	f001 0112 	and.w	r1, r1, #18
 8001e5e:	2912      	cmp	r1, #18
 8001e60:	d110      	bne.n	8001e84 <I2C_Enable_IRQ+0x54>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8001e62:	f043 0320 	orr.w	r3, r3, #32
 8001e66:	e00d      	b.n	8001e84 <I2C_Enable_IRQ+0x54>
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001e68:	f011 0f04 	tst.w	r1, #4
 8001e6c:	d10f      	bne.n	8001e8e <I2C_Enable_IRQ+0x5e>
  uint32_t tmpisr = 0U;
 8001e6e:	2300      	movs	r3, #0
    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001e70:	f001 0211 	and.w	r2, r1, #17
 8001e74:	2a11      	cmp	r2, #17
 8001e76:	d00c      	beq.n	8001e92 <I2C_Enable_IRQ+0x62>
 8001e78:	f001 0112 	and.w	r1, r1, #18
    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001e7c:	2912      	cmp	r1, #18
 8001e7e:	d00b      	beq.n	8001e98 <I2C_Enable_IRQ+0x68>
    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8001e80:	2912      	cmp	r1, #18
 8001e82:	d00c      	beq.n	8001e9e <I2C_Enable_IRQ+0x6e>
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001e84:	6801      	ldr	r1, [r0, #0]
 8001e86:	680a      	ldr	r2, [r1, #0]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	600b      	str	r3, [r1, #0]
}
 8001e8c:	4770      	bx	lr
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e8e:	23b8      	movs	r3, #184	; 0xb8
 8001e90:	e7ee      	b.n	8001e70 <I2C_Enable_IRQ+0x40>
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001e92:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001e96:	e7ef      	b.n	8001e78 <I2C_Enable_IRQ+0x48>
      tmpisr |= I2C_IT_STOPI;
 8001e98:	f043 0320 	orr.w	r3, r3, #32
 8001e9c:	e7f0      	b.n	8001e80 <I2C_Enable_IRQ+0x50>
      tmpisr |= I2C_IT_TCI;
 8001e9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ea2:	e7ef      	b.n	8001e84 <I2C_Enable_IRQ+0x54>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001ea4:	23b8      	movs	r3, #184	; 0xb8
 8001ea6:	e7ce      	b.n	8001e46 <I2C_Enable_IRQ+0x16>
 8001ea8:	080027fb 	.word	0x080027fb
 8001eac:	080026fd 	.word	0x080026fd

08001eb0 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001eb0:	f011 0f01 	tst.w	r1, #1
 8001eb4:	d009      	beq.n	8001eca <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001eb6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001eba:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001ebe:	2b28      	cmp	r3, #40	; 0x28
 8001ec0:	d001      	beq.n	8001ec6 <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001ec2:	23f2      	movs	r3, #242	; 0xf2
 8001ec4:	e002      	b.n	8001ecc <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001ec6:	2342      	movs	r3, #66	; 0x42
 8001ec8:	e000      	b.n	8001ecc <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 8001eca:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001ecc:	f011 0f02 	tst.w	r1, #2
 8001ed0:	d02c      	beq.n	8001f2c <I2C_Disable_IRQ+0x7c>
{
 8001ed2:	b410      	push	{r4}
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001ed4:	f043 0444 	orr.w	r4, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001ed8:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001edc:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8001ee0:	2a28      	cmp	r2, #40	; 0x28
 8001ee2:	d018      	beq.n	8001f16 <I2C_Disable_IRQ+0x66>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001ee4:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001ee8:	f011 0f04 	tst.w	r1, #4
 8001eec:	d001      	beq.n	8001ef2 <I2C_Disable_IRQ+0x42>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001eee:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001ef2:	f001 0211 	and.w	r2, r1, #17
 8001ef6:	2a11      	cmp	r2, #17
 8001ef8:	d00f      	beq.n	8001f1a <I2C_Disable_IRQ+0x6a>
 8001efa:	f001 0112 	and.w	r1, r1, #18
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001efe:	2912      	cmp	r1, #18
 8001f00:	d00e      	beq.n	8001f20 <I2C_Disable_IRQ+0x70>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8001f02:	2912      	cmp	r1, #18
 8001f04:	d00f      	beq.n	8001f26 <I2C_Disable_IRQ+0x76>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001f06:	6801      	ldr	r1, [r0, #0]
 8001f08:	680a      	ldr	r2, [r1, #0]
 8001f0a:	ea22 0303 	bic.w	r3, r2, r3
 8001f0e:	600b      	str	r3, [r1, #0]
}
 8001f10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f14:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001f16:	4623      	mov	r3, r4
 8001f18:	e7e6      	b.n	8001ee8 <I2C_Disable_IRQ+0x38>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001f1a:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001f1e:	e7ec      	b.n	8001efa <I2C_Disable_IRQ+0x4a>
    tmpisr |= I2C_IT_STOPI;
 8001f20:	f043 0320 	orr.w	r3, r3, #32
 8001f24:	e7ed      	b.n	8001f02 <I2C_Disable_IRQ+0x52>
    tmpisr |= I2C_IT_TCI;
 8001f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f2a:	e7ec      	b.n	8001f06 <I2C_Disable_IRQ+0x56>
  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001f2c:	f011 0f04 	tst.w	r1, #4
 8001f30:	d001      	beq.n	8001f36 <I2C_Disable_IRQ+0x86>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001f32:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001f36:	f001 0211 	and.w	r2, r1, #17
 8001f3a:	2a11      	cmp	r2, #17
 8001f3c:	d00b      	beq.n	8001f56 <I2C_Disable_IRQ+0xa6>
 8001f3e:	f001 0112 	and.w	r1, r1, #18
  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001f42:	2912      	cmp	r1, #18
 8001f44:	d00a      	beq.n	8001f5c <I2C_Disable_IRQ+0xac>
  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8001f46:	2912      	cmp	r1, #18
 8001f48:	d00b      	beq.n	8001f62 <I2C_Disable_IRQ+0xb2>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001f4a:	6801      	ldr	r1, [r0, #0]
 8001f4c:	680a      	ldr	r2, [r1, #0]
 8001f4e:	ea22 0303 	bic.w	r3, r2, r3
 8001f52:	600b      	str	r3, [r1, #0]
 8001f54:	4770      	bx	lr
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001f56:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001f5a:	e7f0      	b.n	8001f3e <I2C_Disable_IRQ+0x8e>
    tmpisr |= I2C_IT_STOPI;
 8001f5c:	f043 0320 	orr.w	r3, r3, #32
 8001f60:	e7f1      	b.n	8001f46 <I2C_Disable_IRQ+0x96>
    tmpisr |= I2C_IT_TCI;
 8001f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f66:	e7f0      	b.n	8001f4a <I2C_Disable_IRQ+0x9a>

08001f68 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001f68:	2800      	cmp	r0, #0
 8001f6a:	d059      	beq.n	8002020 <HAL_I2C_Init+0xb8>
{
 8001f6c:	b510      	push	{r4, lr}
 8001f6e:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f70:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d043      	beq.n	8002000 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f78:	2324      	movs	r3, #36	; 0x24
 8001f7a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001f7e:	6822      	ldr	r2, [r4, #0]
 8001f80:	6813      	ldr	r3, [r2, #0]
 8001f82:	f023 0301 	bic.w	r3, r3, #1
 8001f86:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f88:	6863      	ldr	r3, [r4, #4]
 8001f8a:	6822      	ldr	r2, [r4, #0]
 8001f8c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001f90:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f92:	6822      	ldr	r2, [r4, #0]
 8001f94:	6893      	ldr	r3, [r2, #8]
 8001f96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001f9a:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f9c:	68e3      	ldr	r3, [r4, #12]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d033      	beq.n	800200a <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fa2:	68a3      	ldr	r3, [r4, #8]
 8001fa4:	6822      	ldr	r2, [r4, #0]
 8001fa6:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8001faa:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fac:	68e3      	ldr	r3, [r4, #12]
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d031      	beq.n	8002016 <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fb2:	6822      	ldr	r2, [r4, #0]
 8001fb4:	6853      	ldr	r3, [r2, #4]
 8001fb6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fbe:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fc0:	6822      	ldr	r2, [r4, #0]
 8001fc2:	68d3      	ldr	r3, [r2, #12]
 8001fc4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001fc8:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001fca:	6923      	ldr	r3, [r4, #16]
 8001fcc:	6962      	ldr	r2, [r4, #20]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	69a1      	ldr	r1, [r4, #24]
 8001fd2:	6822      	ldr	r2, [r4, #0]
 8001fd4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001fd8:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fda:	69e3      	ldr	r3, [r4, #28]
 8001fdc:	6a21      	ldr	r1, [r4, #32]
 8001fde:	6822      	ldr	r2, [r4, #0]
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001fe4:	6822      	ldr	r2, [r4, #0]
 8001fe6:	6813      	ldr	r3, [r2, #0]
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fee:	2000      	movs	r0, #0
 8001ff0:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ff2:	2320      	movs	r3, #32
 8001ff4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ff8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ffa:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8001ffe:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002000:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002004:	f7fe faaa 	bl	800055c <HAL_I2C_MspInit>
 8002008:	e7b6      	b.n	8001f78 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800200a:	68a3      	ldr	r3, [r4, #8]
 800200c:	6822      	ldr	r2, [r4, #0]
 800200e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002012:	6093      	str	r3, [r2, #8]
 8002014:	e7ca      	b.n	8001fac <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	e7c8      	b.n	8001fb2 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8002020:	2001      	movs	r0, #1
}
 8002022:	4770      	bx	lr

08002024 <HAL_I2C_Slave_Transmit_IT>:
{
 8002024:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002026:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b20      	cmp	r3, #32
 800202e:	d122      	bne.n	8002076 <HAL_I2C_Slave_Transmit_IT+0x52>
    __HAL_LOCK(hi2c);
 8002030:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002034:	2b01      	cmp	r3, #1
 8002036:	d020      	beq.n	800207a <HAL_I2C_Slave_Transmit_IT+0x56>
 8002038:	2301      	movs	r3, #1
 800203a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800203e:	2321      	movs	r3, #33	; 0x21
 8002040:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8002044:	2320      	movs	r3, #32
 8002046:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800204a:	2400      	movs	r4, #0
 800204c:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800204e:	6805      	ldr	r5, [r0, #0]
 8002050:	686b      	ldr	r3, [r5, #4]
 8002052:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002056:	606b      	str	r3, [r5, #4]
    hi2c->pBuffPtr    = pData;
 8002058:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 800205a:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800205c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800205e:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002060:	4b07      	ldr	r3, [pc, #28]	; (8002080 <HAL_I2C_Slave_Transmit_IT+0x5c>)
 8002062:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002064:	4b07      	ldr	r3, [pc, #28]	; (8002084 <HAL_I2C_Slave_Transmit_IT+0x60>)
 8002066:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8002068:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 800206c:	2105      	movs	r1, #5
 800206e:	f7ff fedf 	bl	8001e30 <I2C_Enable_IRQ>
    return HAL_OK;
 8002072:	4620      	mov	r0, r4
 8002074:	e000      	b.n	8002078 <HAL_I2C_Slave_Transmit_IT+0x54>
    return HAL_BUSY;
 8002076:	2002      	movs	r0, #2
}
 8002078:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 800207a:	2002      	movs	r0, #2
 800207c:	e7fc      	b.n	8002078 <HAL_I2C_Slave_Transmit_IT+0x54>
 800207e:	bf00      	nop
 8002080:	ffff0000 	.word	0xffff0000
 8002084:	080024d1 	.word	0x080024d1

08002088 <HAL_I2C_Slave_Receive_IT>:
{
 8002088:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800208a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b20      	cmp	r3, #32
 8002092:	d122      	bne.n	80020da <HAL_I2C_Slave_Receive_IT+0x52>
    __HAL_LOCK(hi2c);
 8002094:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002098:	2b01      	cmp	r3, #1
 800209a:	d020      	beq.n	80020de <HAL_I2C_Slave_Receive_IT+0x56>
 800209c:	2301      	movs	r3, #1
 800209e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80020a2:	2322      	movs	r3, #34	; 0x22
 80020a4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80020a8:	2320      	movs	r3, #32
 80020aa:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80020ae:	2400      	movs	r4, #0
 80020b0:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80020b2:	6805      	ldr	r5, [r0, #0]
 80020b4:	686b      	ldr	r3, [r5, #4]
 80020b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020ba:	606b      	str	r3, [r5, #4]
    hi2c->pBuffPtr    = pData;
 80020bc:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80020be:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020c0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80020c2:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020c4:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <HAL_I2C_Slave_Receive_IT+0x5c>)
 80020c6:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80020c8:	4b07      	ldr	r3, [pc, #28]	; (80020e8 <HAL_I2C_Slave_Receive_IT+0x60>)
 80020ca:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 80020cc:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 80020d0:	2106      	movs	r1, #6
 80020d2:	f7ff fead 	bl	8001e30 <I2C_Enable_IRQ>
    return HAL_OK;
 80020d6:	4620      	mov	r0, r4
 80020d8:	e000      	b.n	80020dc <HAL_I2C_Slave_Receive_IT+0x54>
    return HAL_BUSY;
 80020da:	2002      	movs	r0, #2
}
 80020dc:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 80020de:	2002      	movs	r0, #2
 80020e0:	e7fc      	b.n	80020dc <HAL_I2C_Slave_Receive_IT+0x54>
 80020e2:	bf00      	nop
 80020e4:	ffff0000 	.word	0xffff0000
 80020e8:	080024d1 	.word	0x080024d1

080020ec <HAL_I2C_EV_IRQHandler>:
{
 80020ec:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80020ee:	6803      	ldr	r3, [r0, #0]
 80020f0:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80020f2:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 80020f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80020f6:	b103      	cbz	r3, 80020fa <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 80020f8:	4798      	blx	r3
}
 80020fa:	bd08      	pop	{r3, pc}

080020fc <HAL_I2C_MasterTxCpltCallback>:
}
 80020fc:	4770      	bx	lr

080020fe <HAL_I2C_MasterRxCpltCallback>:
}
 80020fe:	4770      	bx	lr

08002100 <I2C_ITMasterSeqCplt>:
{
 8002100:	b538      	push	{r3, r4, r5, lr}
 8002102:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002104:	2300      	movs	r3, #0
 8002106:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800210a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800210e:	b2db      	uxtb	r3, r3
 8002110:	2b21      	cmp	r3, #33	; 0x21
 8002112:	d00f      	beq.n	8002134 <I2C_ITMasterSeqCplt+0x34>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002114:	2320      	movs	r3, #32
 8002116:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800211a:	2312      	movs	r3, #18
 800211c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800211e:	2500      	movs	r5, #0
 8002120:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002122:	2102      	movs	r1, #2
 8002124:	f7ff fec4 	bl	8001eb0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002128:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800212c:	4620      	mov	r0, r4
 800212e:	f7ff ffe6 	bl	80020fe <HAL_I2C_MasterRxCpltCallback>
}
 8002132:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8002134:	2320      	movs	r3, #32
 8002136:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800213a:	2311      	movs	r3, #17
 800213c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800213e:	2500      	movs	r5, #0
 8002140:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002142:	2101      	movs	r1, #1
 8002144:	f7ff feb4 	bl	8001eb0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002148:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800214c:	4620      	mov	r0, r4
 800214e:	f7ff ffd5 	bl	80020fc <HAL_I2C_MasterTxCpltCallback>
 8002152:	e7ee      	b.n	8002132 <I2C_ITMasterSeqCplt+0x32>

08002154 <I2C_ITSlaveSeqCplt>:
{
 8002154:	b510      	push	{r4, lr}
 8002156:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002158:	2300      	movs	r3, #0
 800215a:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800215e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002162:	b2db      	uxtb	r3, r3
 8002164:	2b29      	cmp	r3, #41	; 0x29
 8002166:	d005      	beq.n	8002174 <I2C_ITSlaveSeqCplt+0x20>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002168:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b2a      	cmp	r3, #42	; 0x2a
 8002170:	d00f      	beq.n	8002192 <I2C_ITSlaveSeqCplt+0x3e>
}
 8002172:	bd10      	pop	{r4, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002174:	2328      	movs	r3, #40	; 0x28
 8002176:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800217a:	2321      	movs	r3, #33	; 0x21
 800217c:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800217e:	2101      	movs	r1, #1
 8002180:	f7ff fe96 	bl	8001eb0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002184:	2300      	movs	r3, #0
 8002186:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800218a:	4620      	mov	r0, r4
 800218c:	f7fe fab8 	bl	8000700 <HAL_I2C_SlaveTxCpltCallback>
 8002190:	e7ef      	b.n	8002172 <I2C_ITSlaveSeqCplt+0x1e>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002192:	2328      	movs	r3, #40	; 0x28
 8002194:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002198:	2322      	movs	r3, #34	; 0x22
 800219a:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800219c:	2102      	movs	r1, #2
 800219e:	f7ff fe87 	bl	8001eb0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80021a2:	2300      	movs	r3, #0
 80021a4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80021a8:	4620      	mov	r0, r4
 80021aa:	f7fe fab3 	bl	8000714 <HAL_I2C_SlaveRxCpltCallback>
}
 80021ae:	e7e0      	b.n	8002172 <I2C_ITSlaveSeqCplt+0x1e>

080021b0 <HAL_I2C_AddrCallback>:
}
 80021b0:	4770      	bx	lr

080021b2 <I2C_ITAddrCplt>:
{
 80021b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021b4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80021b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80021bc:	2b28      	cmp	r3, #40	; 0x28
 80021be:	d006      	beq.n	80021ce <I2C_ITAddrCplt+0x1c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80021c0:	6803      	ldr	r3, [r0, #0]
 80021c2:	2208      	movs	r2, #8
 80021c4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80021c6:	2300      	movs	r3, #0
 80021c8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 80021cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021ce:	4604      	mov	r4, r0
    transferdirection = I2C_GET_DIR(hi2c);
 80021d0:	6803      	ldr	r3, [r0, #0]
 80021d2:	699e      	ldr	r6, [r3, #24]
 80021d4:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80021d8:	699a      	ldr	r2, [r3, #24]
 80021da:	0c12      	lsrs	r2, r2, #16
 80021dc:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80021e0:	689a      	ldr	r2, [r3, #8]
 80021e2:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80021e6:	68df      	ldr	r7, [r3, #12]
 80021e8:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021ec:	68c1      	ldr	r1, [r0, #12]
 80021ee:	2902      	cmp	r1, #2
 80021f0:	d121      	bne.n	8002236 <I2C_ITAddrCplt+0x84>
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80021f2:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 80021f6:	f015 0f06 	tst.w	r5, #6
 80021fa:	d110      	bne.n	800221e <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 80021fc:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80021fe:	3101      	adds	r1, #1
 8002200:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002202:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002204:	2902      	cmp	r1, #2
 8002206:	d1e1      	bne.n	80021cc <I2C_ITAddrCplt+0x1a>
          hi2c->AddrEventCount = 0U;
 8002208:	2100      	movs	r1, #0
 800220a:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800220c:	2008      	movs	r0, #8
 800220e:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8002210:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002214:	4631      	mov	r1, r6
 8002216:	4620      	mov	r0, r4
 8002218:	f7ff ffca 	bl	80021b0 <HAL_I2C_AddrCallback>
 800221c:	e7d6      	b.n	80021cc <I2C_ITAddrCplt+0x1a>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800221e:	2104      	movs	r1, #4
 8002220:	f7ff fe46 	bl	8001eb0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002224:	2300      	movs	r3, #0
 8002226:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800222a:	463a      	mov	r2, r7
 800222c:	4631      	mov	r1, r6
 800222e:	4620      	mov	r0, r4
 8002230:	f7ff ffbe 	bl	80021b0 <HAL_I2C_AddrCallback>
 8002234:	e7ca      	b.n	80021cc <I2C_ITAddrCplt+0x1a>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002236:	2104      	movs	r1, #4
 8002238:	f7ff fe3a 	bl	8001eb0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800223c:	2300      	movs	r3, #0
 800223e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002242:	462a      	mov	r2, r5
 8002244:	4631      	mov	r1, r6
 8002246:	4620      	mov	r0, r4
 8002248:	f7ff ffb2 	bl	80021b0 <HAL_I2C_AddrCallback>
 800224c:	e7be      	b.n	80021cc <I2C_ITAddrCplt+0x1a>

0800224e <HAL_I2C_ListenCpltCallback>:
}
 800224e:	4770      	bx	lr

08002250 <I2C_ITListenCplt>:
{
 8002250:	b510      	push	{r4, lr}
 8002252:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002254:	4b16      	ldr	r3, [pc, #88]	; (80022b0 <I2C_ITListenCplt+0x60>)
 8002256:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002258:	2300      	movs	r3, #0
 800225a:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800225c:	2220      	movs	r2, #32
 800225e:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002262:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002266:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002268:	f011 0f04 	tst.w	r1, #4
 800226c:	d012      	beq.n	8002294 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800226e:	6803      	ldr	r3, [r0, #0]
 8002270:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002272:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002274:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002276:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002278:	3301      	adds	r3, #1
 800227a:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800227c:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800227e:	b14b      	cbz	r3, 8002294 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8002280:	3b01      	subs	r3, #1
 8002282:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8002284:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002286:	3b01      	subs	r3, #1
 8002288:	b29b      	uxth	r3, r3
 800228a:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800228c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800228e:	f043 0304 	orr.w	r3, r3, #4
 8002292:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002294:	2107      	movs	r1, #7
 8002296:	4620      	mov	r0, r4
 8002298:	f7ff fe0a 	bl	8001eb0 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800229c:	6823      	ldr	r3, [r4, #0]
 800229e:	2210      	movs	r2, #16
 80022a0:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 80022a2:	2300      	movs	r3, #0
 80022a4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 80022a8:	4620      	mov	r0, r4
 80022aa:	f7ff ffd0 	bl	800224e <HAL_I2C_ListenCpltCallback>
}
 80022ae:	bd10      	pop	{r4, pc}
 80022b0:	ffff0000 	.word	0xffff0000

080022b4 <HAL_I2C_MemTxCpltCallback>:
}
 80022b4:	4770      	bx	lr

080022b6 <HAL_I2C_MemRxCpltCallback>:
}
 80022b6:	4770      	bx	lr

080022b8 <HAL_I2C_ErrorCallback>:
}
 80022b8:	4770      	bx	lr

080022ba <HAL_I2C_AbortCpltCallback>:
}
 80022ba:	4770      	bx	lr

080022bc <I2C_ITError>:
{
 80022bc:	b510      	push	{r4, lr}
 80022be:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80022c0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80022c4:	2200      	movs	r2, #0
 80022c6:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80022ca:	4836      	ldr	r0, [pc, #216]	; (80023a4 <I2C_ITError+0xe8>)
 80022cc:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80022ce:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80022d0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80022d2:	4311      	orrs	r1, r2
 80022d4:	6461      	str	r1, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80022d6:	3b28      	subs	r3, #40	; 0x28
 80022d8:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d822      	bhi.n	8002324 <I2C_ITError+0x68>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80022de:	2103      	movs	r1, #3
 80022e0:	4620      	mov	r0, r4
 80022e2:	f7ff fde5 	bl	8001eb0 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80022e6:	2328      	movs	r3, #40	; 0x28
 80022e8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80022ec:	2300      	movs	r3, #0
 80022ee:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80022f0:	4b2d      	ldr	r3, [pc, #180]	; (80023a8 <I2C_ITError+0xec>)
 80022f2:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80022f4:	6823      	ldr	r3, [r4, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80022fc:	d022      	beq.n	8002344 <I2C_ITError+0x88>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002304:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8002306:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002308:	b15b      	cbz	r3, 8002322 <I2C_ITError+0x66>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800230a:	4a28      	ldr	r2, [pc, #160]	; (80023ac <I2C_ITError+0xf0>)
 800230c:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 800230e:	2300      	movs	r3, #0
 8002310:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002314:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002316:	f7ff fc15 	bl	8001b44 <HAL_DMA_Abort_IT>
 800231a:	b110      	cbz	r0, 8002322 <I2C_ITError+0x66>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800231c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800231e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002320:	4798      	blx	r3
}
 8002322:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002324:	2107      	movs	r1, #7
 8002326:	4620      	mov	r0, r4
 8002328:	f7ff fdc2 	bl	8001eb0 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800232c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b60      	cmp	r3, #96	; 0x60
 8002334:	d002      	beq.n	800233c <I2C_ITError+0x80>
      hi2c->State         = HAL_I2C_STATE_READY;
 8002336:	2320      	movs	r3, #32
 8002338:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800233c:	2300      	movs	r3, #0
 800233e:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002340:	6363      	str	r3, [r4, #52]	; 0x34
 8002342:	e7d7      	b.n	80022f4 <I2C_ITError+0x38>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800234a:	d014      	beq.n	8002376 <I2C_ITError+0xba>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002352:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8002354:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0e3      	beq.n	8002322 <I2C_ITError+0x66>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800235a:	4a14      	ldr	r2, [pc, #80]	; (80023ac <I2C_ITError+0xf0>)
 800235c:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 800235e:	2300      	movs	r3, #0
 8002360:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002364:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002366:	f7ff fbed 	bl	8001b44 <HAL_DMA_Abort_IT>
 800236a:	2800      	cmp	r0, #0
 800236c:	d0d9      	beq.n	8002322 <I2C_ITError+0x66>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800236e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002370:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002372:	4798      	blx	r3
 8002374:	e7d5      	b.n	8002322 <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002376:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b60      	cmp	r3, #96	; 0x60
 800237e:	d006      	beq.n	800238e <I2C_ITError+0xd2>
    __HAL_UNLOCK(hi2c);
 8002380:	2300      	movs	r3, #0
 8002382:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002386:	4620      	mov	r0, r4
 8002388:	f7ff ff96 	bl	80022b8 <HAL_I2C_ErrorCallback>
}
 800238c:	e7c9      	b.n	8002322 <I2C_ITError+0x66>
    hi2c->State = HAL_I2C_STATE_READY;
 800238e:	2320      	movs	r3, #32
 8002390:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002394:	2300      	movs	r3, #0
 8002396:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 800239a:	4620      	mov	r0, r4
 800239c:	f7ff ff8d 	bl	80022ba <HAL_I2C_AbortCpltCallback>
 80023a0:	e7bf      	b.n	8002322 <I2C_ITError+0x66>
 80023a2:	bf00      	nop
 80023a4:	ffff0000 	.word	0xffff0000
 80023a8:	080024d1 	.word	0x080024d1
 80023ac:	0800293b 	.word	0x0800293b

080023b0 <I2C_ITSlaveCplt>:
{
 80023b0:	b570      	push	{r4, r5, r6, lr}
 80023b2:	4604      	mov	r4, r0
 80023b4:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80023b6:	6803      	ldr	r3, [r0, #0]
 80023b8:	681e      	ldr	r6, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023ba:	2220      	movs	r2, #32
 80023bc:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80023be:	2107      	movs	r1, #7
 80023c0:	f7ff fd76 	bl	8001eb0 <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80023c4:	6822      	ldr	r2, [r4, #0]
 80023c6:	6853      	ldr	r3, [r2, #4]
 80023c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023cc:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 80023ce:	6822      	ldr	r2, [r4, #0]
 80023d0:	6853      	ldr	r3, [r2, #4]
 80023d2:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80023d6:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80023da:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80023de:	f023 0301 	bic.w	r3, r3, #1
 80023e2:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 80023e4:	4620      	mov	r0, r4
 80023e6:	f7ff fcf6 	bl	8001dd6 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80023ea:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80023ee:	d03a      	beq.n	8002466 <I2C_ITSlaveCplt+0xb6>
    if (hi2c->hdmatx != NULL)
 80023f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80023f2:	b11b      	cbz	r3, 80023fc <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80023fc:	f015 0f04 	tst.w	r5, #4
 8002400:	d010      	beq.n	8002424 <I2C_ITSlaveCplt+0x74>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002402:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002406:	6823      	ldr	r3, [r4, #0]
 8002408:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800240a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800240c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800240e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002410:	3301      	adds	r3, #1
 8002412:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8002414:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002416:	b12b      	cbz	r3, 8002424 <I2C_ITSlaveCplt+0x74>
      hi2c->XferSize--;
 8002418:	3b01      	subs	r3, #1
 800241a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800241c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800241e:	3b01      	subs	r3, #1
 8002420:	b29b      	uxth	r3, r3
 8002422:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8002424:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002426:	b29b      	uxth	r3, r3
 8002428:	b11b      	cbz	r3, 8002432 <I2C_ITSlaveCplt+0x82>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800242a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800242c:	f043 0304 	orr.w	r3, r3, #4
 8002430:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 8002432:	2300      	movs	r3, #0
 8002434:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002436:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 800243a:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800243c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800243e:	b9eb      	cbnz	r3, 800247c <I2C_ITSlaveCplt+0xcc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002440:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002442:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002446:	d127      	bne.n	8002498 <I2C_ITSlaveCplt+0xe8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002448:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b22      	cmp	r3, #34	; 0x22
 8002450:	d031      	beq.n	80024b6 <I2C_ITSlaveCplt+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 8002452:	2320      	movs	r3, #32
 8002454:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002458:	2300      	movs	r3, #0
 800245a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800245e:	4620      	mov	r0, r4
 8002460:	f7fe f94e 	bl	8000700 <HAL_I2C_SlaveTxCpltCallback>
}
 8002464:	e026      	b.n	80024b4 <I2C_ITSlaveCplt+0x104>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002466:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 800246a:	d0c7      	beq.n	80023fc <I2C_ITSlaveCplt+0x4c>
    if (hi2c->hdmarx != NULL)
 800246c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800246e:	2b00      	cmp	r3, #0
 8002470:	d0c4      	beq.n	80023fc <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	b29b      	uxth	r3, r3
 8002478:	8563      	strh	r3, [r4, #42]	; 0x2a
 800247a:	e7bf      	b.n	80023fc <I2C_ITSlaveCplt+0x4c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800247c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800247e:	4620      	mov	r0, r4
 8002480:	f7ff ff1c 	bl	80022bc <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002484:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b28      	cmp	r3, #40	; 0x28
 800248c:	d112      	bne.n	80024b4 <I2C_ITSlaveCplt+0x104>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800248e:	4629      	mov	r1, r5
 8002490:	4620      	mov	r0, r4
 8002492:	f7ff fedd 	bl	8002250 <I2C_ITListenCplt>
 8002496:	e00d      	b.n	80024b4 <I2C_ITSlaveCplt+0x104>
    I2C_ITSlaveSeqCplt(hi2c);
 8002498:	4620      	mov	r0, r4
 800249a:	f7ff fe5b 	bl	8002154 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800249e:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <I2C_ITSlaveCplt+0x11c>)
 80024a0:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80024a2:	2320      	movs	r3, #32
 80024a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80024a8:	2300      	movs	r3, #0
 80024aa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80024ae:	4620      	mov	r0, r4
 80024b0:	f7ff fecd 	bl	800224e <HAL_I2C_ListenCpltCallback>
}
 80024b4:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80024b6:	2320      	movs	r3, #32
 80024b8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80024bc:	2300      	movs	r3, #0
 80024be:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80024c2:	4620      	mov	r0, r4
 80024c4:	f7fe f926 	bl	8000714 <HAL_I2C_SlaveRxCpltCallback>
 80024c8:	e7f4      	b.n	80024b4 <I2C_ITSlaveCplt+0x104>
 80024ca:	bf00      	nop
 80024cc:	ffff0000 	.word	0xffff0000

080024d0 <I2C_Slave_ISR_IT>:
{
 80024d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 80024d2:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80024d4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80024d8:	2b01      	cmp	r3, #1
 80024da:	f000 809c 	beq.w	8002616 <I2C_Slave_ISR_IT+0x146>
 80024de:	4616      	mov	r6, r2
 80024e0:	460d      	mov	r5, r1
 80024e2:	4604      	mov	r4, r0
 80024e4:	2301      	movs	r3, #1
 80024e6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80024ea:	f011 0f20 	tst.w	r1, #32
 80024ee:	d002      	beq.n	80024f6 <I2C_Slave_ISR_IT+0x26>
 80024f0:	f012 0f20 	tst.w	r2, #32
 80024f4:	d119      	bne.n	800252a <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80024f6:	f015 0f10 	tst.w	r5, #16
 80024fa:	d03e      	beq.n	800257a <I2C_Slave_ISR_IT+0xaa>
 80024fc:	f016 0f10 	tst.w	r6, #16
 8002500:	d03b      	beq.n	800257a <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 8002502:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002504:	b29b      	uxth	r3, r3
 8002506:	bb43      	cbnz	r3, 800255a <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8002508:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b28      	cmp	r3, #40	; 0x28
 8002510:	d00e      	beq.n	8002530 <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002512:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b29      	cmp	r3, #41	; 0x29
 800251a:	d011      	beq.n	8002540 <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	2210      	movs	r2, #16
 8002520:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8002522:	2000      	movs	r0, #0
 8002524:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8002528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800252a:	f7ff ff41 	bl	80023b0 <I2C_ITSlaveCplt>
 800252e:	e7e2      	b.n	80024f6 <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8002530:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8002534:	d1ed      	bne.n	8002512 <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002536:	4629      	mov	r1, r5
 8002538:	4620      	mov	r0, r4
 800253a:	f7ff fe89 	bl	8002250 <I2C_ITListenCplt>
 800253e:	e7f0      	b.n	8002522 <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002540:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8002544:	d0ea      	beq.n	800251c <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002546:	6823      	ldr	r3, [r4, #0]
 8002548:	2210      	movs	r2, #16
 800254a:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 800254c:	4620      	mov	r0, r4
 800254e:	f7ff fc42 	bl	8001dd6 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8002552:	4620      	mov	r0, r4
 8002554:	f7ff fdfe 	bl	8002154 <I2C_ITSlaveSeqCplt>
 8002558:	e7e3      	b.n	8002522 <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800255a:	6823      	ldr	r3, [r4, #0]
 800255c:	2210      	movs	r2, #16
 800255e:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002560:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002562:	f043 0304 	orr.w	r3, r3, #4
 8002566:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002568:	b117      	cbz	r7, 8002570 <I2C_Slave_ISR_IT+0xa0>
 800256a:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 800256e:	d1d8      	bne.n	8002522 <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002570:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002572:	4620      	mov	r0, r4
 8002574:	f7ff fea2 	bl	80022bc <I2C_ITError>
 8002578:	e7d3      	b.n	8002522 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800257a:	f015 0f04 	tst.w	r5, #4
 800257e:	d01e      	beq.n	80025be <I2C_Slave_ISR_IT+0xee>
 8002580:	f016 0f04 	tst.w	r6, #4
 8002584:	d01b      	beq.n	80025be <I2C_Slave_ISR_IT+0xee>
    if (hi2c->XferCount > 0U)
 8002586:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002588:	b29b      	uxth	r3, r3
 800258a:	b16b      	cbz	r3, 80025a8 <I2C_Slave_ISR_IT+0xd8>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800258c:	6823      	ldr	r3, [r4, #0]
 800258e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002592:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002594:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002596:	3301      	adds	r3, #1
 8002598:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800259a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800259c:	3b01      	subs	r3, #1
 800259e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80025a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025a2:	3b01      	subs	r3, #1
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 80025a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1b8      	bne.n	8002522 <I2C_Slave_ISR_IT+0x52>
 80025b0:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80025b4:	d0b5      	beq.n	8002522 <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 80025b6:	4620      	mov	r0, r4
 80025b8:	f7ff fdcc 	bl	8002154 <I2C_ITSlaveSeqCplt>
 80025bc:	e7b1      	b.n	8002522 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80025be:	f015 0f08 	tst.w	r5, #8
 80025c2:	d002      	beq.n	80025ca <I2C_Slave_ISR_IT+0xfa>
 80025c4:	f016 0f08 	tst.w	r6, #8
 80025c8:	d117      	bne.n	80025fa <I2C_Slave_ISR_IT+0x12a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80025ca:	f015 0f02 	tst.w	r5, #2
 80025ce:	d0a8      	beq.n	8002522 <I2C_Slave_ISR_IT+0x52>
 80025d0:	f016 0f02 	tst.w	r6, #2
 80025d4:	d0a5      	beq.n	8002522 <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 80025d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	b19b      	cbz	r3, 8002604 <I2C_Slave_ISR_IT+0x134>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025dc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025de:	6823      	ldr	r3, [r4, #0]
 80025e0:	7812      	ldrb	r2, [r2, #0]
 80025e2:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80025e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025e6:	3301      	adds	r3, #1
 80025e8:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80025ea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025ec:	3b01      	subs	r3, #1
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80025f2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80025f4:	3b01      	subs	r3, #1
 80025f6:	8523      	strh	r3, [r4, #40]	; 0x28
 80025f8:	e793      	b.n	8002522 <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80025fa:	4629      	mov	r1, r5
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7ff fdd8 	bl	80021b2 <I2C_ITAddrCplt>
 8002602:	e78e      	b.n	8002522 <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002604:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8002608:	d001      	beq.n	800260e <I2C_Slave_ISR_IT+0x13e>
 800260a:	2f00      	cmp	r7, #0
 800260c:	d189      	bne.n	8002522 <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 800260e:	4620      	mov	r0, r4
 8002610:	f7ff fda0 	bl	8002154 <I2C_ITSlaveSeqCplt>
 8002614:	e785      	b.n	8002522 <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 8002616:	2002      	movs	r0, #2
 8002618:	e786      	b.n	8002528 <I2C_Slave_ISR_IT+0x58>

0800261a <I2C_ITMasterCplt>:
{
 800261a:	b510      	push	{r4, lr}
 800261c:	4604      	mov	r4, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800261e:	6803      	ldr	r3, [r0, #0]
 8002620:	2220      	movs	r2, #32
 8002622:	61da      	str	r2, [r3, #28]
  I2C_RESET_CR2(hi2c);
 8002624:	6802      	ldr	r2, [r0, #0]
 8002626:	6853      	ldr	r3, [r2, #4]
 8002628:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800262c:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8002630:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002634:	f023 0301 	bic.w	r3, r3, #1
 8002638:	6053      	str	r3, [r2, #4]
  hi2c->PreviousState = I2C_STATE_NONE;
 800263a:	2300      	movs	r3, #0
 800263c:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR       = NULL;
 800263e:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002640:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8002644:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
 8002646:	f011 0f10 	tst.w	r1, #16
 800264a:	d006      	beq.n	800265a <I2C_ITMasterCplt+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800264c:	6803      	ldr	r3, [r0, #0]
 800264e:	2210      	movs	r2, #16
 8002650:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002652:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002654:	f043 0304 	orr.w	r3, r3, #4
 8002658:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Flush_TXDR(hi2c);
 800265a:	4620      	mov	r0, r4
 800265c:	f7ff fbbb 	bl	8001dd6 <I2C_Flush_TXDR>
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002660:	2103      	movs	r1, #3
 8002662:	4620      	mov	r0, r4
 8002664:	f7ff fc24 	bl	8001eb0 <I2C_Disable_IRQ>
  tmperror = hi2c->ErrorCode;
 8002668:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800266a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b60      	cmp	r3, #96	; 0x60
 8002672:	d01b      	beq.n	80026ac <I2C_ITMasterCplt+0x92>
 8002674:	b9d2      	cbnz	r2, 80026ac <I2C_ITMasterCplt+0x92>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002676:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b21      	cmp	r3, #33	; 0x21
 800267e:	d01a      	beq.n	80026b6 <I2C_ITMasterCplt+0x9c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002680:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b22      	cmp	r3, #34	; 0x22
 8002688:	d114      	bne.n	80026b4 <I2C_ITMasterCplt+0x9a>
    hi2c->State = HAL_I2C_STATE_READY;
 800268a:	2320      	movs	r3, #32
 800268c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002690:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b40      	cmp	r3, #64	; 0x40
 8002698:	d027      	beq.n	80026ea <I2C_ITMasterCplt+0xd0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800269a:	2300      	movs	r3, #0
 800269c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80026a0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80026a4:	4620      	mov	r0, r4
 80026a6:	f7ff fd2a 	bl	80020fe <HAL_I2C_MasterRxCpltCallback>
}
 80026aa:	e003      	b.n	80026b4 <I2C_ITMasterCplt+0x9a>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80026ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80026ae:	4620      	mov	r0, r4
 80026b0:	f7ff fe04 	bl	80022bc <I2C_ITError>
}
 80026b4:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80026b6:	2320      	movs	r3, #32
 80026b8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80026bc:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b40      	cmp	r3, #64	; 0x40
 80026c4:	d008      	beq.n	80026d8 <I2C_ITMasterCplt+0xbe>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c6:	2300      	movs	r3, #0
 80026c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80026cc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80026d0:	4620      	mov	r0, r4
 80026d2:	f7ff fd13 	bl	80020fc <HAL_I2C_MasterTxCpltCallback>
 80026d6:	e7ed      	b.n	80026b4 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d8:	2300      	movs	r3, #0
 80026da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80026de:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80026e2:	4620      	mov	r0, r4
 80026e4:	f7ff fde6 	bl	80022b4 <HAL_I2C_MemTxCpltCallback>
 80026e8:	e7e4      	b.n	80026b4 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ea:	2300      	movs	r3, #0
 80026ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80026f0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80026f4:	4620      	mov	r0, r4
 80026f6:	f7ff fdde 	bl	80022b6 <HAL_I2C_MemRxCpltCallback>
 80026fa:	e7db      	b.n	80026b4 <I2C_ITMasterCplt+0x9a>

080026fc <I2C_Slave_ISR_DMA>:
{
 80026fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 80026fe:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8002700:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002704:	2b01      	cmp	r3, #1
 8002706:	d076      	beq.n	80027f6 <I2C_Slave_ISR_DMA+0xfa>
 8002708:	4616      	mov	r6, r2
 800270a:	460d      	mov	r5, r1
 800270c:	4604      	mov	r4, r0
 800270e:	2301      	movs	r3, #1
 8002710:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002714:	f011 0f20 	tst.w	r1, #32
 8002718:	d002      	beq.n	8002720 <I2C_Slave_ISR_DMA+0x24>
 800271a:	f012 0f20 	tst.w	r2, #32
 800271e:	d115      	bne.n	800274c <I2C_Slave_ISR_DMA+0x50>
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002720:	f015 0f10 	tst.w	r5, #16
 8002724:	d058      	beq.n	80027d8 <I2C_Slave_ISR_DMA+0xdc>
 8002726:	f016 0f10 	tst.w	r6, #16
 800272a:	d055      	beq.n	80027d8 <I2C_Slave_ISR_DMA+0xdc>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800272c:	f3c6 3380 	ubfx	r3, r6, #14, #1
 8002730:	b913      	cbnz	r3, 8002738 <I2C_Slave_ISR_DMA+0x3c>
 8002732:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8002736:	d04b      	beq.n	80027d0 <I2C_Slave_ISR_DMA+0xd4>
      if (hi2c->hdmarx != NULL)
 8002738:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800273a:	b152      	cbz	r2, 8002752 <I2C_Slave_ISR_DMA+0x56>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800273c:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8002740:	d009      	beq.n	8002756 <I2C_Slave_ISR_DMA+0x5a>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	6852      	ldr	r2, [r2, #4]
 8002746:	b1f2      	cbz	r2, 8002786 <I2C_Slave_ISR_DMA+0x8a>
  uint32_t treatdmanack = 0U;
 8002748:	2100      	movs	r1, #0
 800274a:	e005      	b.n	8002758 <I2C_Slave_ISR_DMA+0x5c>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800274c:	f7ff fe30 	bl	80023b0 <I2C_ITSlaveCplt>
 8002750:	e7e6      	b.n	8002720 <I2C_Slave_ISR_DMA+0x24>
  uint32_t treatdmanack = 0U;
 8002752:	2100      	movs	r1, #0
 8002754:	e000      	b.n	8002758 <I2C_Slave_ISR_DMA+0x5c>
 8002756:	2100      	movs	r1, #0
      if (hi2c->hdmatx != NULL)
 8002758:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800275a:	b11a      	cbz	r2, 8002764 <I2C_Slave_ISR_DMA+0x68>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800275c:	b113      	cbz	r3, 8002764 <I2C_Slave_ISR_DMA+0x68>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800275e:	6813      	ldr	r3, [r2, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	b193      	cbz	r3, 800278a <I2C_Slave_ISR_DMA+0x8e>
      if (treatdmanack == 1U)
 8002764:	b989      	cbnz	r1, 800278a <I2C_Slave_ISR_DMA+0x8e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002766:	6823      	ldr	r3, [r4, #0]
 8002768:	2210      	movs	r2, #16
 800276a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800276c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800276e:	f043 0304 	orr.w	r3, r3, #4
 8002772:	6463      	str	r3, [r4, #68]	; 0x44
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002774:	b117      	cbz	r7, 800277c <I2C_Slave_ISR_DMA+0x80>
 8002776:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 800277a:	d133      	bne.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800277c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800277e:	4620      	mov	r0, r4
 8002780:	f7ff fd9c 	bl	80022bc <I2C_ITError>
 8002784:	e02e      	b.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
            treatdmanack = 1U;
 8002786:	2101      	movs	r1, #1
 8002788:	e7e6      	b.n	8002758 <I2C_Slave_ISR_DMA+0x5c>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 800278a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b28      	cmp	r3, #40	; 0x28
 8002792:	d008      	beq.n	80027a6 <I2C_Slave_ISR_DMA+0xaa>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002794:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b29      	cmp	r3, #41	; 0x29
 800279c:	d00b      	beq.n	80027b6 <I2C_Slave_ISR_DMA+0xba>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800279e:	6823      	ldr	r3, [r4, #0]
 80027a0:	2210      	movs	r2, #16
 80027a2:	61da      	str	r2, [r3, #28]
 80027a4:	e01e      	b.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 80027a6:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 80027aa:	d1f3      	bne.n	8002794 <I2C_Slave_ISR_DMA+0x98>
          I2C_ITListenCplt(hi2c, ITFlags);
 80027ac:	4629      	mov	r1, r5
 80027ae:	4620      	mov	r0, r4
 80027b0:	f7ff fd4e 	bl	8002250 <I2C_ITListenCplt>
 80027b4:	e016      	b.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80027b6:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80027ba:	d0f0      	beq.n	800279e <I2C_Slave_ISR_DMA+0xa2>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027bc:	6823      	ldr	r3, [r4, #0]
 80027be:	2210      	movs	r2, #16
 80027c0:	61da      	str	r2, [r3, #28]
          I2C_Flush_TXDR(hi2c);
 80027c2:	4620      	mov	r0, r4
 80027c4:	f7ff fb07 	bl	8001dd6 <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 80027c8:	4620      	mov	r0, r4
 80027ca:	f7ff fcc3 	bl	8002154 <I2C_ITSlaveSeqCplt>
 80027ce:	e009      	b.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027d0:	6823      	ldr	r3, [r4, #0]
 80027d2:	2210      	movs	r2, #16
 80027d4:	61da      	str	r2, [r3, #28]
 80027d6:	e005      	b.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80027d8:	f015 0f08 	tst.w	r5, #8
 80027dc:	d002      	beq.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
 80027de:	f016 0f08 	tst.w	r6, #8
 80027e2:	d103      	bne.n	80027ec <I2C_Slave_ISR_DMA+0xf0>
  __HAL_UNLOCK(hi2c);
 80027e4:	2000      	movs	r0, #0
 80027e6:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80027ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITAddrCplt(hi2c, ITFlags);
 80027ec:	4629      	mov	r1, r5
 80027ee:	4620      	mov	r0, r4
 80027f0:	f7ff fcdf 	bl	80021b2 <I2C_ITAddrCplt>
 80027f4:	e7f6      	b.n	80027e4 <I2C_Slave_ISR_DMA+0xe8>
  __HAL_LOCK(hi2c);
 80027f6:	2002      	movs	r0, #2
 80027f8:	e7f7      	b.n	80027ea <I2C_Slave_ISR_DMA+0xee>

080027fa <I2C_Master_ISR_DMA>:
  __HAL_LOCK(hi2c);
 80027fa:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80027fe:	2b01      	cmp	r3, #1
 8002800:	f000 8099 	beq.w	8002936 <I2C_Master_ISR_DMA+0x13c>
{
 8002804:	b510      	push	{r4, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 800280a:	2301      	movs	r3, #1
 800280c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002810:	f011 0f10 	tst.w	r1, #16
 8002814:	d002      	beq.n	800281c <I2C_Master_ISR_DMA+0x22>
 8002816:	f012 0f10 	tst.w	r2, #16
 800281a:	d131      	bne.n	8002880 <I2C_Master_ISR_DMA+0x86>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800281c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002820:	d05f      	beq.n	80028e2 <I2C_Master_ISR_DMA+0xe8>
 8002822:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002826:	d05c      	beq.n	80028e2 <I2C_Master_ISR_DMA+0xe8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002828:	6822      	ldr	r2, [r4, #0]
 800282a:	6813      	ldr	r3, [r2, #0]
 800282c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002830:	6013      	str	r3, [r2, #0]
    if (hi2c->XferCount != 0U)
 8002832:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002834:	b29b      	uxth	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d045      	beq.n	80028c6 <I2C_Master_ISR_DMA+0xcc>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800283a:	6823      	ldr	r3, [r4, #0]
 800283c:	6859      	ldr	r1, [r3, #4]
 800283e:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002842:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002844:	b29b      	uxth	r3, r3
 8002846:	2bff      	cmp	r3, #255	; 0xff
 8002848:	d92c      	bls.n	80028a4 <I2C_Master_ISR_DMA+0xaa>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800284a:	23ff      	movs	r3, #255	; 0xff
 800284c:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800284e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002852:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8002856:	2000      	movs	r0, #0
 8002858:	9000      	str	r0, [sp, #0]
 800285a:	4620      	mov	r0, r4
 800285c:	f7ff facc 	bl	8001df8 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8002860:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002862:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002864:	1a9b      	subs	r3, r3, r2
 8002866:	b29b      	uxth	r3, r3
 8002868:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800286a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b22      	cmp	r3, #34	; 0x22
 8002872:	d022      	beq.n	80028ba <I2C_Master_ISR_DMA+0xc0>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002874:	6822      	ldr	r2, [r4, #0]
 8002876:	6813      	ldr	r3, [r2, #0]
 8002878:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	e00c      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002880:	6803      	ldr	r3, [r0, #0]
 8002882:	2210      	movs	r2, #16
 8002884:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002886:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002888:	f043 0304 	orr.w	r3, r3, #4
 800288c:	6443      	str	r3, [r0, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800288e:	2112      	movs	r1, #18
 8002890:	f7ff face 	bl	8001e30 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8002894:	4620      	mov	r0, r4
 8002896:	f7ff fa9e 	bl	8001dd6 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 800289a:	2000      	movs	r0, #0
 800289c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80028a0:	b002      	add	sp, #8
 80028a2:	bd10      	pop	{r4, pc}
        hi2c->XferSize = hi2c->XferCount;
 80028a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028a6:	8523      	strh	r3, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80028a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028ae:	d001      	beq.n	80028b4 <I2C_Master_ISR_DMA+0xba>
          xfermode = hi2c->XferOptions;
 80028b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028b2:	e7ce      	b.n	8002852 <I2C_Master_ISR_DMA+0x58>
          xfermode = I2C_AUTOEND_MODE;
 80028b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028b8:	e7cb      	b.n	8002852 <I2C_Master_ISR_DMA+0x58>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80028ba:	6822      	ldr	r2, [r4, #0]
 80028bc:	6813      	ldr	r3, [r2, #0]
 80028be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	e7e9      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80028ce:	d103      	bne.n	80028d8 <I2C_Master_ISR_DMA+0xde>
        I2C_ITMasterSeqCplt(hi2c);
 80028d0:	4620      	mov	r0, r4
 80028d2:	f7ff fc15 	bl	8002100 <I2C_ITMasterSeqCplt>
 80028d6:	e7e0      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80028d8:	2140      	movs	r1, #64	; 0x40
 80028da:	4620      	mov	r0, r4
 80028dc:	f7ff fcee 	bl	80022bc <I2C_ITError>
 80028e0:	e7db      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80028e2:	f011 0f40 	tst.w	r1, #64	; 0x40
 80028e6:	d01c      	beq.n	8002922 <I2C_Master_ISR_DMA+0x128>
 80028e8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80028ec:	d019      	beq.n	8002922 <I2C_Master_ISR_DMA+0x128>
    if (hi2c->XferCount == 0U)
 80028ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	b98b      	cbnz	r3, 8002918 <I2C_Master_ISR_DMA+0x11e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80028f4:	6823      	ldr	r3, [r4, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80028fc:	d1cd      	bne.n	800289a <I2C_Master_ISR_DMA+0xa0>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80028fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002900:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002904:	d104      	bne.n	8002910 <I2C_Master_ISR_DMA+0x116>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	e7c4      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
          I2C_ITMasterSeqCplt(hi2c);
 8002910:	4620      	mov	r0, r4
 8002912:	f7ff fbf5 	bl	8002100 <I2C_ITMasterSeqCplt>
 8002916:	e7c0      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002918:	2140      	movs	r1, #64	; 0x40
 800291a:	4620      	mov	r0, r4
 800291c:	f7ff fcce 	bl	80022bc <I2C_ITError>
 8002920:	e7bb      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002922:	f011 0f20 	tst.w	r1, #32
 8002926:	d0b8      	beq.n	800289a <I2C_Master_ISR_DMA+0xa0>
 8002928:	f012 0f20 	tst.w	r2, #32
 800292c:	d0b5      	beq.n	800289a <I2C_Master_ISR_DMA+0xa0>
    I2C_ITMasterCplt(hi2c, ITFlags);
 800292e:	4620      	mov	r0, r4
 8002930:	f7ff fe73 	bl	800261a <I2C_ITMasterCplt>
 8002934:	e7b1      	b.n	800289a <I2C_Master_ISR_DMA+0xa0>
  __HAL_LOCK(hi2c);
 8002936:	2002      	movs	r0, #2
}
 8002938:	4770      	bx	lr

0800293a <I2C_DMAAbort>:
{
 800293a:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800293c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hi2c->hdmatx->XferAbortCallback = NULL;
 800293e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002940:	2300      	movs	r3, #0
 8002942:	6353      	str	r3, [r2, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002944:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002946:	6353      	str	r3, [r2, #52]	; 0x34
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002948:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b60      	cmp	r3, #96	; 0x60
 8002950:	d002      	beq.n	8002958 <I2C_DMAAbort+0x1e>
    HAL_I2C_ErrorCallback(hi2c);
 8002952:	f7ff fcb1 	bl	80022b8 <HAL_I2C_ErrorCallback>
}
 8002956:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002958:	2320      	movs	r3, #32
 800295a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 800295e:	f7ff fcac 	bl	80022ba <HAL_I2C_AbortCpltCallback>
 8002962:	e7f8      	b.n	8002956 <I2C_DMAAbort+0x1c>

08002964 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002964:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b20      	cmp	r3, #32
 800296c:	d124      	bne.n	80029b8 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800296e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002972:	2b01      	cmp	r3, #1
 8002974:	d022      	beq.n	80029bc <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8002976:	2301      	movs	r3, #1
 8002978:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800297c:	2324      	movs	r3, #36	; 0x24
 800297e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002982:	6802      	ldr	r2, [r0, #0]
 8002984:	6813      	ldr	r3, [r2, #0]
 8002986:	f023 0301 	bic.w	r3, r3, #1
 800298a:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800298c:	6802      	ldr	r2, [r0, #0]
 800298e:	6813      	ldr	r3, [r2, #0]
 8002990:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002994:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002996:	6802      	ldr	r2, [r0, #0]
 8002998:	6813      	ldr	r3, [r2, #0]
 800299a:	4319      	orrs	r1, r3
 800299c:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 800299e:	6802      	ldr	r2, [r0, #0]
 80029a0:	6813      	ldr	r3, [r2, #0]
 80029a2:	f043 0301 	orr.w	r3, r3, #1
 80029a6:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029a8:	2320      	movs	r3, #32
 80029aa:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ae:	2300      	movs	r3, #0
 80029b0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80029b4:	4618      	mov	r0, r3
 80029b6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80029b8:	2002      	movs	r0, #2
 80029ba:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80029bc:	2002      	movs	r0, #2
  }
}
 80029be:	4770      	bx	lr

080029c0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029c0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b20      	cmp	r3, #32
 80029c8:	d122      	bne.n	8002a10 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ca:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d020      	beq.n	8002a14 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80029d2:	2301      	movs	r3, #1
 80029d4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029d8:	2324      	movs	r3, #36	; 0x24
 80029da:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029de:	6802      	ldr	r2, [r0, #0]
 80029e0:	6813      	ldr	r3, [r2, #0]
 80029e2:	f023 0301 	bic.w	r3, r3, #1
 80029e6:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029e8:	6802      	ldr	r2, [r0, #0]
 80029ea:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029f0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029f4:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029f6:	6802      	ldr	r2, [r0, #0]
 80029f8:	6813      	ldr	r3, [r2, #0]
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a00:	2320      	movs	r3, #32
 8002a02:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a06:	2300      	movs	r3, #0
 8002a08:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002a10:	2002      	movs	r0, #2
 8002a12:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002a14:	2002      	movs	r0, #2
  }
}
 8002a16:	4770      	bx	lr

08002a18 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a18:	2800      	cmp	r0, #0
 8002a1a:	f000 830d 	beq.w	8003038 <HAL_RCC_OscConfig+0x620>
{
 8002a1e:	b570      	push	{r4, r5, r6, lr}
 8002a20:	b082      	sub	sp, #8
 8002a22:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a24:	6803      	ldr	r3, [r0, #0]
 8002a26:	f013 0f01 	tst.w	r3, #1
 8002a2a:	d03b      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a2c:	4bb5      	ldr	r3, [pc, #724]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 030c 	and.w	r3, r3, #12
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d01e      	beq.n	8002a76 <HAL_RCC_OscConfig+0x5e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a38:	4bb2      	ldr	r3, [pc, #712]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 030c 	and.w	r3, r3, #12
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d013      	beq.n	8002a6c <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a44:	6863      	ldr	r3, [r4, #4]
 8002a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a4a:	d068      	beq.n	8002b1e <HAL_RCC_OscConfig+0x106>
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f040 8092 	bne.w	8002b76 <HAL_RCC_OscConfig+0x15e>
 8002a52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002a56:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	e05d      	b.n	8002b28 <HAL_RCC_OscConfig+0x110>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a6c:	4ba5      	ldr	r3, [pc, #660]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002a74:	d0e6      	beq.n	8002a44 <HAL_RCC_OscConfig+0x2c>
 8002a76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a7a:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7e:	4ba1      	ldr	r3, [pc, #644]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002a80:	6819      	ldr	r1, [r3, #0]
 8002a82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a86:	fa93 f3a3 	rbit	r3, r3
 8002a8a:	fab3 f383 	clz	r3, r3
 8002a8e:	f003 031f 	and.w	r3, r3, #31
 8002a92:	2201      	movs	r2, #1
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	420b      	tst	r3, r1
 8002a9a:	d003      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x8c>
 8002a9c:	6863      	ldr	r3, [r4, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f000 82cc 	beq.w	800303c <HAL_RCC_OscConfig+0x624>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aa4:	6823      	ldr	r3, [r4, #0]
 8002aa6:	f013 0f02 	tst.w	r3, #2
 8002aaa:	f000 80c6 	beq.w	8002c3a <HAL_RCC_OscConfig+0x222>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002aae:	4b95      	ldr	r3, [pc, #596]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f013 0f0c 	tst.w	r3, #12
 8002ab6:	f000 809c 	beq.w	8002bf2 <HAL_RCC_OscConfig+0x1da>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002aba:	4b92      	ldr	r3, [pc, #584]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 030c 	and.w	r3, r3, #12
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	f000 808f 	beq.w	8002be6 <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ac8:	6923      	ldr	r3, [r4, #16]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 80f3 	beq.w	8002cb6 <HAL_RCC_OscConfig+0x29e>
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ade:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae6:	f7fe fa95 	bl	8001014 <HAL_GetTick>
 8002aea:	4605      	mov	r5, r0
 8002aec:	2302      	movs	r3, #2
 8002aee:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af2:	4b84      	ldr	r3, [pc, #528]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002af4:	6819      	ldr	r1, [r3, #0]
 8002af6:	2302      	movs	r3, #2
 8002af8:	fa93 f3a3 	rbit	r3, r3
 8002afc:	fab3 f383 	clz	r3, r3
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	2201      	movs	r2, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	420b      	tst	r3, r1
 8002b0c:	f040 80c4 	bne.w	8002c98 <HAL_RCC_OscConfig+0x280>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b10:	f7fe fa80 	bl	8001014 <HAL_GetTick>
 8002b14:	1b40      	subs	r0, r0, r5
 8002b16:	2802      	cmp	r0, #2
 8002b18:	d9e8      	bls.n	8002aec <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 8002b1a:	2003      	movs	r0, #3
 8002b1c:	e295      	b.n	800304a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b1e:	4a79      	ldr	r2, [pc, #484]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002b20:	6813      	ldr	r3, [r2, #0]
 8002b22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b26:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b28:	4a76      	ldr	r2, [pc, #472]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002b2a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002b2c:	f023 030f 	bic.w	r3, r3, #15
 8002b30:	68a1      	ldr	r1, [r4, #8]
 8002b32:	430b      	orrs	r3, r1
 8002b34:	62d3      	str	r3, [r2, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b36:	6863      	ldr	r3, [r4, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d036      	beq.n	8002baa <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 8002b3c:	f7fe fa6a 	bl	8001014 <HAL_GetTick>
 8002b40:	4605      	mov	r5, r0
 8002b42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b46:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4a:	4b6e      	ldr	r3, [pc, #440]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002b4c:	6819      	ldr	r1, [r3, #0]
 8002b4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b52:	fa93 f3a3 	rbit	r3, r3
 8002b56:	fab3 f383 	clz	r3, r3
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	2201      	movs	r2, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	420b      	tst	r3, r1
 8002b66:	d19d      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b68:	f7fe fa54 	bl	8001014 <HAL_GetTick>
 8002b6c:	1b40      	subs	r0, r0, r5
 8002b6e:	2864      	cmp	r0, #100	; 0x64
 8002b70:	d9e7      	bls.n	8002b42 <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 8002b72:	2003      	movs	r0, #3
 8002b74:	e269      	b.n	800304a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b7a:	d009      	beq.n	8002b90 <HAL_RCC_OscConfig+0x178>
 8002b7c:	4b61      	ldr	r3, [pc, #388]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b84:	601a      	str	r2, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	e7cb      	b.n	8002b28 <HAL_RCC_OscConfig+0x110>
 8002b90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002b94:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e7be      	b.n	8002b28 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8002baa:	f7fe fa33 	bl	8001014 <HAL_GetTick>
 8002bae:	4605      	mov	r5, r0
 8002bb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bb4:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb8:	4b52      	ldr	r3, [pc, #328]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002bba:	6819      	ldr	r1, [r3, #0]
 8002bbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bc0:	fa93 f3a3 	rbit	r3, r3
 8002bc4:	fab3 f383 	clz	r3, r3
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	2201      	movs	r2, #1
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	420b      	tst	r3, r1
 8002bd4:	f43f af66 	beq.w	8002aa4 <HAL_RCC_OscConfig+0x8c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bd8:	f7fe fa1c 	bl	8001014 <HAL_GetTick>
 8002bdc:	1b40      	subs	r0, r0, r5
 8002bde:	2864      	cmp	r0, #100	; 0x64
 8002be0:	d9e6      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8002be2:	2003      	movs	r0, #3
 8002be4:	e231      	b.n	800304a <HAL_RCC_OscConfig+0x632>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002be6:	4b47      	ldr	r3, [pc, #284]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002bee:	f47f af6b 	bne.w	8002ac8 <HAL_RCC_OscConfig+0xb0>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf8:	4b42      	ldr	r3, [pc, #264]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002bfa:	6819      	ldr	r1, [r3, #0]
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	fa93 f3a3 	rbit	r3, r3
 8002c02:	fab3 f383 	clz	r3, r3
 8002c06:	f003 031f 	and.w	r3, r3, #31
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	420b      	tst	r3, r1
 8002c12:	d004      	beq.n	8002c1e <HAL_RCC_OscConfig+0x206>
 8002c14:	6923      	ldr	r3, [r4, #16]
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d001      	beq.n	8002c1e <HAL_RCC_OscConfig+0x206>
        return HAL_ERROR;
 8002c1a:	2001      	movs	r0, #1
 8002c1c:	e215      	b.n	800304a <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1e:	4839      	ldr	r0, [pc, #228]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002c20:	6803      	ldr	r3, [r0, #0]
 8002c22:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002c26:	6961      	ldr	r1, [r4, #20]
 8002c28:	22f8      	movs	r2, #248	; 0xf8
 8002c2a:	fa92 f2a2 	rbit	r2, r2
 8002c2e:	fab2 f282 	clz	r2, r2
 8002c32:	fa01 f202 	lsl.w	r2, r1, r2
 8002c36:	4313      	orrs	r3, r2
 8002c38:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c3a:	6823      	ldr	r3, [r4, #0]
 8002c3c:	f013 0f08 	tst.w	r3, #8
 8002c40:	f000 808c 	beq.w	8002d5c <HAL_RCC_OscConfig+0x344>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c44:	69a3      	ldr	r3, [r4, #24]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d060      	beq.n	8002d0c <HAL_RCC_OscConfig+0x2f4>
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c50:	fab2 f282 	clz	r2, r2
 8002c54:	4b2c      	ldr	r3, [pc, #176]	; (8002d08 <HAL_RCC_OscConfig+0x2f0>)
 8002c56:	4413      	add	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c5c:	f7fe f9da 	bl	8001014 <HAL_GetTick>
 8002c60:	4605      	mov	r5, r0
 8002c62:	2302      	movs	r3, #2
 8002c64:	fa93 f2a3 	rbit	r2, r3
 8002c68:	fa93 f2a3 	rbit	r2, r3
 8002c6c:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c70:	4a24      	ldr	r2, [pc, #144]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002c72:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002c74:	fa93 f3a3 	rbit	r3, r3
 8002c78:	fab3 f383 	clz	r3, r3
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	2201      	movs	r2, #1
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	420b      	tst	r3, r1
 8002c88:	d168      	bne.n	8002d5c <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c8a:	f7fe f9c3 	bl	8001014 <HAL_GetTick>
 8002c8e:	1b40      	subs	r0, r0, r5
 8002c90:	2802      	cmp	r0, #2
 8002c92:	d9e6      	bls.n	8002c62 <HAL_RCC_OscConfig+0x24a>
        {
          return HAL_TIMEOUT;
 8002c94:	2003      	movs	r0, #3
 8002c96:	e1d8      	b.n	800304a <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c98:	481a      	ldr	r0, [pc, #104]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002c9a:	6803      	ldr	r3, [r0, #0]
 8002c9c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002ca0:	6961      	ldr	r1, [r4, #20]
 8002ca2:	22f8      	movs	r2, #248	; 0xf8
 8002ca4:	fa92 f2a2 	rbit	r2, r2
 8002ca8:	fab2 f282 	clz	r2, r2
 8002cac:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	6003      	str	r3, [r0, #0]
 8002cb4:	e7c1      	b.n	8002c3a <HAL_RCC_OscConfig+0x222>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002cbc:	fab3 f383 	clz	r3, r3
 8002cc0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cc4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	2200      	movs	r2, #0
 8002ccc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002cce:	f7fe f9a1 	bl	8001014 <HAL_GetTick>
 8002cd2:	4605      	mov	r5, r0
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cda:	4b0a      	ldr	r3, [pc, #40]	; (8002d04 <HAL_RCC_OscConfig+0x2ec>)
 8002cdc:	6819      	ldr	r1, [r3, #0]
 8002cde:	2302      	movs	r3, #2
 8002ce0:	fa93 f3a3 	rbit	r3, r3
 8002ce4:	fab3 f383 	clz	r3, r3
 8002ce8:	f003 031f 	and.w	r3, r3, #31
 8002cec:	2201      	movs	r2, #1
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	420b      	tst	r3, r1
 8002cf4:	d0a1      	beq.n	8002c3a <HAL_RCC_OscConfig+0x222>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cf6:	f7fe f98d 	bl	8001014 <HAL_GetTick>
 8002cfa:	1b40      	subs	r0, r0, r5
 8002cfc:	2802      	cmp	r0, #2
 8002cfe:	d9e9      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x2bc>
            return HAL_TIMEOUT;
 8002d00:	2003      	movs	r0, #3
 8002d02:	e1a2      	b.n	800304a <HAL_RCC_OscConfig+0x632>
 8002d04:	40021000 	.word	0x40021000
 8002d08:	10908120 	.word	0x10908120
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d12:	fab2 f282 	clz	r2, r2
 8002d16:	4bbc      	ldr	r3, [pc, #752]	; (8003008 <HAL_RCC_OscConfig+0x5f0>)
 8002d18:	4413      	add	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d20:	f7fe f978 	bl	8001014 <HAL_GetTick>
 8002d24:	4605      	mov	r5, r0
 8002d26:	2302      	movs	r3, #2
 8002d28:	fa93 f2a3 	rbit	r2, r3
 8002d2c:	fa93 f2a3 	rbit	r2, r3
 8002d30:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d34:	4ab5      	ldr	r2, [pc, #724]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002d36:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002d38:	fa93 f3a3 	rbit	r3, r3
 8002d3c:	fab3 f383 	clz	r3, r3
 8002d40:	f003 031f 	and.w	r3, r3, #31
 8002d44:	2201      	movs	r2, #1
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	420b      	tst	r3, r1
 8002d4c:	d006      	beq.n	8002d5c <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d4e:	f7fe f961 	bl	8001014 <HAL_GetTick>
 8002d52:	1b40      	subs	r0, r0, r5
 8002d54:	2802      	cmp	r0, #2
 8002d56:	d9e6      	bls.n	8002d26 <HAL_RCC_OscConfig+0x30e>
        {
          return HAL_TIMEOUT;
 8002d58:	2003      	movs	r0, #3
 8002d5a:	e176      	b.n	800304a <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d5c:	6823      	ldr	r3, [r4, #0]
 8002d5e:	f013 0f04 	tst.w	r3, #4
 8002d62:	f000 80b3 	beq.w	8002ecc <HAL_RCC_OscConfig+0x4b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d66:	4ba9      	ldr	r3, [pc, #676]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002d6e:	d120      	bne.n	8002db2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d70:	4ba6      	ldr	r3, [pc, #664]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002d72:	69da      	ldr	r2, [r3, #28]
 8002d74:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002d78:	61da      	str	r2, [r3, #28]
 8002d7a:	69db      	ldr	r3, [r3, #28]
 8002d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d80:	9301      	str	r3, [sp, #4]
 8002d82:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002d84:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d86:	4ba2      	ldr	r3, [pc, #648]	; (8003010 <HAL_RCC_OscConfig+0x5f8>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002d8e:	d012      	beq.n	8002db6 <HAL_RCC_OscConfig+0x39e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d90:	68e3      	ldr	r3, [r4, #12]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d023      	beq.n	8002dde <HAL_RCC_OscConfig+0x3c6>
 8002d96:	bb73      	cbnz	r3, 8002df6 <HAL_RCC_OscConfig+0x3de>
 8002d98:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d9c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002da0:	6a1a      	ldr	r2, [r3, #32]
 8002da2:	f022 0201 	bic.w	r2, r2, #1
 8002da6:	621a      	str	r2, [r3, #32]
 8002da8:	6a1a      	ldr	r2, [r3, #32]
 8002daa:	f022 0204 	bic.w	r2, r2, #4
 8002dae:	621a      	str	r2, [r3, #32]
 8002db0:	e01a      	b.n	8002de8 <HAL_RCC_OscConfig+0x3d0>
    FlagStatus       pwrclkchanged = RESET;
 8002db2:	2500      	movs	r5, #0
 8002db4:	e7e7      	b.n	8002d86 <HAL_RCC_OscConfig+0x36e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002db6:	4a96      	ldr	r2, [pc, #600]	; (8003010 <HAL_RCC_OscConfig+0x5f8>)
 8002db8:	6813      	ldr	r3, [r2, #0]
 8002dba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dbe:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002dc0:	f7fe f928 	bl	8001014 <HAL_GetTick>
 8002dc4:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc6:	4b92      	ldr	r3, [pc, #584]	; (8003010 <HAL_RCC_OscConfig+0x5f8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002dce:	d1df      	bne.n	8002d90 <HAL_RCC_OscConfig+0x378>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd0:	f7fe f920 	bl	8001014 <HAL_GetTick>
 8002dd4:	1b80      	subs	r0, r0, r6
 8002dd6:	2864      	cmp	r0, #100	; 0x64
 8002dd8:	d9f5      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x3ae>
          return HAL_TIMEOUT;
 8002dda:	2003      	movs	r0, #3
 8002ddc:	e135      	b.n	800304a <HAL_RCC_OscConfig+0x632>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dde:	4a8b      	ldr	r2, [pc, #556]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002de0:	6a13      	ldr	r3, [r2, #32]
 8002de2:	f043 0301 	orr.w	r3, r3, #1
 8002de6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002de8:	68e3      	ldr	r3, [r4, #12]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d041      	beq.n	8002e72 <HAL_RCC_OscConfig+0x45a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dee:	f7fe f911 	bl	8001014 <HAL_GetTick>
 8002df2:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df4:	e02b      	b.n	8002e4e <HAL_RCC_OscConfig+0x436>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df6:	2b05      	cmp	r3, #5
 8002df8:	d009      	beq.n	8002e0e <HAL_RCC_OscConfig+0x3f6>
 8002dfa:	4b84      	ldr	r3, [pc, #528]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002dfc:	6a1a      	ldr	r2, [r3, #32]
 8002dfe:	f022 0201 	bic.w	r2, r2, #1
 8002e02:	621a      	str	r2, [r3, #32]
 8002e04:	6a1a      	ldr	r2, [r3, #32]
 8002e06:	f022 0204 	bic.w	r2, r2, #4
 8002e0a:	621a      	str	r2, [r3, #32]
 8002e0c:	e7ec      	b.n	8002de8 <HAL_RCC_OscConfig+0x3d0>
 8002e0e:	4b7f      	ldr	r3, [pc, #508]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002e10:	6a1a      	ldr	r2, [r3, #32]
 8002e12:	f042 0204 	orr.w	r2, r2, #4
 8002e16:	621a      	str	r2, [r3, #32]
 8002e18:	6a1a      	ldr	r2, [r3, #32]
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	621a      	str	r2, [r3, #32]
 8002e20:	e7e2      	b.n	8002de8 <HAL_RCC_OscConfig+0x3d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e22:	4b7a      	ldr	r3, [pc, #488]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002e24:	6a19      	ldr	r1, [r3, #32]
 8002e26:	2302      	movs	r3, #2
 8002e28:	fa93 f3a3 	rbit	r3, r3
 8002e2c:	fab3 f383 	clz	r3, r3
 8002e30:	f003 031f 	and.w	r3, r3, #31
 8002e34:	2201      	movs	r2, #1
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	4219      	tst	r1, r3
 8002e3c:	d145      	bne.n	8002eca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fe f8e9 	bl	8001014 <HAL_GetTick>
 8002e42:	1b80      	subs	r0, r0, r6
 8002e44:	f241 3388 	movw	r3, #5000	; 0x1388
 8002e48:	4298      	cmp	r0, r3
 8002e4a:	f200 80f9 	bhi.w	8003040 <HAL_RCC_OscConfig+0x628>
 8002e4e:	2302      	movs	r3, #2
 8002e50:	fa93 f2a3 	rbit	r2, r3
 8002e54:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e58:	fab3 f383 	clz	r3, r3
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	f043 0302 	orr.w	r3, r3, #2
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d0dd      	beq.n	8002e22 <HAL_RCC_OscConfig+0x40a>
 8002e66:	2302      	movs	r3, #2
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	4b67      	ldr	r3, [pc, #412]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002e6e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002e70:	e7d9      	b.n	8002e26 <HAL_RCC_OscConfig+0x40e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e72:	f7fe f8cf 	bl	8001014 <HAL_GetTick>
 8002e76:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e78:	e015      	b.n	8002ea6 <HAL_RCC_OscConfig+0x48e>
 8002e7a:	4b64      	ldr	r3, [pc, #400]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002e7c:	6a19      	ldr	r1, [r3, #32]
 8002e7e:	2302      	movs	r3, #2
 8002e80:	fa93 f3a3 	rbit	r3, r3
 8002e84:	fab3 f383 	clz	r3, r3
 8002e88:	f003 031f 	and.w	r3, r3, #31
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	4219      	tst	r1, r3
 8002e94:	d019      	beq.n	8002eca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7fe f8bd 	bl	8001014 <HAL_GetTick>
 8002e9a:	1b80      	subs	r0, r0, r6
 8002e9c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ea0:	4298      	cmp	r0, r3
 8002ea2:	f200 80cf 	bhi.w	8003044 <HAL_RCC_OscConfig+0x62c>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	fa93 f2a3 	rbit	r2, r3
 8002eac:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb0:	fab3 f383 	clz	r3, r3
 8002eb4:	095b      	lsrs	r3, r3, #5
 8002eb6:	f043 0302 	orr.w	r3, r3, #2
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d0dd      	beq.n	8002e7a <HAL_RCC_OscConfig+0x462>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	fa93 f3a3 	rbit	r3, r3
 8002ec4:	4b51      	ldr	r3, [pc, #324]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002ec6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002ec8:	e7d9      	b.n	8002e7e <HAL_RCC_OscConfig+0x466>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002eca:	bbb5      	cbnz	r5, 8002f3a <HAL_RCC_OscConfig+0x522>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ecc:	69e3      	ldr	r3, [r4, #28]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80ba 	beq.w	8003048 <HAL_RCC_OscConfig+0x630>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ed4:	4a4d      	ldr	r2, [pc, #308]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002ed6:	6852      	ldr	r2, [r2, #4]
 8002ed8:	f002 020c 	and.w	r2, r2, #12
 8002edc:	2a08      	cmp	r2, #8
 8002ede:	f000 8099 	beq.w	8003014 <HAL_RCC_OscConfig+0x5fc>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d02f      	beq.n	8002f46 <HAL_RCC_OscConfig+0x52e>
 8002ee6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002eea:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eee:	fab3 f383 	clz	r3, r3
 8002ef2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ef6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f00:	f7fe f888 	bl	8001014 <HAL_GetTick>
 8002f04:	4604      	mov	r4, r0
 8002f06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f0a:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f0e:	4b3f      	ldr	r3, [pc, #252]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002f10:	6819      	ldr	r1, [r3, #0]
 8002f12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f16:	fa93 f3a3 	rbit	r3, r3
 8002f1a:	fab3 f383 	clz	r3, r3
 8002f1e:	f003 031f 	and.w	r3, r3, #31
 8002f22:	2201      	movs	r2, #1
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	4219      	tst	r1, r3
 8002f2a:	d06b      	beq.n	8003004 <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f2c:	f7fe f872 	bl	8001014 <HAL_GetTick>
 8002f30:	1b00      	subs	r0, r0, r4
 8002f32:	2802      	cmp	r0, #2
 8002f34:	d9e7      	bls.n	8002f06 <HAL_RCC_OscConfig+0x4ee>
          {
            return HAL_TIMEOUT;
 8002f36:	2003      	movs	r0, #3
 8002f38:	e087      	b.n	800304a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f3a:	4a34      	ldr	r2, [pc, #208]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002f3c:	69d3      	ldr	r3, [r2, #28]
 8002f3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f42:	61d3      	str	r3, [r2, #28]
 8002f44:	e7c2      	b.n	8002ecc <HAL_RCC_OscConfig+0x4b4>
 8002f46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f4a:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002f4e:	fab3 f383 	clz	r3, r3
 8002f52:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f56:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f60:	f7fe f858 	bl	8001014 <HAL_GetTick>
 8002f64:	4605      	mov	r5, r0
 8002f66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f6a:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f6e:	4b27      	ldr	r3, [pc, #156]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002f70:	6819      	ldr	r1, [r3, #0]
 8002f72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f76:	fa93 f3a3 	rbit	r3, r3
 8002f7a:	fab3 f383 	clz	r3, r3
 8002f7e:	f003 031f 	and.w	r3, r3, #31
 8002f82:	2201      	movs	r2, #1
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	4219      	tst	r1, r3
 8002f8a:	d006      	beq.n	8002f9a <HAL_RCC_OscConfig+0x582>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f8c:	f7fe f842 	bl	8001014 <HAL_GetTick>
 8002f90:	1b40      	subs	r0, r0, r5
 8002f92:	2802      	cmp	r0, #2
 8002f94:	d9e7      	bls.n	8002f66 <HAL_RCC_OscConfig+0x54e>
            return HAL_TIMEOUT;
 8002f96:	2003      	movs	r0, #3
 8002f98:	e057      	b.n	800304a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f9a:	491c      	ldr	r1, [pc, #112]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002f9c:	684b      	ldr	r3, [r1, #4]
 8002f9e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8002fa2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002fa4:	6a20      	ldr	r0, [r4, #32]
 8002fa6:	4302      	orrs	r2, r0
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	604b      	str	r3, [r1, #4]
 8002fac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fb0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002fb4:	fab3 f383 	clz	r3, r3
 8002fb8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002fbc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002fc6:	f7fe f825 	bl	8001014 <HAL_GetTick>
 8002fca:	4604      	mov	r4, r0
 8002fcc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fd0:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fd4:	4b0d      	ldr	r3, [pc, #52]	; (800300c <HAL_RCC_OscConfig+0x5f4>)
 8002fd6:	6819      	ldr	r1, [r3, #0]
 8002fd8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fdc:	fa93 f3a3 	rbit	r3, r3
 8002fe0:	fab3 f383 	clz	r3, r3
 8002fe4:	f003 031f 	and.w	r3, r3, #31
 8002fe8:	2201      	movs	r2, #1
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	4219      	tst	r1, r3
 8002ff0:	d106      	bne.n	8003000 <HAL_RCC_OscConfig+0x5e8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff2:	f7fe f80f 	bl	8001014 <HAL_GetTick>
 8002ff6:	1b00      	subs	r0, r0, r4
 8002ff8:	2802      	cmp	r0, #2
 8002ffa:	d9e7      	bls.n	8002fcc <HAL_RCC_OscConfig+0x5b4>
            return HAL_TIMEOUT;
 8002ffc:	2003      	movs	r0, #3
 8002ffe:	e024      	b.n	800304a <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }

  return HAL_OK;
 8003000:	2000      	movs	r0, #0
 8003002:	e022      	b.n	800304a <HAL_RCC_OscConfig+0x632>
 8003004:	2000      	movs	r0, #0
 8003006:	e020      	b.n	800304a <HAL_RCC_OscConfig+0x632>
 8003008:	10908120 	.word	0x10908120
 800300c:	40021000 	.word	0x40021000
 8003010:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003014:	2b01      	cmp	r3, #1
 8003016:	d01a      	beq.n	800304e <HAL_RCC_OscConfig+0x636>
        pll_config = RCC->CFGR;
 8003018:	4b0f      	ldr	r3, [pc, #60]	; (8003058 <HAL_RCC_OscConfig+0x640>)
 800301a:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800301c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8003020:	6a22      	ldr	r2, [r4, #32]
 8003022:	4291      	cmp	r1, r2
 8003024:	d001      	beq.n	800302a <HAL_RCC_OscConfig+0x612>
          return HAL_ERROR;
 8003026:	2001      	movs	r0, #1
 8003028:	e00f      	b.n	800304a <HAL_RCC_OscConfig+0x632>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800302a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800302e:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003030:	4293      	cmp	r3, r2
 8003032:	d00e      	beq.n	8003052 <HAL_RCC_OscConfig+0x63a>
          return HAL_ERROR;
 8003034:	2001      	movs	r0, #1
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x632>
    return HAL_ERROR;
 8003038:	2001      	movs	r0, #1
}
 800303a:	4770      	bx	lr
        return HAL_ERROR;
 800303c:	2001      	movs	r0, #1
 800303e:	e004      	b.n	800304a <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 8003040:	2003      	movs	r0, #3
 8003042:	e002      	b.n	800304a <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 8003044:	2003      	movs	r0, #3
 8003046:	e000      	b.n	800304a <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 8003048:	2000      	movs	r0, #0
}
 800304a:	b002      	add	sp, #8
 800304c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800304e:	2001      	movs	r0, #1
 8003050:	e7fb      	b.n	800304a <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 8003052:	2000      	movs	r0, #0
 8003054:	e7f9      	b.n	800304a <HAL_RCC_OscConfig+0x632>
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000

0800305c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800305c:	4b18      	ldr	r3, [pc, #96]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x64>)
 800305e:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003060:	f003 020c 	and.w	r2, r3, #12
 8003064:	2a04      	cmp	r2, #4
 8003066:	d003      	beq.n	8003070 <HAL_RCC_GetSysClockFreq+0x14>
 8003068:	2a08      	cmp	r2, #8
 800306a:	d003      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x18>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800306c:	4815      	ldr	r0, [pc, #84]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x68>)
      break;
    }
  }
  return sysclockfreq;
}
 800306e:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8003070:	4815      	ldr	r0, [pc, #84]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003072:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003074:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8003078:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800307c:	fa92 f2a2 	rbit	r2, r2
 8003080:	fab2 f282 	clz	r2, r2
 8003084:	fa21 f202 	lsr.w	r2, r1, r2
 8003088:	4910      	ldr	r1, [pc, #64]	; (80030cc <HAL_RCC_GetSysClockFreq+0x70>)
 800308a:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800308c:	4a0c      	ldr	r2, [pc, #48]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x64>)
 800308e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003090:	f002 020f 	and.w	r2, r2, #15
 8003094:	210f      	movs	r1, #15
 8003096:	fa91 f1a1 	rbit	r1, r1
 800309a:	fab1 f181 	clz	r1, r1
 800309e:	40ca      	lsrs	r2, r1
 80030a0:	490b      	ldr	r1, [pc, #44]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x74>)
 80030a2:	5c8a      	ldrb	r2, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80030a4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80030a8:	d005      	beq.n	80030b6 <HAL_RCC_GetSysClockFreq+0x5a>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030aa:	4b07      	ldr	r3, [pc, #28]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x6c>)
 80030ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80030b0:	fb00 f003 	mul.w	r0, r0, r3
 80030b4:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80030b6:	4b07      	ldr	r3, [pc, #28]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x78>)
 80030b8:	fb03 f000 	mul.w	r0, r3, r0
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
 80030c4:	007a1200 	.word	0x007a1200
 80030c8:	01e84800 	.word	0x01e84800
 80030cc:	08006a14 	.word	0x08006a14
 80030d0:	08006a24 	.word	0x08006a24
 80030d4:	003d0900 	.word	0x003d0900

080030d8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80030d8:	2800      	cmp	r0, #0
 80030da:	f000 80c1 	beq.w	8003260 <HAL_RCC_ClockConfig+0x188>
{
 80030de:	b570      	push	{r4, r5, r6, lr}
 80030e0:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030e2:	4b61      	ldr	r3, [pc, #388]	; (8003268 <HAL_RCC_ClockConfig+0x190>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	428b      	cmp	r3, r1
 80030ec:	d20c      	bcs.n	8003108 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ee:	4a5e      	ldr	r2, [pc, #376]	; (8003268 <HAL_RCC_ClockConfig+0x190>)
 80030f0:	6813      	ldr	r3, [r2, #0]
 80030f2:	f023 0307 	bic.w	r3, r3, #7
 80030f6:	430b      	orrs	r3, r1
 80030f8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fa:	6813      	ldr	r3, [r2, #0]
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	428b      	cmp	r3, r1
 8003102:	d001      	beq.n	8003108 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8003104:	2001      	movs	r0, #1
}
 8003106:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	f013 0f02 	tst.w	r3, #2
 800310e:	d006      	beq.n	800311e <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003110:	4a56      	ldr	r2, [pc, #344]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 8003112:	6853      	ldr	r3, [r2, #4]
 8003114:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003118:	68a0      	ldr	r0, [r4, #8]
 800311a:	4303      	orrs	r3, r0
 800311c:	6053      	str	r3, [r2, #4]
 800311e:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003120:	6823      	ldr	r3, [r4, #0]
 8003122:	f013 0f01 	tst.w	r3, #1
 8003126:	d05a      	beq.n	80031de <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003128:	6863      	ldr	r3, [r4, #4]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d02d      	beq.n	800318a <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800312e:	2b02      	cmp	r3, #2
 8003130:	d040      	beq.n	80031b4 <HAL_RCC_ClockConfig+0xdc>
 8003132:	2202      	movs	r2, #2
 8003134:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003138:	4a4c      	ldr	r2, [pc, #304]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 800313a:	6810      	ldr	r0, [r2, #0]
 800313c:	2202      	movs	r2, #2
 800313e:	fa92 f2a2 	rbit	r2, r2
 8003142:	fab2 f282 	clz	r2, r2
 8003146:	f002 021f 	and.w	r2, r2, #31
 800314a:	2101      	movs	r1, #1
 800314c:	fa01 f202 	lsl.w	r2, r1, r2
 8003150:	4210      	tst	r0, r2
 8003152:	f000 8087 	beq.w	8003264 <HAL_RCC_ClockConfig+0x18c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003156:	4945      	ldr	r1, [pc, #276]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 8003158:	684a      	ldr	r2, [r1, #4]
 800315a:	f022 0203 	bic.w	r2, r2, #3
 800315e:	4313      	orrs	r3, r2
 8003160:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8003162:	f7fd ff57 	bl	8001014 <HAL_GetTick>
 8003166:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003168:	4b40      	ldr	r3, [pc, #256]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f003 030c 	and.w	r3, r3, #12
 8003170:	6862      	ldr	r2, [r4, #4]
 8003172:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003176:	d032      	beq.n	80031de <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003178:	f7fd ff4c 	bl	8001014 <HAL_GetTick>
 800317c:	1b80      	subs	r0, r0, r6
 800317e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003182:	4298      	cmp	r0, r3
 8003184:	d9f0      	bls.n	8003168 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 8003186:	2003      	movs	r0, #3
 8003188:	e7bd      	b.n	8003106 <HAL_RCC_ClockConfig+0x2e>
 800318a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800318e:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003192:	4a36      	ldr	r2, [pc, #216]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 8003194:	6810      	ldr	r0, [r2, #0]
 8003196:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800319a:	fa92 f2a2 	rbit	r2, r2
 800319e:	fab2 f282 	clz	r2, r2
 80031a2:	f002 021f 	and.w	r2, r2, #31
 80031a6:	2101      	movs	r1, #1
 80031a8:	fa01 f202 	lsl.w	r2, r1, r2
 80031ac:	4202      	tst	r2, r0
 80031ae:	d1d2      	bne.n	8003156 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 80031b0:	2001      	movs	r0, #1
 80031b2:	e7a8      	b.n	8003106 <HAL_RCC_ClockConfig+0x2e>
 80031b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031b8:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031bc:	4a2b      	ldr	r2, [pc, #172]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 80031be:	6810      	ldr	r0, [r2, #0]
 80031c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031c4:	fa92 f2a2 	rbit	r2, r2
 80031c8:	fab2 f282 	clz	r2, r2
 80031cc:	f002 021f 	and.w	r2, r2, #31
 80031d0:	2101      	movs	r1, #1
 80031d2:	fa01 f202 	lsl.w	r2, r1, r2
 80031d6:	4210      	tst	r0, r2
 80031d8:	d1bd      	bne.n	8003156 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 80031da:	2001      	movs	r0, #1
 80031dc:	e793      	b.n	8003106 <HAL_RCC_ClockConfig+0x2e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031de:	4b22      	ldr	r3, [pc, #136]	; (8003268 <HAL_RCC_ClockConfig+0x190>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0307 	and.w	r3, r3, #7
 80031e6:	42ab      	cmp	r3, r5
 80031e8:	d90c      	bls.n	8003204 <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ea:	4a1f      	ldr	r2, [pc, #124]	; (8003268 <HAL_RCC_ClockConfig+0x190>)
 80031ec:	6813      	ldr	r3, [r2, #0]
 80031ee:	f023 0307 	bic.w	r3, r3, #7
 80031f2:	432b      	orrs	r3, r5
 80031f4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f6:	6813      	ldr	r3, [r2, #0]
 80031f8:	f003 0307 	and.w	r3, r3, #7
 80031fc:	42ab      	cmp	r3, r5
 80031fe:	d001      	beq.n	8003204 <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 8003200:	2001      	movs	r0, #1
 8003202:	e780      	b.n	8003106 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003204:	6823      	ldr	r3, [r4, #0]
 8003206:	f013 0f04 	tst.w	r3, #4
 800320a:	d006      	beq.n	800321a <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800320c:	4a17      	ldr	r2, [pc, #92]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 800320e:	6853      	ldr	r3, [r2, #4]
 8003210:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003214:	68e1      	ldr	r1, [r4, #12]
 8003216:	430b      	orrs	r3, r1
 8003218:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800321a:	6823      	ldr	r3, [r4, #0]
 800321c:	f013 0f08 	tst.w	r3, #8
 8003220:	d007      	beq.n	8003232 <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003222:	4a12      	ldr	r2, [pc, #72]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 8003224:	6853      	ldr	r3, [r2, #4]
 8003226:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800322a:	6921      	ldr	r1, [r4, #16]
 800322c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003230:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003232:	f7ff ff13 	bl	800305c <HAL_RCC_GetSysClockFreq>
 8003236:	4b0d      	ldr	r3, [pc, #52]	; (800326c <HAL_RCC_ClockConfig+0x194>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800323e:	22f0      	movs	r2, #240	; 0xf0
 8003240:	fa92 f2a2 	rbit	r2, r2
 8003244:	fab2 f282 	clz	r2, r2
 8003248:	40d3      	lsrs	r3, r2
 800324a:	4a09      	ldr	r2, [pc, #36]	; (8003270 <HAL_RCC_ClockConfig+0x198>)
 800324c:	5cd3      	ldrb	r3, [r2, r3]
 800324e:	40d8      	lsrs	r0, r3
 8003250:	4b08      	ldr	r3, [pc, #32]	; (8003274 <HAL_RCC_ClockConfig+0x19c>)
 8003252:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_RCC_ClockConfig+0x1a0>)
 8003256:	6818      	ldr	r0, [r3, #0]
 8003258:	f7fd fc78 	bl	8000b4c <HAL_InitTick>
  return HAL_OK;
 800325c:	2000      	movs	r0, #0
 800325e:	e752      	b.n	8003106 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003260:	2001      	movs	r0, #1
}
 8003262:	4770      	bx	lr
        return HAL_ERROR;
 8003264:	2001      	movs	r0, #1
 8003266:	e74e      	b.n	8003106 <HAL_RCC_ClockConfig+0x2e>
 8003268:	40022000 	.word	0x40022000
 800326c:	40021000 	.word	0x40021000
 8003270:	080069fc 	.word	0x080069fc
 8003274:	20000000 	.word	0x20000000
 8003278:	20000008 	.word	0x20000008

0800327c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800327c:	4b01      	ldr	r3, [pc, #4]	; (8003284 <HAL_RCC_GetHCLKFreq+0x8>)
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	20000000 	.word	0x20000000

08003288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003288:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800328a:	f7ff fff7 	bl	800327c <HAL_RCC_GetHCLKFreq>
 800328e:	4b07      	ldr	r3, [pc, #28]	; (80032ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003296:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800329a:	fa92 f2a2 	rbit	r2, r2
 800329e:	fab2 f282 	clz	r2, r2
 80032a2:	40d3      	lsrs	r3, r2
 80032a4:	4a02      	ldr	r2, [pc, #8]	; (80032b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032a6:	5cd3      	ldrb	r3, [r2, r3]
} 
 80032a8:	40d8      	lsrs	r0, r3
 80032aa:	bd08      	pop	{r3, pc}
 80032ac:	40021000 	.word	0x40021000
 80032b0:	08006a0c 	.word	0x08006a0c

080032b4 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032b4:	230f      	movs	r3, #15
 80032b6:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032b8:	4b0b      	ldr	r3, [pc, #44]	; (80032e8 <HAL_RCC_GetClockConfig+0x34>)
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	f002 0203 	and.w	r2, r2, #3
 80032c0:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80032c8:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80032d0:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	08db      	lsrs	r3, r3, #3
 80032d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032da:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80032dc:	4b03      	ldr	r3, [pc, #12]	; (80032ec <HAL_RCC_GetClockConfig+0x38>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	600b      	str	r3, [r1, #0]
}
 80032e6:	4770      	bx	lr
 80032e8:	40021000 	.word	0x40021000
 80032ec:	40022000 	.word	0x40022000

080032f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032f2:	b083      	sub	sp, #12
 80032f4:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032f6:	6803      	ldr	r3, [r0, #0]
 80032f8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80032fc:	d048      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032fe:	4b83      	ldr	r3, [pc, #524]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003306:	f040 80b4 	bne.w	8003472 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800330a:	4b80      	ldr	r3, [pc, #512]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800330c:	69da      	ldr	r2, [r3, #28]
 800330e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003312:	61da      	str	r2, [r3, #28]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800331a:	9301      	str	r3, [sp, #4]
 800331c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800331e:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003320:	4b7b      	ldr	r3, [pc, #492]	; (8003510 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003328:	f000 80a5 	beq.w	8003476 <HAL_RCCEx_PeriphCLKConfig+0x186>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800332c:	4b77      	ldr	r3, [pc, #476]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800332e:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003330:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003334:	d022      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8003336:	6862      	ldr	r2, [r4, #4]
 8003338:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800333c:	429a      	cmp	r2, r3
 800333e:	d01d      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003340:	4872      	ldr	r0, [pc, #456]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003342:	6a01      	ldr	r1, [r0, #32]
 8003344:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8003348:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800334c:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003350:	fab2 f282 	clz	r2, r2
 8003354:	4f6f      	ldr	r7, [pc, #444]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003356:	443a      	add	r2, r7
 8003358:	0092      	lsls	r2, r2, #2
 800335a:	f04f 0c01 	mov.w	ip, #1
 800335e:	f8c2 c000 	str.w	ip, [r2]
 8003362:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003366:	fab3 f383 	clz	r3, r3
 800336a:	443b      	add	r3, r7
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	2200      	movs	r2, #0
 8003370:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003372:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003374:	f011 0f01 	tst.w	r1, #1
 8003378:	f040 8092 	bne.w	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800337c:	4a63      	ldr	r2, [pc, #396]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800337e:	6a13      	ldr	r3, [r2, #32]
 8003380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003384:	6861      	ldr	r1, [r4, #4]
 8003386:	430b      	orrs	r3, r1
 8003388:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800338a:	2d00      	cmp	r5, #0
 800338c:	f040 80b4 	bne.w	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003390:	6823      	ldr	r3, [r4, #0]
 8003392:	f013 0f01 	tst.w	r3, #1
 8003396:	d006      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003398:	4a5c      	ldr	r2, [pc, #368]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800339a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800339c:	f023 0303 	bic.w	r3, r3, #3
 80033a0:	68a1      	ldr	r1, [r4, #8]
 80033a2:	430b      	orrs	r3, r1
 80033a4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	f013 0f20 	tst.w	r3, #32
 80033ac:	d006      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033ae:	4a57      	ldr	r2, [pc, #348]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80033b0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80033b2:	f023 0310 	bic.w	r3, r3, #16
 80033b6:	68e1      	ldr	r1, [r4, #12]
 80033b8:	430b      	orrs	r3, r1
 80033ba:	6313      	str	r3, [r2, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033bc:	6823      	ldr	r3, [r4, #0]
 80033be:	f013 0f40 	tst.w	r3, #64	; 0x40
 80033c2:	d006      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80033c4:	4a51      	ldr	r2, [pc, #324]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80033c6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80033c8:	f023 0320 	bic.w	r3, r3, #32
 80033cc:	6921      	ldr	r1, [r4, #16]
 80033ce:	430b      	orrs	r3, r1
 80033d0:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80033d8:	d006      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033da:	4a4c      	ldr	r2, [pc, #304]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80033dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80033de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033e2:	6961      	ldr	r1, [r4, #20]
 80033e4:	430b      	orrs	r3, r1
 80033e6:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	f413 7f00 	tst.w	r3, #512	; 0x200
 80033ee:	d006      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033f0:	4a46      	ldr	r2, [pc, #280]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80033f2:	6853      	ldr	r3, [r2, #4]
 80033f4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80033f8:	69e1      	ldr	r1, [r4, #28]
 80033fa:	430b      	orrs	r3, r1
 80033fc:	6053      	str	r3, [r2, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003404:	d006      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8003406:	4a41      	ldr	r2, [pc, #260]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003408:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800340a:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 800340e:	69a1      	ldr	r1, [r4, #24]
 8003410:	430b      	orrs	r3, r1
 8003412:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003414:	6823      	ldr	r3, [r4, #0]
 8003416:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800341a:	d006      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800341c:	4a3b      	ldr	r2, [pc, #236]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800341e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003424:	6a21      	ldr	r1, [r4, #32]
 8003426:	430b      	orrs	r3, r1
 8003428:	6313      	str	r3, [r2, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003430:	d006      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003432:	4a36      	ldr	r2, [pc, #216]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003434:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003436:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800343a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800343c:	430b      	orrs	r3, r1
 800343e:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003446:	d006      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003448:	4a30      	ldr	r2, [pc, #192]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800344a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800344c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003450:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003452:	430b      	orrs	r3, r1
 8003454:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800345c:	d053      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800345e:	4a2b      	ldr	r2, [pc, #172]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003460:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003462:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003466:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003468:	430b      	orrs	r3, r1
 800346a:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800346c:	2000      	movs	r0, #0
}
 800346e:	b003      	add	sp, #12
 8003470:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 8003472:	2500      	movs	r5, #0
 8003474:	e754      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003476:	4a26      	ldr	r2, [pc, #152]	; (8003510 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8003478:	6813      	ldr	r3, [r2, #0]
 800347a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800347e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003480:	f7fd fdc8 	bl	8001014 <HAL_GetTick>
 8003484:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003486:	4b22      	ldr	r3, [pc, #136]	; (8003510 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800348e:	f47f af4d 	bne.w	800332c <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003492:	f7fd fdbf 	bl	8001014 <HAL_GetTick>
 8003496:	1b80      	subs	r0, r0, r6
 8003498:	2864      	cmp	r0, #100	; 0x64
 800349a:	d9f4      	bls.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x196>
          return HAL_TIMEOUT;
 800349c:	2003      	movs	r0, #3
 800349e:	e7e6      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x17e>
        tickstart = HAL_GetTick();
 80034a0:	f7fd fdb8 	bl	8001014 <HAL_GetTick>
 80034a4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034a6:	e015      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80034a8:	4b18      	ldr	r3, [pc, #96]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80034aa:	6a19      	ldr	r1, [r3, #32]
 80034ac:	2302      	movs	r3, #2
 80034ae:	fa93 f3a3 	rbit	r3, r3
 80034b2:	fab3 f383 	clz	r3, r3
 80034b6:	f003 031f 	and.w	r3, r3, #31
 80034ba:	2201      	movs	r2, #1
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	420b      	tst	r3, r1
 80034c2:	f47f af5b 	bne.w	800337c <HAL_RCCEx_PeriphCLKConfig+0x8c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c6:	f7fd fda5 	bl	8001014 <HAL_GetTick>
 80034ca:	1b80      	subs	r0, r0, r6
 80034cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80034d0:	4298      	cmp	r0, r3
 80034d2:	d816      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x212>
 80034d4:	2302      	movs	r3, #2
 80034d6:	fa93 f2a3 	rbit	r2, r3
 80034da:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034de:	fab3 f383 	clz	r3, r3
 80034e2:	095b      	lsrs	r3, r3, #5
 80034e4:	f043 0302 	orr.w	r3, r3, #2
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d0dd      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80034ec:	2302      	movs	r3, #2
 80034ee:	fa93 f3a3 	rbit	r3, r3
 80034f2:	4b06      	ldr	r3, [pc, #24]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80034f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80034f6:	e7d9      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f8:	69d3      	ldr	r3, [r2, #28]
 80034fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034fe:	61d3      	str	r3, [r2, #28]
 8003500:	e746      	b.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xa0>
            return HAL_TIMEOUT;
 8003502:	2003      	movs	r0, #3
 8003504:	e7b3      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x17e>
  return HAL_OK;
 8003506:	2000      	movs	r0, #0
 8003508:	e7b1      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800350a:	bf00      	nop
 800350c:	40021000 	.word	0x40021000
 8003510:	40007000 	.word	0x40007000
 8003514:	10908100 	.word	0x10908100

08003518 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003518:	b538      	push	{r3, r4, r5, lr}
 800351a:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800351c:	6802      	ldr	r2, [r0, #0]
 800351e:	68d3      	ldr	r3, [r2, #12]
 8003520:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003524:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8003526:	f7fd fd75 	bl	8001014 <HAL_GetTick>
 800352a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800352c:	6823      	ldr	r3, [r4, #0]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f013 0f20 	tst.w	r3, #32
 8003534:	d107      	bne.n	8003546 <HAL_RTC_WaitForSynchro+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003536:	f7fd fd6d 	bl	8001014 <HAL_GetTick>
 800353a:	1b40      	subs	r0, r0, r5
 800353c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003540:	d9f4      	bls.n	800352c <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 8003542:	2003      	movs	r0, #3
 8003544:	e000      	b.n	8003548 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 8003546:	2000      	movs	r0, #0
}
 8003548:	bd38      	pop	{r3, r4, r5, pc}

0800354a <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800354a:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800354c:	6803      	ldr	r3, [r0, #0]
 800354e:	68da      	ldr	r2, [r3, #12]
 8003550:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003554:	d001      	beq.n	800355a <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003556:	2000      	movs	r0, #0
}
 8003558:	bd38      	pop	{r3, r4, r5, pc}
 800355a:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800355c:	f04f 32ff 	mov.w	r2, #4294967295
 8003560:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003562:	f7fd fd57 	bl	8001014 <HAL_GetTick>
 8003566:	4605      	mov	r5, r0
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003570:	d107      	bne.n	8003582 <RTC_EnterInitMode+0x38>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003572:	f7fd fd4f 	bl	8001014 <HAL_GetTick>
 8003576:	1b40      	subs	r0, r0, r5
 8003578:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800357c:	d9f4      	bls.n	8003568 <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 800357e:	2003      	movs	r0, #3
 8003580:	e7ea      	b.n	8003558 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8003582:	2000      	movs	r0, #0
 8003584:	e7e8      	b.n	8003558 <RTC_EnterInitMode+0xe>

08003586 <HAL_RTC_Init>:
{
 8003586:	b538      	push	{r3, r4, r5, lr}
  if (hrtc == NULL)
 8003588:	2800      	cmp	r0, #0
 800358a:	d05c      	beq.n	8003646 <HAL_RTC_Init+0xc0>
 800358c:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800358e:	7f43      	ldrb	r3, [r0, #29]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d040      	beq.n	8003616 <HAL_RTC_Init+0x90>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003594:	2302      	movs	r3, #2
 8003596:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003598:	6823      	ldr	r3, [r4, #0]
 800359a:	22ca      	movs	r2, #202	; 0xca
 800359c:	625a      	str	r2, [r3, #36]	; 0x24
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	2253      	movs	r2, #83	; 0x53
 80035a2:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80035a4:	4620      	mov	r0, r4
 80035a6:	f7ff ffd0 	bl	800354a <RTC_EnterInitMode>
 80035aa:	4605      	mov	r5, r0
 80035ac:	2800      	cmp	r0, #0
 80035ae:	d136      	bne.n	800361e <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80035b0:	6822      	ldr	r2, [r4, #0]
 80035b2:	6893      	ldr	r3, [r2, #8]
 80035b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80035b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035bc:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80035be:	6821      	ldr	r1, [r4, #0]
 80035c0:	688a      	ldr	r2, [r1, #8]
 80035c2:	6863      	ldr	r3, [r4, #4]
 80035c4:	6920      	ldr	r0, [r4, #16]
 80035c6:	4303      	orrs	r3, r0
 80035c8:	6960      	ldr	r0, [r4, #20]
 80035ca:	4303      	orrs	r3, r0
 80035cc:	4313      	orrs	r3, r2
 80035ce:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80035d0:	6823      	ldr	r3, [r4, #0]
 80035d2:	68e2      	ldr	r2, [r4, #12]
 80035d4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80035d6:	6822      	ldr	r2, [r4, #0]
 80035d8:	6913      	ldr	r3, [r2, #16]
 80035da:	68a1      	ldr	r1, [r4, #8]
 80035dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80035e0:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80035e2:	6822      	ldr	r2, [r4, #0]
 80035e4:	68d3      	ldr	r3, [r2, #12]
 80035e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035ea:	60d3      	str	r3, [r2, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f013 0f20 	tst.w	r3, #32
 80035f4:	d01b      	beq.n	800362e <HAL_RTC_Init+0xa8>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80035f6:	6822      	ldr	r2, [r4, #0]
 80035f8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80035fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035fe:	6413      	str	r3, [r2, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003600:	6822      	ldr	r2, [r4, #0]
 8003602:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003604:	69a1      	ldr	r1, [r4, #24]
 8003606:	430b      	orrs	r3, r1
 8003608:	6413      	str	r3, [r2, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800360a:	6823      	ldr	r3, [r4, #0]
 800360c:	22ff      	movs	r2, #255	; 0xff
 800360e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8003610:	2301      	movs	r3, #1
 8003612:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 8003614:	e009      	b.n	800362a <HAL_RTC_Init+0xa4>
    hrtc->Lock = HAL_UNLOCKED;
 8003616:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8003618:	f7fd fa00 	bl	8000a1c <HAL_RTC_MspInit>
 800361c:	e7ba      	b.n	8003594 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800361e:	6823      	ldr	r3, [r4, #0]
 8003620:	22ff      	movs	r2, #255	; 0xff
 8003622:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003624:	2304      	movs	r3, #4
 8003626:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 8003628:	2501      	movs	r5, #1
}
 800362a:	4628      	mov	r0, r5
 800362c:	bd38      	pop	{r3, r4, r5, pc}
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800362e:	4620      	mov	r0, r4
 8003630:	f7ff ff72 	bl	8003518 <HAL_RTC_WaitForSynchro>
 8003634:	2800      	cmp	r0, #0
 8003636:	d0de      	beq.n	80035f6 <HAL_RTC_Init+0x70>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003638:	6823      	ldr	r3, [r4, #0]
 800363a:	22ff      	movs	r2, #255	; 0xff
 800363c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800363e:	2304      	movs	r3, #4
 8003640:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8003642:	2501      	movs	r5, #1
 8003644:	e7f1      	b.n	800362a <HAL_RTC_Init+0xa4>
    return HAL_ERROR;
 8003646:	2501      	movs	r5, #1
 8003648:	e7ef      	b.n	800362a <HAL_RTC_Init+0xa4>

0800364a <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 800364a:	0903      	lsrs	r3, r0, #4
 800364c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003650:	005a      	lsls	r2, r3, #1
  return (tmp + (Value & (uint8_t)0x0FU));
 8003652:	f000 000f 	and.w	r0, r0, #15
 8003656:	4410      	add	r0, r2
}
 8003658:	b2c0      	uxtb	r0, r0
 800365a:	4770      	bx	lr

0800365c <HAL_RTC_GetTime>:
{
 800365c:	b570      	push	{r4, r5, r6, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800365e:	6803      	ldr	r3, [r0, #0]
 8003660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003662:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003664:	6803      	ldr	r3, [r0, #0]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800366c:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800366e:	6803      	ldr	r3, [r0, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003676:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800367a:	0c1d      	lsrs	r5, r3, #16
 800367c:	f005 003f 	and.w	r0, r5, #63	; 0x3f
 8003680:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003682:	f3c3 2606 	ubfx	r6, r3, #8, #7
 8003686:	704e      	strb	r6, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003688:	f003 047f 	and.w	r4, r3, #127	; 0x7f
 800368c:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800368e:	f005 0540 	and.w	r5, r5, #64	; 0x40
 8003692:	70cd      	strb	r5, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 8003694:	b95a      	cbnz	r2, 80036ae <HAL_RTC_GetTime+0x52>
 8003696:	460d      	mov	r5, r1
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003698:	f7ff ffd7 	bl	800364a <RTC_Bcd2ToByte>
 800369c:	7028      	strb	r0, [r5, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800369e:	4630      	mov	r0, r6
 80036a0:	f7ff ffd3 	bl	800364a <RTC_Bcd2ToByte>
 80036a4:	7068      	strb	r0, [r5, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80036a6:	4620      	mov	r0, r4
 80036a8:	f7ff ffcf 	bl	800364a <RTC_Bcd2ToByte>
 80036ac:	70a8      	strb	r0, [r5, #2]
}
 80036ae:	2000      	movs	r0, #0
 80036b0:	bd70      	pop	{r4, r5, r6, pc}

080036b2 <HAL_RTC_GetDate>:
{
 80036b2:	b570      	push	{r4, r5, r6, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80036b4:	6803      	ldr	r3, [r0, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80036bc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80036c0:	0c18      	lsrs	r0, r3, #16
 80036c2:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80036c4:	f3c3 2604 	ubfx	r6, r3, #8, #5
 80036c8:	704e      	strb	r6, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80036ca:	f003 053f 	and.w	r5, r3, #63	; 0x3f
 80036ce:	708d      	strb	r5, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80036d0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80036d4:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 80036d6:	b95a      	cbnz	r2, 80036f0 <HAL_RTC_GetDate+0x3e>
 80036d8:	460c      	mov	r4, r1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80036da:	f7ff ffb6 	bl	800364a <RTC_Bcd2ToByte>
 80036de:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80036e0:	4630      	mov	r0, r6
 80036e2:	f7ff ffb2 	bl	800364a <RTC_Bcd2ToByte>
 80036e6:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80036e8:	4628      	mov	r0, r5
 80036ea:	f7ff ffae 	bl	800364a <RTC_Bcd2ToByte>
 80036ee:	70a0      	strb	r0, [r4, #2]
}
 80036f0:	2000      	movs	r0, #0
 80036f2:	bd70      	pop	{r4, r5, r6, pc}

080036f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f6:	4605      	mov	r5, r0
 80036f8:	460f      	mov	r7, r1
 80036fa:	4616      	mov	r6, r2
 80036fc:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036fe:	682b      	ldr	r3, [r5, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	ea37 0303 	bics.w	r3, r7, r3
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	42b3      	cmp	r3, r6
 800370e:	d037      	beq.n	8003780 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003710:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003714:	d0f3      	beq.n	80036fe <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003716:	f7fd fc7d 	bl	8001014 <HAL_GetTick>
 800371a:	9b06      	ldr	r3, [sp, #24]
 800371c:	1ac0      	subs	r0, r0, r3
 800371e:	42a0      	cmp	r0, r4
 8003720:	d201      	bcs.n	8003726 <SPI_WaitFlagStateUntilTimeout+0x32>
 8003722:	2c00      	cmp	r4, #0
 8003724:	d1eb      	bne.n	80036fe <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003726:	682a      	ldr	r2, [r5, #0]
 8003728:	6853      	ldr	r3, [r2, #4]
 800372a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800372e:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003730:	686b      	ldr	r3, [r5, #4]
 8003732:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003736:	d00b      	beq.n	8003750 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003738:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800373a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800373e:	d014      	beq.n	800376a <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003740:	2301      	movs	r3, #1
 8003742:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003746:	2300      	movs	r3, #0
 8003748:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c

        return HAL_TIMEOUT;
 800374c:	2003      	movs	r0, #3
 800374e:	e018      	b.n	8003782 <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003750:	68ab      	ldr	r3, [r5, #8]
 8003752:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003756:	d002      	beq.n	800375e <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003758:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800375c:	d1ec      	bne.n	8003738 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 800375e:	682a      	ldr	r2, [r5, #0]
 8003760:	6813      	ldr	r3, [r2, #0]
 8003762:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	e7e6      	b.n	8003738 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 800376a:	682a      	ldr	r2, [r5, #0]
 800376c:	6813      	ldr	r3, [r2, #0]
 800376e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003772:	6013      	str	r3, [r2, #0]
 8003774:	682a      	ldr	r2, [r5, #0]
 8003776:	6813      	ldr	r3, [r2, #0]
 8003778:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	e7df      	b.n	8003740 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8003780:	2000      	movs	r0, #0
}
 8003782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003784 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003786:	4607      	mov	r7, r0
 8003788:	460c      	mov	r4, r1
 800378a:	4615      	mov	r5, r2
 800378c:	461e      	mov	r6, r3
  while ((hspi->Instance->SR & Fifo) != State)
 800378e:	e002      	b.n	8003796 <SPI_WaitFifoStateUntilTimeout+0x12>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 8003790:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003794:	d10b      	bne.n	80037ae <SPI_WaitFifoStateUntilTimeout+0x2a>
  while ((hspi->Instance->SR & Fifo) != State)
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	6893      	ldr	r3, [r2, #8]
 800379a:	4023      	ands	r3, r4
 800379c:	42ab      	cmp	r3, r5
 800379e:	d03b      	beq.n	8003818 <SPI_WaitFifoStateUntilTimeout+0x94>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80037a0:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 80037a4:	d1f4      	bne.n	8003790 <SPI_WaitFifoStateUntilTimeout+0xc>
 80037a6:	2d00      	cmp	r5, #0
 80037a8:	d1f2      	bne.n	8003790 <SPI_WaitFifoStateUntilTimeout+0xc>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80037aa:	7b13      	ldrb	r3, [r2, #12]
 80037ac:	e7f0      	b.n	8003790 <SPI_WaitFifoStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80037ae:	f7fd fc31 	bl	8001014 <HAL_GetTick>
 80037b2:	9b06      	ldr	r3, [sp, #24]
 80037b4:	1ac0      	subs	r0, r0, r3
 80037b6:	42b0      	cmp	r0, r6
 80037b8:	d201      	bcs.n	80037be <SPI_WaitFifoStateUntilTimeout+0x3a>
 80037ba:	2e00      	cmp	r6, #0
 80037bc:	d1eb      	bne.n	8003796 <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	6853      	ldr	r3, [r2, #4]
 80037c2:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80037c6:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037ce:	d00b      	beq.n	80037e8 <SPI_WaitFifoStateUntilTimeout+0x64>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037d6:	d014      	beq.n	8003802 <SPI_WaitFifoStateUntilTimeout+0x7e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037d8:	2301      	movs	r3, #1
 80037da:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037de:	2300      	movs	r3, #0
 80037e0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 80037e4:	2003      	movs	r0, #3
 80037e6:	e018      	b.n	800381a <SPI_WaitFifoStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037ee:	d002      	beq.n	80037f6 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037f4:	d1ec      	bne.n	80037d0 <SPI_WaitFifoStateUntilTimeout+0x4c>
          __HAL_SPI_DISABLE(hspi);
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	6813      	ldr	r3, [r2, #0]
 80037fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037fe:	6013      	str	r3, [r2, #0]
 8003800:	e7e6      	b.n	80037d0 <SPI_WaitFifoStateUntilTimeout+0x4c>
          SPI_RESET_CRC(hspi);
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	6813      	ldr	r3, [r2, #0]
 8003806:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800380a:	6013      	str	r3, [r2, #0]
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	6813      	ldr	r3, [r2, #0]
 8003810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	e7df      	b.n	80037d8 <SPI_WaitFifoStateUntilTimeout+0x54>
      }
    }
  }

  return HAL_OK;
 8003818:	2000      	movs	r0, #0
}
 800381a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800381c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800381c:	b570      	push	{r4, r5, r6, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	4604      	mov	r4, r0
 8003822:	460d      	mov	r5, r1
 8003824:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003826:	9200      	str	r2, [sp, #0]
 8003828:	460b      	mov	r3, r1
 800382a:	2200      	movs	r2, #0
 800382c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003830:	f7ff ffa8 	bl	8003784 <SPI_WaitFifoStateUntilTimeout>
 8003834:	b9b8      	cbnz	r0, 8003866 <SPI_EndRxTxTransaction+0x4a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003836:	9600      	str	r6, [sp, #0]
 8003838:	462b      	mov	r3, r5
 800383a:	2200      	movs	r2, #0
 800383c:	2180      	movs	r1, #128	; 0x80
 800383e:	4620      	mov	r0, r4
 8003840:	f7ff ff58 	bl	80036f4 <SPI_WaitFlagStateUntilTimeout>
 8003844:	b9b8      	cbnz	r0, 8003876 <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003846:	9600      	str	r6, [sp, #0]
 8003848:	462b      	mov	r3, r5
 800384a:	2200      	movs	r2, #0
 800384c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003850:	4620      	mov	r0, r4
 8003852:	f7ff ff97 	bl	8003784 <SPI_WaitFifoStateUntilTimeout>
 8003856:	4603      	mov	r3, r0
 8003858:	b150      	cbz	r0, 8003870 <SPI_EndRxTxTransaction+0x54>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800385a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800385c:	f043 0320 	orr.w	r3, r3, #32
 8003860:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e004      	b.n	8003870 <SPI_EndRxTxTransaction+0x54>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003866:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003868:	f043 0320 	orr.w	r3, r3, #32
 800386c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
  }

  return HAL_OK;
}
 8003870:	4618      	mov	r0, r3
 8003872:	b002      	add	sp, #8
 8003874:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003876:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003878:	f043 0320 	orr.w	r3, r3, #32
 800387c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e7f6      	b.n	8003870 <SPI_EndRxTxTransaction+0x54>

08003882 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003882:	2800      	cmp	r0, #0
 8003884:	d058      	beq.n	8003938 <HAL_SPI_Init+0xb6>
{
 8003886:	b510      	push	{r4, lr}
 8003888:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800388a:	2300      	movs	r3, #0
 800388c:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800388e:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8003892:	2b00      	cmp	r3, #0
 8003894:	d045      	beq.n	8003922 <HAL_SPI_Init+0xa0>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003896:	2302      	movs	r3, #2
 8003898:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800389c:	6822      	ldr	r2, [r4, #0]
 800389e:	6813      	ldr	r3, [r2, #0]
 80038a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038a4:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038a6:	68e3      	ldr	r3, [r4, #12]
 80038a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038ac:	d93e      	bls.n	800392c <HAL_SPI_Init+0xaa>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80038ae:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80038b0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80038b4:	d004      	beq.n	80038c0 <HAL_SPI_Init+0x3e>
 80038b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038ba:	d001      	beq.n	80038c0 <HAL_SPI_Init+0x3e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038bc:	2100      	movs	r1, #0
 80038be:	62a1      	str	r1, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80038c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80038c2:	b921      	cbnz	r1, 80038ce <HAL_SPI_Init+0x4c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038c8:	d933      	bls.n	8003932 <HAL_SPI_Init+0xb0>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80038ca:	2302      	movs	r3, #2
 80038cc:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80038ce:	6863      	ldr	r3, [r4, #4]
 80038d0:	68a1      	ldr	r1, [r4, #8]
 80038d2:	430b      	orrs	r3, r1
 80038d4:	6921      	ldr	r1, [r4, #16]
 80038d6:	430b      	orrs	r3, r1
 80038d8:	6961      	ldr	r1, [r4, #20]
 80038da:	430b      	orrs	r3, r1
 80038dc:	69a1      	ldr	r1, [r4, #24]
 80038de:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80038e2:	430b      	orrs	r3, r1
 80038e4:	69e1      	ldr	r1, [r4, #28]
 80038e6:	430b      	orrs	r3, r1
 80038e8:	6a21      	ldr	r1, [r4, #32]
 80038ea:	430b      	orrs	r3, r1
 80038ec:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80038ee:	6821      	ldr	r1, [r4, #0]
 80038f0:	4303      	orrs	r3, r0
 80038f2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80038f4:	8b63      	ldrh	r3, [r4, #26]
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80038fc:	430b      	orrs	r3, r1
 80038fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003900:	430b      	orrs	r3, r1
 8003902:	68e1      	ldr	r1, [r4, #12]
 8003904:	430b      	orrs	r3, r1
 8003906:	6821      	ldr	r1, [r4, #0]
 8003908:	4313      	orrs	r3, r2
 800390a:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800390c:	6822      	ldr	r2, [r4, #0]
 800390e:	69d3      	ldr	r3, [r2, #28]
 8003910:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003914:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003916:	2000      	movs	r0, #0
 8003918:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800391a:	2301      	movs	r3, #1
 800391c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8003920:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003922:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003926:	f7fd f8b5 	bl	8000a94 <HAL_SPI_MspInit>
 800392a:	e7b4      	b.n	8003896 <HAL_SPI_Init+0x14>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800392c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003930:	e7be      	b.n	80038b0 <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003932:	2301      	movs	r3, #1
 8003934:	6323      	str	r3, [r4, #48]	; 0x30
 8003936:	e7ca      	b.n	80038ce <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8003938:	2001      	movs	r0, #1
}
 800393a:	4770      	bx	lr

0800393c <HAL_SPI_Transmit>:
{
 800393c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003940:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8003942:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8003946:	2c01      	cmp	r4, #1
 8003948:	f000 80e4 	beq.w	8003b14 <HAL_SPI_Transmit+0x1d8>
 800394c:	461e      	mov	r6, r3
 800394e:	4615      	mov	r5, r2
 8003950:	4688      	mov	r8, r1
 8003952:	4604      	mov	r4, r0
 8003954:	2301      	movs	r3, #1
 8003956:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800395a:	f7fd fb5b 	bl	8001014 <HAL_GetTick>
 800395e:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003960:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	2a01      	cmp	r2, #1
 8003968:	d009      	beq.n	800397e <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 800396a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800396c:	2301      	movs	r3, #1
 800396e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003972:	2300      	movs	r3, #0
 8003974:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8003978:	b002      	add	sp, #8
 800397a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800397e:	f1b8 0f00 	cmp.w	r8, #0
 8003982:	f000 80b9 	beq.w	8003af8 <HAL_SPI_Transmit+0x1bc>
 8003986:	2d00      	cmp	r5, #0
 8003988:	f000 80b8 	beq.w	8003afc <HAL_SPI_Transmit+0x1c0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800398c:	2303      	movs	r3, #3
 800398e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003992:	2300      	movs	r3, #0
 8003994:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003996:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800399a:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800399c:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800399e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80039a0:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80039a4:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 80039a8:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 80039aa:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039ac:	68a3      	ldr	r3, [r4, #8]
 80039ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039b2:	d01c      	beq.n	80039ee <HAL_SPI_Transmit+0xb2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039b4:	6823      	ldr	r3, [r4, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80039bc:	d103      	bne.n	80039c6 <HAL_SPI_Transmit+0x8a>
    __HAL_SPI_ENABLE(hspi);
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039c4:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039c6:	68e3      	ldr	r3, [r4, #12]
 80039c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039cc:	d933      	bls.n	8003a36 <HAL_SPI_Transmit+0xfa>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039ce:	6863      	ldr	r3, [r4, #4]
 80039d0:	b10b      	cbz	r3, 80039d6 <HAL_SPI_Transmit+0x9a>
 80039d2:	2d01      	cmp	r5, #1
 80039d4:	d11b      	bne.n	8003a0e <HAL_SPI_Transmit+0xd2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039d6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80039d8:	6823      	ldr	r3, [r4, #0]
 80039da:	8812      	ldrh	r2, [r2, #0]
 80039dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039e0:	3302      	adds	r3, #2
 80039e2:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80039e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80039ec:	e00f      	b.n	8003a0e <HAL_SPI_Transmit+0xd2>
    SPI_1LINE_TX(hspi);
 80039ee:	6822      	ldr	r2, [r4, #0]
 80039f0:	6813      	ldr	r3, [r2, #0]
 80039f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039f6:	6013      	str	r3, [r2, #0]
 80039f8:	e7dc      	b.n	80039b4 <HAL_SPI_Transmit+0x78>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039fa:	f7fd fb0b 	bl	8001014 <HAL_GetTick>
 80039fe:	1bc0      	subs	r0, r0, r7
 8003a00:	42b0      	cmp	r0, r6
 8003a02:	d302      	bcc.n	8003a0a <HAL_SPI_Transmit+0xce>
 8003a04:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003a08:	d17a      	bne.n	8003b00 <HAL_SPI_Transmit+0x1c4>
 8003a0a:	2e00      	cmp	r6, #0
 8003a0c:	d07a      	beq.n	8003b04 <HAL_SPI_Transmit+0x1c8>
    while (hspi->TxXferCount > 0U)
 8003a0e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d05b      	beq.n	8003ace <HAL_SPI_Transmit+0x192>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	f012 0f02 	tst.w	r2, #2
 8003a1e:	d0ec      	beq.n	80039fa <HAL_SPI_Transmit+0xbe>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a20:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003a22:	8812      	ldrh	r2, [r2, #0]
 8003a24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a28:	3302      	adds	r3, #2
 8003a2a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003a2c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003a34:	e7eb      	b.n	8003a0e <HAL_SPI_Transmit+0xd2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a36:	6863      	ldr	r3, [r4, #4]
 8003a38:	b10b      	cbz	r3, 8003a3e <HAL_SPI_Transmit+0x102>
 8003a3a:	2d01      	cmp	r5, #1
 8003a3c:	d130      	bne.n	8003aa0 <HAL_SPI_Transmit+0x164>
      if (hspi->TxXferCount > 1U)
 8003a3e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d90b      	bls.n	8003a5e <HAL_SPI_Transmit+0x122>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003a48:	6823      	ldr	r3, [r4, #0]
 8003a4a:	8812      	ldrh	r2, [r2, #0]
 8003a4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a4e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a50:	3302      	adds	r3, #2
 8003a52:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003a54:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a56:	3b02      	subs	r3, #2
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003a5c:	e020      	b.n	8003aa0 <HAL_SPI_Transmit+0x164>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a5e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003a60:	6823      	ldr	r3, [r4, #0]
 8003a62:	7812      	ldrb	r2, [r2, #0]
 8003a64:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8003a66:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a68:	3301      	adds	r3, #1
 8003a6a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003a6c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003a74:	e014      	b.n	8003aa0 <HAL_SPI_Transmit+0x164>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8003a7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a7e:	3301      	adds	r3, #1
 8003a80:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8003a82:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a84:	3b01      	subs	r3, #1
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003a8a:	e009      	b.n	8003aa0 <HAL_SPI_Transmit+0x164>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a8c:	f7fd fac2 	bl	8001014 <HAL_GetTick>
 8003a90:	1bc0      	subs	r0, r0, r7
 8003a92:	42b0      	cmp	r0, r6
 8003a94:	d302      	bcc.n	8003a9c <HAL_SPI_Transmit+0x160>
 8003a96:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003a9a:	d135      	bne.n	8003b08 <HAL_SPI_Transmit+0x1cc>
 8003a9c:	2e00      	cmp	r6, #0
 8003a9e:	d035      	beq.n	8003b0c <HAL_SPI_Transmit+0x1d0>
    while (hspi->TxXferCount > 0U)
 8003aa0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	b19b      	cbz	r3, 8003ace <HAL_SPI_Transmit+0x192>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003aa6:	6822      	ldr	r2, [r4, #0]
 8003aa8:	6893      	ldr	r3, [r2, #8]
 8003aaa:	f013 0f02 	tst.w	r3, #2
 8003aae:	d0ed      	beq.n	8003a8c <HAL_SPI_Transmit+0x150>
        if (hspi->TxXferCount > 1U)
 8003ab0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d9de      	bls.n	8003a76 <HAL_SPI_Transmit+0x13a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ab8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003abe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003ac4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003ac6:	3b02      	subs	r3, #2
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003acc:	e7e8      	b.n	8003aa0 <HAL_SPI_Transmit+0x164>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ace:	463a      	mov	r2, r7
 8003ad0:	4631      	mov	r1, r6
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f7ff fea2 	bl	800381c <SPI_EndRxTxTransaction>
 8003ad8:	b108      	cbz	r0, 8003ade <HAL_SPI_Transmit+0x1a2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ada:	2320      	movs	r3, #32
 8003adc:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ade:	68a3      	ldr	r3, [r4, #8]
 8003ae0:	b933      	cbnz	r3, 8003af0 <HAL_SPI_Transmit+0x1b4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ae2:	9301      	str	r3, [sp, #4]
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	68da      	ldr	r2, [r3, #12]
 8003ae8:	9201      	str	r2, [sp, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	9301      	str	r3, [sp, #4]
 8003aee:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003af0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003af2:	b96b      	cbnz	r3, 8003b10 <HAL_SPI_Transmit+0x1d4>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003af4:	2000      	movs	r0, #0
 8003af6:	e739      	b.n	800396c <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8003af8:	2001      	movs	r0, #1
 8003afa:	e737      	b.n	800396c <HAL_SPI_Transmit+0x30>
 8003afc:	2001      	movs	r0, #1
 8003afe:	e735      	b.n	800396c <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8003b00:	2003      	movs	r0, #3
 8003b02:	e733      	b.n	800396c <HAL_SPI_Transmit+0x30>
 8003b04:	2003      	movs	r0, #3
 8003b06:	e731      	b.n	800396c <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8003b08:	2003      	movs	r0, #3
 8003b0a:	e72f      	b.n	800396c <HAL_SPI_Transmit+0x30>
 8003b0c:	2003      	movs	r0, #3
 8003b0e:	e72d      	b.n	800396c <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8003b10:	2001      	movs	r0, #1
 8003b12:	e72b      	b.n	800396c <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 8003b14:	2002      	movs	r0, #2
 8003b16:	e72f      	b.n	8003978 <HAL_SPI_Transmit+0x3c>

08003b18 <HAL_SPI_ErrorCallback>:
}
 8003b18:	4770      	bx	lr
	...

08003b1c <HAL_SPI_IRQHandler>:
{
 8003b1c:	b530      	push	{r4, r5, lr}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8003b22:	6802      	ldr	r2, [r0, #0]
 8003b24:	6850      	ldr	r0, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8003b26:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003b28:	f3c3 1180 	ubfx	r1, r3, #6, #1
 8003b2c:	b949      	cbnz	r1, 8003b42 <HAL_SPI_IRQHandler+0x26>
 8003b2e:	f013 0f01 	tst.w	r3, #1
 8003b32:	d006      	beq.n	8003b42 <HAL_SPI_IRQHandler+0x26>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003b34:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003b38:	d003      	beq.n	8003b42 <HAL_SPI_IRQHandler+0x26>
    hspi->RxISR(hspi);
 8003b3a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003b3c:	4620      	mov	r0, r4
 8003b3e:	4798      	blx	r3
    return;
 8003b40:	e008      	b.n	8003b54 <HAL_SPI_IRQHandler+0x38>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003b42:	f013 0f02 	tst.w	r3, #2
 8003b46:	d007      	beq.n	8003b58 <HAL_SPI_IRQHandler+0x3c>
 8003b48:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003b4c:	d004      	beq.n	8003b58 <HAL_SPI_IRQHandler+0x3c>
    hspi->TxISR(hspi);
 8003b4e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003b50:	4620      	mov	r0, r4
 8003b52:	4798      	blx	r3
}
 8003b54:	b005      	add	sp, #20
 8003b56:	bd30      	pop	{r4, r5, pc}
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b58:	f3c3 1540 	ubfx	r5, r3, #5, #1
 8003b5c:	b91d      	cbnz	r5, 8003b66 <HAL_SPI_IRQHandler+0x4a>
 8003b5e:	b911      	cbnz	r1, 8003b66 <HAL_SPI_IRQHandler+0x4a>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003b60:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003b64:	d0f6      	beq.n	8003b54 <HAL_SPI_IRQHandler+0x38>
 8003b66:	f010 0f20 	tst.w	r0, #32
 8003b6a:	d0f3      	beq.n	8003b54 <HAL_SPI_IRQHandler+0x38>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b6c:	b179      	cbz	r1, 8003b8e <HAL_SPI_IRQHandler+0x72>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003b6e:	f894 105d 	ldrb.w	r1, [r4, #93]	; 0x5d
 8003b72:	b2c9      	uxtb	r1, r1
 8003b74:	2903      	cmp	r1, #3
 8003b76:	d053      	beq.n	8003c20 <HAL_SPI_IRQHandler+0x104>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003b78:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003b7a:	f041 0104 	orr.w	r1, r1, #4
 8003b7e:	6621      	str	r1, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b80:	2100      	movs	r1, #0
 8003b82:	9100      	str	r1, [sp, #0]
 8003b84:	68d1      	ldr	r1, [r2, #12]
 8003b86:	9100      	str	r1, [sp, #0]
 8003b88:	6891      	ldr	r1, [r2, #8]
 8003b8a:	9100      	str	r1, [sp, #0]
 8003b8c:	9900      	ldr	r1, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003b8e:	b165      	cbz	r5, 8003baa <HAL_SPI_IRQHandler+0x8e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003b90:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003b92:	f041 0101 	orr.w	r1, r1, #1
 8003b96:	6621      	str	r1, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003b98:	2100      	movs	r1, #0
 8003b9a:	9102      	str	r1, [sp, #8]
 8003b9c:	6891      	ldr	r1, [r2, #8]
 8003b9e:	9102      	str	r1, [sp, #8]
 8003ba0:	6811      	ldr	r1, [r2, #0]
 8003ba2:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8003ba6:	6011      	str	r1, [r2, #0]
 8003ba8:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003baa:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003bae:	d009      	beq.n	8003bc4 <HAL_SPI_IRQHandler+0xa8>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003bb0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003bb2:	f043 0308 	orr.w	r3, r3, #8
 8003bb6:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003bb8:	2300      	movs	r3, #0
 8003bba:	9303      	str	r3, [sp, #12]
 8003bbc:	6823      	ldr	r3, [r4, #0]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	9303      	str	r3, [sp, #12]
 8003bc2:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bc4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0c4      	beq.n	8003b54 <HAL_SPI_IRQHandler+0x38>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003bca:	6822      	ldr	r2, [r4, #0]
 8003bcc:	6853      	ldr	r3, [r2, #4]
 8003bce:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003bd2:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003bda:	f010 0f03 	tst.w	r0, #3
 8003bde:	d027      	beq.n	8003c30 <HAL_SPI_IRQHandler+0x114>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003be0:	6822      	ldr	r2, [r4, #0]
 8003be2:	6853      	ldr	r3, [r2, #4]
 8003be4:	f023 0303 	bic.w	r3, r3, #3
 8003be8:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8003bea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003bec:	b14b      	cbz	r3, 8003c02 <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003bee:	4a12      	ldr	r2, [pc, #72]	; (8003c38 <HAL_SPI_IRQHandler+0x11c>)
 8003bf0:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003bf2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bf4:	f7fd ffa6 	bl	8001b44 <HAL_DMA_Abort_IT>
 8003bf8:	b118      	cbz	r0, 8003c02 <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003bfa:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003bfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c00:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003c02:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d0a5      	beq.n	8003b54 <HAL_SPI_IRQHandler+0x38>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c08:	4a0b      	ldr	r2, [pc, #44]	; (8003c38 <HAL_SPI_IRQHandler+0x11c>)
 8003c0a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003c0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003c0e:	f7fd ff99 	bl	8001b44 <HAL_DMA_Abort_IT>
 8003c12:	2800      	cmp	r0, #0
 8003c14:	d09e      	beq.n	8003b54 <HAL_SPI_IRQHandler+0x38>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c16:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c1c:	6623      	str	r3, [r4, #96]	; 0x60
 8003c1e:	e799      	b.n	8003b54 <HAL_SPI_IRQHandler+0x38>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c20:	2300      	movs	r3, #0
 8003c22:	9301      	str	r3, [sp, #4]
 8003c24:	68d3      	ldr	r3, [r2, #12]
 8003c26:	9301      	str	r3, [sp, #4]
 8003c28:	6893      	ldr	r3, [r2, #8]
 8003c2a:	9301      	str	r3, [sp, #4]
 8003c2c:	9b01      	ldr	r3, [sp, #4]
        return;
 8003c2e:	e791      	b.n	8003b54 <HAL_SPI_IRQHandler+0x38>
        HAL_SPI_ErrorCallback(hspi);
 8003c30:	4620      	mov	r0, r4
 8003c32:	f7ff ff71 	bl	8003b18 <HAL_SPI_ErrorCallback>
 8003c36:	e78d      	b.n	8003b54 <HAL_SPI_IRQHandler+0x38>
 8003c38:	08003c3d 	.word	0x08003c3d

08003c3c <SPI_DMAAbortOnError>:
{
 8003c3c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003c3e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8003c46:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8003c48:	f7ff ff66 	bl	8003b18 <HAL_SPI_ErrorCallback>
}
 8003c4c:	bd08      	pop	{r3, pc}
	...

08003c50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c50:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c52:	6a03      	ldr	r3, [r0, #32]
 8003c54:	f023 0301 	bic.w	r3, r3, #1
 8003c58:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c5a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c5c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c5e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c60:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c64:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c68:	680d      	ldr	r5, [r1, #0]
 8003c6a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c6c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c70:	688d      	ldr	r5, [r1, #8]
 8003c72:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c74:	4d18      	ldr	r5, [pc, #96]	; (8003cd8 <TIM_OC1_SetConfig+0x88>)
 8003c76:	42a8      	cmp	r0, r5
 8003c78:	d00b      	beq.n	8003c92 <TIM_OC1_SetConfig+0x42>
 8003c7a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003c7e:	42a8      	cmp	r0, r5
 8003c80:	d007      	beq.n	8003c92 <TIM_OC1_SetConfig+0x42>
 8003c82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c86:	42a8      	cmp	r0, r5
 8003c88:	d003      	beq.n	8003c92 <TIM_OC1_SetConfig+0x42>
 8003c8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c8e:	42a8      	cmp	r0, r5
 8003c90:	d105      	bne.n	8003c9e <TIM_OC1_SetConfig+0x4e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c92:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c96:	68cd      	ldr	r5, [r1, #12]
 8003c98:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c9a:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c9e:	4d0e      	ldr	r5, [pc, #56]	; (8003cd8 <TIM_OC1_SetConfig+0x88>)
 8003ca0:	42a8      	cmp	r0, r5
 8003ca2:	d00b      	beq.n	8003cbc <TIM_OC1_SetConfig+0x6c>
 8003ca4:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003ca8:	42a8      	cmp	r0, r5
 8003caa:	d007      	beq.n	8003cbc <TIM_OC1_SetConfig+0x6c>
 8003cac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003cb0:	42a8      	cmp	r0, r5
 8003cb2:	d003      	beq.n	8003cbc <TIM_OC1_SetConfig+0x6c>
 8003cb4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003cb8:	42a8      	cmp	r0, r5
 8003cba:	d105      	bne.n	8003cc8 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003cbc:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003cc0:	694c      	ldr	r4, [r1, #20]
 8003cc2:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003cc4:	698d      	ldr	r5, [r1, #24]
 8003cc6:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cc8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cca:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ccc:	684a      	ldr	r2, [r1, #4]
 8003cce:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cd0:	6203      	str	r3, [r0, #32]
}
 8003cd2:	bc30      	pop	{r4, r5}
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	40012c00 	.word	0x40012c00

08003cdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cdc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cde:	6a03      	ldr	r3, [r0, #32]
 8003ce0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ce4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ce6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ce8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cea:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003cec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003cf0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cf4:	680d      	ldr	r5, [r1, #0]
 8003cf6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cf8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003cfc:	688d      	ldr	r5, [r1, #8]
 8003cfe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d02:	4d14      	ldr	r5, [pc, #80]	; (8003d54 <TIM_OC3_SetConfig+0x78>)
 8003d04:	42a8      	cmp	r0, r5
 8003d06:	d01d      	beq.n	8003d44 <TIM_OC3_SetConfig+0x68>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d08:	4d12      	ldr	r5, [pc, #72]	; (8003d54 <TIM_OC3_SetConfig+0x78>)
 8003d0a:	42a8      	cmp	r0, r5
 8003d0c:	d00b      	beq.n	8003d26 <TIM_OC3_SetConfig+0x4a>
 8003d0e:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003d12:	42a8      	cmp	r0, r5
 8003d14:	d007      	beq.n	8003d26 <TIM_OC3_SetConfig+0x4a>
 8003d16:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003d1a:	42a8      	cmp	r0, r5
 8003d1c:	d003      	beq.n	8003d26 <TIM_OC3_SetConfig+0x4a>
 8003d1e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003d22:	42a8      	cmp	r0, r5
 8003d24:	d107      	bne.n	8003d36 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d26:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d2a:	694d      	ldr	r5, [r1, #20]
 8003d2c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d30:	698d      	ldr	r5, [r1, #24]
 8003d32:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d36:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d38:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d3a:	684a      	ldr	r2, [r1, #4]
 8003d3c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d3e:	6203      	str	r3, [r0, #32]
}
 8003d40:	bc30      	pop	{r4, r5}
 8003d42:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d48:	68cd      	ldr	r5, [r1, #12]
 8003d4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d52:	e7d9      	b.n	8003d08 <TIM_OC3_SetConfig+0x2c>
 8003d54:	40012c00 	.word	0x40012c00

08003d58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d58:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d5a:	6a03      	ldr	r3, [r0, #32]
 8003d5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d60:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d62:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d64:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d66:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d6c:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d70:	680d      	ldr	r5, [r1, #0]
 8003d72:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d7a:	688d      	ldr	r5, [r1, #8]
 8003d7c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d80:	4d0d      	ldr	r5, [pc, #52]	; (8003db8 <TIM_OC4_SetConfig+0x60>)
 8003d82:	42a8      	cmp	r0, r5
 8003d84:	d00b      	beq.n	8003d9e <TIM_OC4_SetConfig+0x46>
 8003d86:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003d8a:	42a8      	cmp	r0, r5
 8003d8c:	d007      	beq.n	8003d9e <TIM_OC4_SetConfig+0x46>
 8003d8e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003d92:	42a8      	cmp	r0, r5
 8003d94:	d003      	beq.n	8003d9e <TIM_OC4_SetConfig+0x46>
 8003d96:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003d9a:	42a8      	cmp	r0, r5
 8003d9c:	d104      	bne.n	8003da8 <TIM_OC4_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d9e:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003da2:	694d      	ldr	r5, [r1, #20]
 8003da4:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003da8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003daa:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dac:	684b      	ldr	r3, [r1, #4]
 8003dae:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003db0:	6202      	str	r2, [r0, #32]
}
 8003db2:	bc30      	pop	{r4, r5}
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	40012c00 	.word	0x40012c00

08003dbc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003dbc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003dbe:	6a03      	ldr	r3, [r0, #32]
 8003dc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dc4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dc6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dc8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003dca:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003dcc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003dd0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dd4:	680d      	ldr	r5, [r1, #0]
 8003dd6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003dd8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003ddc:	688d      	ldr	r5, [r1, #8]
 8003dde:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003de2:	4d0d      	ldr	r5, [pc, #52]	; (8003e18 <TIM_OC5_SetConfig+0x5c>)
 8003de4:	42a8      	cmp	r0, r5
 8003de6:	d00b      	beq.n	8003e00 <TIM_OC5_SetConfig+0x44>
 8003de8:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003dec:	42a8      	cmp	r0, r5
 8003dee:	d007      	beq.n	8003e00 <TIM_OC5_SetConfig+0x44>
 8003df0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003df4:	42a8      	cmp	r0, r5
 8003df6:	d003      	beq.n	8003e00 <TIM_OC5_SetConfig+0x44>
 8003df8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003dfc:	42a8      	cmp	r0, r5
 8003dfe:	d104      	bne.n	8003e0a <TIM_OC5_SetConfig+0x4e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003e00:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003e04:	694d      	ldr	r5, [r1, #20]
 8003e06:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e0a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003e0c:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003e0e:	684a      	ldr	r2, [r1, #4]
 8003e10:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e12:	6203      	str	r3, [r0, #32]
}
 8003e14:	bc30      	pop	{r4, r5}
 8003e16:	4770      	bx	lr
 8003e18:	40012c00 	.word	0x40012c00

08003e1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003e1c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003e1e:	6a03      	ldr	r3, [r0, #32]
 8003e20:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003e24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e26:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e28:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003e2a:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003e2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e34:	680d      	ldr	r5, [r1, #0]
 8003e36:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003e3a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003e3e:	688d      	ldr	r5, [r1, #8]
 8003e40:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e44:	4d0d      	ldr	r5, [pc, #52]	; (8003e7c <TIM_OC6_SetConfig+0x60>)
 8003e46:	42a8      	cmp	r0, r5
 8003e48:	d00b      	beq.n	8003e62 <TIM_OC6_SetConfig+0x46>
 8003e4a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003e4e:	42a8      	cmp	r0, r5
 8003e50:	d007      	beq.n	8003e62 <TIM_OC6_SetConfig+0x46>
 8003e52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003e56:	42a8      	cmp	r0, r5
 8003e58:	d003      	beq.n	8003e62 <TIM_OC6_SetConfig+0x46>
 8003e5a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003e5e:	42a8      	cmp	r0, r5
 8003e60:	d104      	bne.n	8003e6c <TIM_OC6_SetConfig+0x50>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003e62:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003e66:	694d      	ldr	r5, [r1, #20]
 8003e68:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e6c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003e6e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003e70:	684b      	ldr	r3, [r1, #4]
 8003e72:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e74:	6202      	str	r2, [r0, #32]
}
 8003e76:	bc30      	pop	{r4, r5}
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40012c00 	.word	0x40012c00

08003e80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e80:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e82:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e84:	6a04      	ldr	r4, [r0, #32]
 8003e86:	f024 0401 	bic.w	r4, r4, #1
 8003e8a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e8c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e8e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e92:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e96:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8003e9a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e9c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003e9e:	6203      	str	r3, [r0, #32]
}
 8003ea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ea6:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ea8:	6a03      	ldr	r3, [r0, #32]
 8003eaa:	f023 0310 	bic.w	r3, r3, #16
 8003eae:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eb0:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003eb2:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003eb4:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003eb8:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ebc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ec0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ec4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003ec6:	6203      	str	r3, [r0, #32]
}
 8003ec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ece:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ed0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed4:	4319      	orrs	r1, r3
 8003ed6:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eda:	6081      	str	r1, [r0, #8]
}
 8003edc:	4770      	bx	lr
	...

08003ee0 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ee6:	6802      	ldr	r2, [r0, #0]
 8003ee8:	6891      	ldr	r1, [r2, #8]
 8003eea:	4b08      	ldr	r3, [pc, #32]	; (8003f0c <HAL_TIM_Base_Start+0x2c>)
 8003eec:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eee:	2b06      	cmp	r3, #6
 8003ef0:	d006      	beq.n	8003f00 <HAL_TIM_Base_Start+0x20>
 8003ef2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ef6:	d003      	beq.n	8003f00 <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 8003ef8:	6813      	ldr	r3, [r2, #0]
 8003efa:	f043 0301 	orr.w	r3, r3, #1
 8003efe:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003f00:	2301      	movs	r3, #1
 8003f02:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8003f06:	2000      	movs	r0, #0
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	00010007 	.word	0x00010007

08003f10 <HAL_TIM_Base_Stop>:
  htim->State = HAL_TIM_STATE_BUSY;
 8003f10:	2302      	movs	r3, #2
 8003f12:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003f16:	6803      	ldr	r3, [r0, #0]
 8003f18:	6a19      	ldr	r1, [r3, #32]
 8003f1a:	f241 1211 	movw	r2, #4369	; 0x1111
 8003f1e:	4211      	tst	r1, r2
 8003f20:	d108      	bne.n	8003f34 <HAL_TIM_Base_Stop+0x24>
 8003f22:	6a19      	ldr	r1, [r3, #32]
 8003f24:	f240 4244 	movw	r2, #1092	; 0x444
 8003f28:	4211      	tst	r1, r2
 8003f2a:	d103      	bne.n	8003f34 <HAL_TIM_Base_Stop+0x24>
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	f022 0201 	bic.w	r2, r2, #1
 8003f32:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003f34:	2301      	movs	r3, #1
 8003f36:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	4770      	bx	lr
	...

08003f40 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f40:	6802      	ldr	r2, [r0, #0]
 8003f42:	68d3      	ldr	r3, [r2, #12]
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f4a:	6802      	ldr	r2, [r0, #0]
 8003f4c:	6891      	ldr	r1, [r2, #8]
 8003f4e:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <HAL_TIM_Base_Start_IT+0x28>)
 8003f50:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f52:	2b06      	cmp	r3, #6
 8003f54:	d006      	beq.n	8003f64 <HAL_TIM_Base_Start_IT+0x24>
 8003f56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f5a:	d003      	beq.n	8003f64 <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 8003f5c:	6813      	ldr	r3, [r2, #0]
 8003f5e:	f043 0301 	orr.w	r3, r3, #1
 8003f62:	6013      	str	r3, [r2, #0]
}
 8003f64:	2000      	movs	r0, #0
 8003f66:	4770      	bx	lr
 8003f68:	00010007 	.word	0x00010007

08003f6c <HAL_TIM_OC_MspInit>:
}
 8003f6c:	4770      	bx	lr

08003f6e <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003f6e:	4770      	bx	lr

08003f70 <HAL_TIM_IC_CaptureCallback>:
}
 8003f70:	4770      	bx	lr

08003f72 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003f72:	4770      	bx	lr

08003f74 <HAL_TIM_TriggerCallback>:
}
 8003f74:	4770      	bx	lr

08003f76 <HAL_TIM_IRQHandler>:
{
 8003f76:	b510      	push	{r4, lr}
 8003f78:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f7a:	6803      	ldr	r3, [r0, #0]
 8003f7c:	691a      	ldr	r2, [r3, #16]
 8003f7e:	f012 0f02 	tst.w	r2, #2
 8003f82:	d011      	beq.n	8003fa8 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	f012 0f02 	tst.w	r2, #2
 8003f8a:	d00d      	beq.n	8003fa8 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f8c:	f06f 0202 	mvn.w	r2, #2
 8003f90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f92:	2301      	movs	r3, #1
 8003f94:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f96:	6803      	ldr	r3, [r0, #0]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	f013 0f03 	tst.w	r3, #3
 8003f9e:	d079      	beq.n	8004094 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8003fa0:	f7ff ffe6 	bl	8003f70 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	f012 0f04 	tst.w	r2, #4
 8003fb0:	d012      	beq.n	8003fd8 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003fb2:	68da      	ldr	r2, [r3, #12]
 8003fb4:	f012 0f04 	tst.w	r2, #4
 8003fb8:	d00e      	beq.n	8003fd8 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fba:	f06f 0204 	mvn.w	r2, #4
 8003fbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003fcc:	d068      	beq.n	80040a0 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003fce:	4620      	mov	r0, r4
 8003fd0:	f7ff ffce 	bl	8003f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003fd8:	6823      	ldr	r3, [r4, #0]
 8003fda:	691a      	ldr	r2, [r3, #16]
 8003fdc:	f012 0f08 	tst.w	r2, #8
 8003fe0:	d012      	beq.n	8004008 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	f012 0f08 	tst.w	r2, #8
 8003fe8:	d00e      	beq.n	8004008 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fea:	f06f 0208 	mvn.w	r2, #8
 8003fee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ff0:	2304      	movs	r3, #4
 8003ff2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ff4:	6823      	ldr	r3, [r4, #0]
 8003ff6:	69db      	ldr	r3, [r3, #28]
 8003ff8:	f013 0f03 	tst.w	r3, #3
 8003ffc:	d057      	beq.n	80040ae <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8003ffe:	4620      	mov	r0, r4
 8004000:	f7ff ffb6 	bl	8003f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004004:	2300      	movs	r3, #0
 8004006:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004008:	6823      	ldr	r3, [r4, #0]
 800400a:	691a      	ldr	r2, [r3, #16]
 800400c:	f012 0f10 	tst.w	r2, #16
 8004010:	d012      	beq.n	8004038 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004012:	68da      	ldr	r2, [r3, #12]
 8004014:	f012 0f10 	tst.w	r2, #16
 8004018:	d00e      	beq.n	8004038 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800401a:	f06f 0210 	mvn.w	r2, #16
 800401e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004020:	2308      	movs	r3, #8
 8004022:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004024:	6823      	ldr	r3, [r4, #0]
 8004026:	69db      	ldr	r3, [r3, #28]
 8004028:	f413 7f40 	tst.w	r3, #768	; 0x300
 800402c:	d046      	beq.n	80040bc <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800402e:	4620      	mov	r0, r4
 8004030:	f7ff ff9e 	bl	8003f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004034:	2300      	movs	r3, #0
 8004036:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004038:	6823      	ldr	r3, [r4, #0]
 800403a:	691a      	ldr	r2, [r3, #16]
 800403c:	f012 0f01 	tst.w	r2, #1
 8004040:	d003      	beq.n	800404a <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	f012 0f01 	tst.w	r2, #1
 8004048:	d13f      	bne.n	80040ca <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800404a:	6823      	ldr	r3, [r4, #0]
 800404c:	691a      	ldr	r2, [r3, #16]
 800404e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004052:	d003      	beq.n	800405c <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004054:	68da      	ldr	r2, [r3, #12]
 8004056:	f012 0f80 	tst.w	r2, #128	; 0x80
 800405a:	d13d      	bne.n	80040d8 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800405c:	6823      	ldr	r3, [r4, #0]
 800405e:	691a      	ldr	r2, [r3, #16]
 8004060:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004064:	d003      	beq.n	800406e <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	f012 0f80 	tst.w	r2, #128	; 0x80
 800406c:	d13b      	bne.n	80040e6 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800406e:	6823      	ldr	r3, [r4, #0]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004076:	d003      	beq.n	8004080 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004078:	68da      	ldr	r2, [r3, #12]
 800407a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800407e:	d139      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004080:	6823      	ldr	r3, [r4, #0]
 8004082:	691a      	ldr	r2, [r3, #16]
 8004084:	f012 0f20 	tst.w	r2, #32
 8004088:	d003      	beq.n	8004092 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800408a:	68da      	ldr	r2, [r3, #12]
 800408c:	f012 0f20 	tst.w	r2, #32
 8004090:	d137      	bne.n	8004102 <HAL_TIM_IRQHandler+0x18c>
}
 8004092:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004094:	f7ff ff6b 	bl	8003f6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004098:	4620      	mov	r0, r4
 800409a:	f7ff ff6a 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
 800409e:	e781      	b.n	8003fa4 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040a0:	4620      	mov	r0, r4
 80040a2:	f7ff ff64 	bl	8003f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040a6:	4620      	mov	r0, r4
 80040a8:	f7ff ff63 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
 80040ac:	e792      	b.n	8003fd4 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ae:	4620      	mov	r0, r4
 80040b0:	f7ff ff5d 	bl	8003f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b4:	4620      	mov	r0, r4
 80040b6:	f7ff ff5c 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
 80040ba:	e7a3      	b.n	8004004 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040bc:	4620      	mov	r0, r4
 80040be:	f7ff ff56 	bl	8003f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c2:	4620      	mov	r0, r4
 80040c4:	f7ff ff55 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
 80040c8:	e7b4      	b.n	8004034 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040ca:	f06f 0201 	mvn.w	r2, #1
 80040ce:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80040d0:	4620      	mov	r0, r4
 80040d2:	f7fc fb7b 	bl	80007cc <HAL_TIM_PeriodElapsedCallback>
 80040d6:	e7b8      	b.n	800404a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040dc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80040de:	4620      	mov	r0, r4
 80040e0:	f000 f9b7 	bl	8004452 <HAL_TIMEx_BreakCallback>
 80040e4:	e7ba      	b.n	800405c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80040e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80040ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80040ec:	4620      	mov	r0, r4
 80040ee:	f000 f9b1 	bl	8004454 <HAL_TIMEx_Break2Callback>
 80040f2:	e7bc      	b.n	800406e <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040f8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80040fa:	4620      	mov	r0, r4
 80040fc:	f7ff ff3a 	bl	8003f74 <HAL_TIM_TriggerCallback>
 8004100:	e7be      	b.n	8004080 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004102:	f06f 0220 	mvn.w	r2, #32
 8004106:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004108:	4620      	mov	r0, r4
 800410a:	f000 f9a1 	bl	8004450 <HAL_TIMEx_CommutCallback>
}
 800410e:	e7c0      	b.n	8004092 <HAL_TIM_IRQHandler+0x11c>

08004110 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8004110:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004112:	4a1e      	ldr	r2, [pc, #120]	; (800418c <TIM_Base_SetConfig+0x7c>)
 8004114:	4290      	cmp	r0, r2
 8004116:	d002      	beq.n	800411e <TIM_Base_SetConfig+0xe>
 8004118:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800411c:	d103      	bne.n	8004126 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800411e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004122:	684a      	ldr	r2, [r1, #4]
 8004124:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004126:	4a19      	ldr	r2, [pc, #100]	; (800418c <TIM_Base_SetConfig+0x7c>)
 8004128:	4290      	cmp	r0, r2
 800412a:	d00e      	beq.n	800414a <TIM_Base_SetConfig+0x3a>
 800412c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004130:	d00b      	beq.n	800414a <TIM_Base_SetConfig+0x3a>
 8004132:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004136:	4290      	cmp	r0, r2
 8004138:	d007      	beq.n	800414a <TIM_Base_SetConfig+0x3a>
 800413a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800413e:	4290      	cmp	r0, r2
 8004140:	d003      	beq.n	800414a <TIM_Base_SetConfig+0x3a>
 8004142:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004146:	4290      	cmp	r0, r2
 8004148:	d103      	bne.n	8004152 <TIM_Base_SetConfig+0x42>
    tmpcr1 &= ~TIM_CR1_CKD;
 800414a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800414e:	68ca      	ldr	r2, [r1, #12]
 8004150:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004156:	694a      	ldr	r2, [r1, #20]
 8004158:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800415a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800415c:	688b      	ldr	r3, [r1, #8]
 800415e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004160:	680b      	ldr	r3, [r1, #0]
 8004162:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004164:	4b09      	ldr	r3, [pc, #36]	; (800418c <TIM_Base_SetConfig+0x7c>)
 8004166:	4298      	cmp	r0, r3
 8004168:	d00b      	beq.n	8004182 <TIM_Base_SetConfig+0x72>
 800416a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800416e:	4298      	cmp	r0, r3
 8004170:	d007      	beq.n	8004182 <TIM_Base_SetConfig+0x72>
 8004172:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004176:	4298      	cmp	r0, r3
 8004178:	d003      	beq.n	8004182 <TIM_Base_SetConfig+0x72>
 800417a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800417e:	4298      	cmp	r0, r3
 8004180:	d101      	bne.n	8004186 <TIM_Base_SetConfig+0x76>
    TIMx->RCR = Structure->RepetitionCounter;
 8004182:	690b      	ldr	r3, [r1, #16]
 8004184:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004186:	2301      	movs	r3, #1
 8004188:	6143      	str	r3, [r0, #20]
}
 800418a:	4770      	bx	lr
 800418c:	40012c00 	.word	0x40012c00

08004190 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8004190:	b1a8      	cbz	r0, 80041be <HAL_TIM_Base_Init+0x2e>
{
 8004192:	b510      	push	{r4, lr}
 8004194:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004196:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800419a:	b15b      	cbz	r3, 80041b4 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800419c:	2302      	movs	r3, #2
 800419e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041a2:	1d21      	adds	r1, r4, #4
 80041a4:	6820      	ldr	r0, [r4, #0]
 80041a6:	f7ff ffb3 	bl	8004110 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80041aa:	2301      	movs	r3, #1
 80041ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80041b0:	2000      	movs	r0, #0
}
 80041b2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80041b4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80041b8:	f7fc feb4 	bl	8000f24 <HAL_TIM_Base_MspInit>
 80041bc:	e7ee      	b.n	800419c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80041be:	2001      	movs	r0, #1
}
 80041c0:	4770      	bx	lr

080041c2 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80041c2:	b1a8      	cbz	r0, 80041f0 <HAL_TIM_OC_Init+0x2e>
{
 80041c4:	b510      	push	{r4, lr}
 80041c6:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80041c8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80041cc:	b15b      	cbz	r3, 80041e6 <HAL_TIM_OC_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80041ce:	2302      	movs	r3, #2
 80041d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80041d4:	1d21      	adds	r1, r4, #4
 80041d6:	6820      	ldr	r0, [r4, #0]
 80041d8:	f7ff ff9a 	bl	8004110 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80041dc:	2301      	movs	r3, #1
 80041de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80041e2:	2000      	movs	r0, #0
}
 80041e4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80041e6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80041ea:	f7ff febf 	bl	8003f6c <HAL_TIM_OC_MspInit>
 80041ee:	e7ee      	b.n	80041ce <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 80041f0:	2001      	movs	r0, #1
}
 80041f2:	4770      	bx	lr

080041f4 <TIM_OC2_SetConfig>:
{
 80041f4:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041f6:	6a03      	ldr	r3, [r0, #32]
 80041f8:	f023 0310 	bic.w	r3, r3, #16
 80041fc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80041fe:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004200:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004202:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004204:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004208:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800420c:	680d      	ldr	r5, [r1, #0]
 800420e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8004212:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004216:	688d      	ldr	r5, [r1, #8]
 8004218:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800421c:	4d14      	ldr	r5, [pc, #80]	; (8004270 <TIM_OC2_SetConfig+0x7c>)
 800421e:	42a8      	cmp	r0, r5
 8004220:	d01d      	beq.n	800425e <TIM_OC2_SetConfig+0x6a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004222:	4d13      	ldr	r5, [pc, #76]	; (8004270 <TIM_OC2_SetConfig+0x7c>)
 8004224:	42a8      	cmp	r0, r5
 8004226:	d00b      	beq.n	8004240 <TIM_OC2_SetConfig+0x4c>
 8004228:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800422c:	42a8      	cmp	r0, r5
 800422e:	d007      	beq.n	8004240 <TIM_OC2_SetConfig+0x4c>
 8004230:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004234:	42a8      	cmp	r0, r5
 8004236:	d003      	beq.n	8004240 <TIM_OC2_SetConfig+0x4c>
 8004238:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800423c:	42a8      	cmp	r0, r5
 800423e:	d107      	bne.n	8004250 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004240:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004244:	694d      	ldr	r5, [r1, #20]
 8004246:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800424a:	698d      	ldr	r5, [r1, #24]
 800424c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8004250:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004252:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004254:	684a      	ldr	r2, [r1, #4]
 8004256:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004258:	6203      	str	r3, [r0, #32]
}
 800425a:	bc30      	pop	{r4, r5}
 800425c:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 800425e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004262:	68cd      	ldr	r5, [r1, #12]
 8004264:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004268:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800426c:	e7d9      	b.n	8004222 <TIM_OC2_SetConfig+0x2e>
 800426e:	bf00      	nop
 8004270:	40012c00 	.word	0x40012c00

08004274 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8004274:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004278:	2b01      	cmp	r3, #1
 800427a:	d034      	beq.n	80042e6 <HAL_TIM_OC_ConfigChannel+0x72>
{
 800427c:	b510      	push	{r4, lr}
 800427e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004280:	2301      	movs	r3, #1
 8004282:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004286:	2302      	movs	r3, #2
 8004288:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800428c:	2a14      	cmp	r2, #20
 800428e:	d80f      	bhi.n	80042b0 <HAL_TIM_OC_ConfigChannel+0x3c>
 8004290:	e8df f002 	tbb	[pc, r2]
 8004294:	0e0e0e0b 	.word	0x0e0e0e0b
 8004298:	0e0e0e15 	.word	0x0e0e0e15
 800429c:	0e0e0e19 	.word	0x0e0e0e19
 80042a0:	0e0e0e1d 	.word	0x0e0e0e1d
 80042a4:	0e0e0e21 	.word	0x0e0e0e21
 80042a8:	25          	.byte	0x25
 80042a9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042aa:	6800      	ldr	r0, [r0, #0]
 80042ac:	f7ff fcd0 	bl	8003c50 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80042b0:	2301      	movs	r3, #1
 80042b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80042b6:	2000      	movs	r0, #0
 80042b8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80042bc:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042be:	6800      	ldr	r0, [r0, #0]
 80042c0:	f7ff ff98 	bl	80041f4 <TIM_OC2_SetConfig>
      break;
 80042c4:	e7f4      	b.n	80042b0 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042c6:	6800      	ldr	r0, [r0, #0]
 80042c8:	f7ff fd08 	bl	8003cdc <TIM_OC3_SetConfig>
      break;
 80042cc:	e7f0      	b.n	80042b0 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042ce:	6800      	ldr	r0, [r0, #0]
 80042d0:	f7ff fd42 	bl	8003d58 <TIM_OC4_SetConfig>
      break;
 80042d4:	e7ec      	b.n	80042b0 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80042d6:	6800      	ldr	r0, [r0, #0]
 80042d8:	f7ff fd70 	bl	8003dbc <TIM_OC5_SetConfig>
      break;
 80042dc:	e7e8      	b.n	80042b0 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042de:	6800      	ldr	r0, [r0, #0]
 80042e0:	f7ff fd9c 	bl	8003e1c <TIM_OC6_SetConfig>
      break;
 80042e4:	e7e4      	b.n	80042b0 <HAL_TIM_OC_ConfigChannel+0x3c>
  __HAL_LOCK(htim);
 80042e6:	2002      	movs	r0, #2
}
 80042e8:	4770      	bx	lr

080042ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042ea:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042ec:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042ee:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042f2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80042f6:	430b      	orrs	r3, r1
 80042f8:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042fa:	6083      	str	r3, [r0, #8]
}
 80042fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004300:	4770      	bx	lr
	...

08004304 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004304:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004308:	2b01      	cmp	r3, #1
 800430a:	d064      	beq.n	80043d6 <HAL_TIM_ConfigClockSource+0xd2>
{
 800430c:	b510      	push	{r4, lr}
 800430e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004310:	2301      	movs	r3, #1
 8004312:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004316:	2302      	movs	r3, #2
 8004318:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800431c:	6802      	ldr	r2, [r0, #0]
 800431e:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004320:	4b2e      	ldr	r3, [pc, #184]	; (80043dc <HAL_TIM_ConfigClockSource+0xd8>)
 8004322:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8004324:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004326:	680b      	ldr	r3, [r1, #0]
 8004328:	2b40      	cmp	r3, #64	; 0x40
 800432a:	d04a      	beq.n	80043c2 <HAL_TIM_ConfigClockSource+0xbe>
 800432c:	d913      	bls.n	8004356 <HAL_TIM_ConfigClockSource+0x52>
 800432e:	2b60      	cmp	r3, #96	; 0x60
 8004330:	d03d      	beq.n	80043ae <HAL_TIM_ConfigClockSource+0xaa>
 8004332:	d91e      	bls.n	8004372 <HAL_TIM_ConfigClockSource+0x6e>
 8004334:	2b70      	cmp	r3, #112	; 0x70
 8004336:	d028      	beq.n	800438a <HAL_TIM_ConfigClockSource+0x86>
 8004338:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800433c:	d130      	bne.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 800433e:	68cb      	ldr	r3, [r1, #12]
 8004340:	684a      	ldr	r2, [r1, #4]
 8004342:	6889      	ldr	r1, [r1, #8]
 8004344:	6820      	ldr	r0, [r4, #0]
 8004346:	f7ff ffd0 	bl	80042ea <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800434a:	6822      	ldr	r2, [r4, #0]
 800434c:	6893      	ldr	r3, [r2, #8]
 800434e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004352:	6093      	str	r3, [r2, #8]
      break;
 8004354:	e024      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8004356:	2b10      	cmp	r3, #16
 8004358:	d006      	beq.n	8004368 <HAL_TIM_ConfigClockSource+0x64>
 800435a:	d904      	bls.n	8004366 <HAL_TIM_ConfigClockSource+0x62>
 800435c:	2b20      	cmp	r3, #32
 800435e:	d003      	beq.n	8004368 <HAL_TIM_ConfigClockSource+0x64>
 8004360:	2b30      	cmp	r3, #48	; 0x30
 8004362:	d001      	beq.n	8004368 <HAL_TIM_ConfigClockSource+0x64>
 8004364:	e01c      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
 8004366:	b9db      	cbnz	r3, 80043a0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004368:	4619      	mov	r1, r3
 800436a:	6820      	ldr	r0, [r4, #0]
 800436c:	f7ff fdaf 	bl	8003ece <TIM_ITRx_SetConfig>
      break;
 8004370:	e016      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8004372:	2b50      	cmp	r3, #80	; 0x50
 8004374:	d114      	bne.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004376:	68ca      	ldr	r2, [r1, #12]
 8004378:	6849      	ldr	r1, [r1, #4]
 800437a:	6820      	ldr	r0, [r4, #0]
 800437c:	f7ff fd80 	bl	8003e80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004380:	2150      	movs	r1, #80	; 0x50
 8004382:	6820      	ldr	r0, [r4, #0]
 8004384:	f7ff fda3 	bl	8003ece <TIM_ITRx_SetConfig>
      break;
 8004388:	e00a      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 800438a:	68cb      	ldr	r3, [r1, #12]
 800438c:	684a      	ldr	r2, [r1, #4]
 800438e:	6889      	ldr	r1, [r1, #8]
 8004390:	6820      	ldr	r0, [r4, #0]
 8004392:	f7ff ffaa 	bl	80042ea <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004396:	6822      	ldr	r2, [r4, #0]
 8004398:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800439a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800439e:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80043a6:	2000      	movs	r0, #0
 80043a8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80043ac:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043ae:	68ca      	ldr	r2, [r1, #12]
 80043b0:	6849      	ldr	r1, [r1, #4]
 80043b2:	6820      	ldr	r0, [r4, #0]
 80043b4:	f7ff fd77 	bl	8003ea6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043b8:	2160      	movs	r1, #96	; 0x60
 80043ba:	6820      	ldr	r0, [r4, #0]
 80043bc:	f7ff fd87 	bl	8003ece <TIM_ITRx_SetConfig>
      break;
 80043c0:	e7ee      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043c2:	68ca      	ldr	r2, [r1, #12]
 80043c4:	6849      	ldr	r1, [r1, #4]
 80043c6:	6820      	ldr	r0, [r4, #0]
 80043c8:	f7ff fd5a 	bl	8003e80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043cc:	2140      	movs	r1, #64	; 0x40
 80043ce:	6820      	ldr	r0, [r4, #0]
 80043d0:	f7ff fd7d 	bl	8003ece <TIM_ITRx_SetConfig>
      break;
 80043d4:	e7e4      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 80043d6:	2002      	movs	r0, #2
}
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	fffe0088 	.word	0xfffe0088

080043e0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d02f      	beq.n	8004448 <HAL_TIMEx_MasterConfigSynchronization+0x68>
{
 80043e8:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80043ea:	2301      	movs	r3, #1
 80043ec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f0:	2302      	movs	r3, #2
 80043f2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043f6:	6802      	ldr	r2, [r0, #0]
 80043f8:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043fa:	6895      	ldr	r5, [r2, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043fc:	4c13      	ldr	r4, [pc, #76]	; (800444c <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 80043fe:	42a2      	cmp	r2, r4
 8004400:	d01d      	beq.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004406:	680c      	ldr	r4, [r1, #0]
 8004408:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800440a:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800440c:	6803      	ldr	r3, [r0, #0]
 800440e:	4a0f      	ldr	r2, [pc, #60]	; (800444c <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d006      	beq.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8004414:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004418:	d003      	beq.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800441a:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800441e:	4293      	cmp	r3, r2
 8004420:	d104      	bne.n	800442c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004422:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004426:	688a      	ldr	r2, [r1, #8]
 8004428:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800442a:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800442c:	2301      	movs	r3, #1
 800442e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004432:	2300      	movs	r3, #0
 8004434:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004438:	4618      	mov	r0, r3
}
 800443a:	bc30      	pop	{r4, r5}
 800443c:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800443e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004442:	684c      	ldr	r4, [r1, #4]
 8004444:	4323      	orrs	r3, r4
 8004446:	e7dc      	b.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8004448:	2002      	movs	r0, #2
}
 800444a:	4770      	bx	lr
 800444c:	40012c00 	.word	0x40012c00

08004450 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004450:	4770      	bx	lr

08004452 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004452:	4770      	bx	lr

08004454 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004454:	4770      	bx	lr
	...

08004458 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004458:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800445c:	b99b      	cbnz	r3, 8004486 <osKernelInitialize+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800445e:	f3ef 8310 	mrs	r3, PRIMASK
 8004462:	b99b      	cbnz	r3, 800448c <osKernelInitialize+0x34>
 8004464:	4b0c      	ldr	r3, [pc, #48]	; (8004498 <osKernelInitialize+0x40>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2b02      	cmp	r3, #2
 800446a:	d005      	beq.n	8004478 <osKernelInitialize+0x20>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800446c:	b98b      	cbnz	r3, 8004492 <osKernelInitialize+0x3a>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800446e:	4b0a      	ldr	r3, [pc, #40]	; (8004498 <osKernelInitialize+0x40>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004474:	2000      	movs	r0, #0
 8004476:	4770      	bx	lr
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004478:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 800447c:	2a00      	cmp	r2, #0
 800447e:	d0f5      	beq.n	800446c <osKernelInitialize+0x14>
    stat = osErrorISR;
 8004480:	f06f 0005 	mvn.w	r0, #5
 8004484:	4770      	bx	lr
 8004486:	f06f 0005 	mvn.w	r0, #5
 800448a:	4770      	bx	lr
 800448c:	f06f 0005 	mvn.w	r0, #5
 8004490:	4770      	bx	lr
    } else {
      stat = osError;
 8004492:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8004496:	4770      	bx	lr
 8004498:	20000294 	.word	0x20000294

0800449c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800449c:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800449e:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80044a2:	b9b3      	cbnz	r3, 80044d2 <osKernelStart+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044a4:	f3ef 8310 	mrs	r3, PRIMASK
 80044a8:	b9b3      	cbnz	r3, 80044d8 <osKernelStart+0x3c>
 80044aa:	4b0e      	ldr	r3, [pc, #56]	; (80044e4 <osKernelStart+0x48>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d008      	beq.n	80044c4 <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d113      	bne.n	80044de <osKernelStart+0x42>
      KernelState = osKernelRunning;
 80044b6:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <osKernelStart+0x48>)
 80044b8:	2202      	movs	r2, #2
 80044ba:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80044bc:	f001 f904 	bl	80056c8 <vTaskStartScheduler>
      stat = osOK;
 80044c0:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 80044c2:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80044c4:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 80044c8:	2a00      	cmp	r2, #0
 80044ca:	d0f2      	beq.n	80044b2 <osKernelStart+0x16>
    stat = osErrorISR;
 80044cc:	f06f 0005 	mvn.w	r0, #5
 80044d0:	e7f7      	b.n	80044c2 <osKernelStart+0x26>
 80044d2:	f06f 0005 	mvn.w	r0, #5
 80044d6:	e7f4      	b.n	80044c2 <osKernelStart+0x26>
 80044d8:	f06f 0005 	mvn.w	r0, #5
 80044dc:	e7f1      	b.n	80044c2 <osKernelStart+0x26>
      stat = osError;
 80044de:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 80044e2:	e7ee      	b.n	80044c2 <osKernelStart+0x26>
 80044e4:	20000294 	.word	0x20000294

080044e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80044e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ea:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80044ec:	2400      	movs	r4, #0
 80044ee:	9404      	str	r4, [sp, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044f0:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80044f4:	bb4c      	cbnz	r4, 800454a <osThreadNew+0x62>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044f6:	f3ef 8310 	mrs	r3, PRIMASK
 80044fa:	bb33      	cbnz	r3, 800454a <osThreadNew+0x62>
 80044fc:	4b33      	ldr	r3, [pc, #204]	; (80045cc <osThreadNew+0xe4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2b02      	cmp	r3, #2
 8004502:	d025      	beq.n	8004550 <osThreadNew+0x68>
 8004504:	b308      	cbz	r0, 800454a <osThreadNew+0x62>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8004506:	2300      	movs	r3, #0
 8004508:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 800450c:	b392      	cbz	r2, 8004574 <osThreadNew+0x8c>
      if (attr->name != NULL) {
 800450e:	6816      	ldr	r6, [r2, #0]
 8004510:	b31e      	cbz	r6, 800455a <osThreadNew+0x72>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8004512:	6994      	ldr	r4, [r2, #24]
 8004514:	b904      	cbnz	r4, 8004518 <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 8004516:	2418      	movs	r4, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004518:	1e63      	subs	r3, r4, #1
 800451a:	2b37      	cmp	r3, #55	; 0x37
 800451c:	d852      	bhi.n	80045c4 <osThreadNew+0xdc>
 800451e:	6853      	ldr	r3, [r2, #4]
 8004520:	f013 0f01 	tst.w	r3, #1
 8004524:	d150      	bne.n	80045c8 <osThreadNew+0xe0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8004526:	6955      	ldr	r5, [r2, #20]
 8004528:	b1d5      	cbz	r5, 8004560 <osThreadNew+0x78>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800452a:	ea4f 0c95 	mov.w	ip, r5, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800452e:	6893      	ldr	r3, [r2, #8]
 8004530:	b12b      	cbz	r3, 800453e <osThreadNew+0x56>
 8004532:	68d7      	ldr	r7, [r2, #12]
 8004534:	2f5b      	cmp	r7, #91	; 0x5b
 8004536:	d902      	bls.n	800453e <osThreadNew+0x56>
 8004538:	6917      	ldr	r7, [r2, #16]
 800453a:	b107      	cbz	r7, 800453e <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800453c:	bb0d      	cbnz	r5, 8004582 <osThreadNew+0x9a>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800453e:	b193      	cbz	r3, 8004566 <osThreadNew+0x7e>
    mem   = -1;
 8004540:	f04f 35ff 	mov.w	r5, #4294967295
    }
    else {
      mem = 0;
    }

    if (mem == 1) {
 8004544:	2d01      	cmp	r5, #1
 8004546:	d023      	beq.n	8004590 <osThreadNew+0xa8>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8004548:	b375      	cbz	r5, 80045a8 <osThreadNew+0xc0>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800454a:	9804      	ldr	r0, [sp, #16]
}
 800454c:	b007      	add	sp, #28
 800454e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004550:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1f8      	bne.n	800454a <osThreadNew+0x62>
 8004558:	e7d4      	b.n	8004504 <osThreadNew+0x1c>
    name  = &empty;
 800455a:	f10d 0617 	add.w	r6, sp, #23
 800455e:	e7d8      	b.n	8004512 <osThreadNew+0x2a>
    stack = configMINIMAL_STACK_SIZE;
 8004560:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8004564:	e7e3      	b.n	800452e <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004566:	68d3      	ldr	r3, [r2, #12]
 8004568:	b96b      	cbnz	r3, 8004586 <osThreadNew+0x9e>
 800456a:	6913      	ldr	r3, [r2, #16]
 800456c:	b173      	cbz	r3, 800458c <osThreadNew+0xa4>
    mem   = -1;
 800456e:	f04f 35ff 	mov.w	r5, #4294967295
 8004572:	e7e7      	b.n	8004544 <osThreadNew+0x5c>
      mem = 0;
 8004574:	2500      	movs	r5, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8004576:	2418      	movs	r4, #24
    stack = configMINIMAL_STACK_SIZE;
 8004578:	f04f 0c80 	mov.w	ip, #128	; 0x80
    name  = &empty;
 800457c:	f10d 0617 	add.w	r6, sp, #23
 8004580:	e7e0      	b.n	8004544 <osThreadNew+0x5c>
        mem = 1;
 8004582:	2501      	movs	r5, #1
 8004584:	e7de      	b.n	8004544 <osThreadNew+0x5c>
    mem   = -1;
 8004586:	f04f 35ff 	mov.w	r5, #4294967295
 800458a:	e7db      	b.n	8004544 <osThreadNew+0x5c>
          mem = 0;
 800458c:	2500      	movs	r5, #0
 800458e:	e7d9      	b.n	8004544 <osThreadNew+0x5c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004590:	6913      	ldr	r3, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004592:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004594:	9202      	str	r2, [sp, #8]
 8004596:	9301      	str	r3, [sp, #4]
 8004598:	9400      	str	r4, [sp, #0]
 800459a:	460b      	mov	r3, r1
 800459c:	4662      	mov	r2, ip
 800459e:	4631      	mov	r1, r6
 80045a0:	f001 f826 	bl	80055f0 <xTaskCreateStatic>
 80045a4:	9004      	str	r0, [sp, #16]
 80045a6:	e7d0      	b.n	800454a <osThreadNew+0x62>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80045a8:	aa04      	add	r2, sp, #16
 80045aa:	9201      	str	r2, [sp, #4]
 80045ac:	9400      	str	r4, [sp, #0]
 80045ae:	460b      	mov	r3, r1
 80045b0:	fa1f f28c 	uxth.w	r2, ip
 80045b4:	4631      	mov	r1, r6
 80045b6:	f001 f854 	bl	8005662 <xTaskCreate>
 80045ba:	2801      	cmp	r0, #1
 80045bc:	d0c5      	beq.n	800454a <osThreadNew+0x62>
          hTask = NULL;
 80045be:	2300      	movs	r3, #0
 80045c0:	9304      	str	r3, [sp, #16]
 80045c2:	e7c2      	b.n	800454a <osThreadNew+0x62>
        return (NULL);
 80045c4:	2000      	movs	r0, #0
 80045c6:	e7c1      	b.n	800454c <osThreadNew+0x64>
 80045c8:	2000      	movs	r0, #0
 80045ca:	e7bf      	b.n	800454c <osThreadNew+0x64>
 80045cc:	20000294 	.word	0x20000294

080045d0 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 80045d0:	b530      	push	{r4, r5, lr}
 80045d2:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 80045d4:	b370      	cbz	r0, 8004634 <osThreadFlagsSet+0x64>
 80045d6:	4605      	mov	r5, r0
 80045d8:	2900      	cmp	r1, #0
 80045da:	db2b      	blt.n	8004634 <osThreadFlagsSet+0x64>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    rflags = (uint32_t)osError;
 80045dc:	f04f 33ff 	mov.w	r3, #4294967295
 80045e0:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045e2:	f3ef 8305 	mrs	r3, IPSR

    if (IS_IRQ()) {
 80045e6:	b94b      	cbnz	r3, 80045fc <osThreadFlagsSet+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045e8:	f3ef 8310 	mrs	r3, PRIMASK
 80045ec:	b933      	cbnz	r3, 80045fc <osThreadFlagsSet+0x2c>
 80045ee:	4b1a      	ldr	r3, [pc, #104]	; (8004658 <osThreadFlagsSet+0x88>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d124      	bne.n	8004640 <osThreadFlagsSet+0x70>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80045f6:	f3ef 8311 	mrs	r3, BASEPRI
 80045fa:	b30b      	cbz	r3, 8004640 <osThreadFlagsSet+0x70>
      yield = pdFALSE;
 80045fc:	2400      	movs	r4, #0
 80045fe:	ab04      	add	r3, sp, #16
 8004600:	f843 4d08 	str.w	r4, [r3, #-8]!

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8004604:	9300      	str	r3, [sp, #0]
 8004606:	4623      	mov	r3, r4
 8004608:	2201      	movs	r2, #1
 800460a:	4628      	mov	r0, r5
 800460c:	f001 fc12 	bl	8005e34 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8004610:	9400      	str	r4, [sp, #0]
 8004612:	ab03      	add	r3, sp, #12
 8004614:	4622      	mov	r2, r4
 8004616:	4621      	mov	r1, r4
 8004618:	4628      	mov	r0, r5
 800461a:	f001 fc0b 	bl	8005e34 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800461e:	9b02      	ldr	r3, [sp, #8]
 8004620:	b15b      	cbz	r3, 800463a <osThreadFlagsSet+0x6a>
 8004622:	4b0e      	ldr	r3, [pc, #56]	; (800465c <osThreadFlagsSet+0x8c>)
 8004624:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	f3bf 8f4f 	dsb	sy
 800462e:	f3bf 8f6f 	isb	sy
 8004632:	e002      	b.n	800463a <osThreadFlagsSet+0x6a>
    rflags = (uint32_t)osErrorParameter;
 8004634:	f06f 0303 	mvn.w	r3, #3
 8004638:	9303      	str	r3, [sp, #12]
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 800463a:	9803      	ldr	r0, [sp, #12]
 800463c:	b005      	add	sp, #20
 800463e:	bd30      	pop	{r4, r5, pc}
      (void)xTaskNotify (hTask, flags, eSetBits);
 8004640:	2300      	movs	r3, #0
 8004642:	2201      	movs	r2, #1
 8004644:	4628      	mov	r0, r5
 8004646:	f001 fb85 	bl	8005d54 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800464a:	ab03      	add	r3, sp, #12
 800464c:	2200      	movs	r2, #0
 800464e:	4611      	mov	r1, r2
 8004650:	4628      	mov	r0, r5
 8004652:	f001 fb7f 	bl	8005d54 <xTaskGenericNotify>
 8004656:	e7f0      	b.n	800463a <osThreadFlagsSet+0x6a>
 8004658:	20000294 	.word	0x20000294
 800465c:	e000ed04 	.word	0xe000ed04

08004660 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004664:	f3ef 8305 	mrs	r3, IPSR
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 8004668:	bb5b      	cbnz	r3, 80046c2 <osThreadFlagsClear+0x62>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800466a:	f3ef 8310 	mrs	r3, PRIMASK
 800466e:	bb6b      	cbnz	r3, 80046cc <osThreadFlagsClear+0x6c>
 8004670:	4b19      	ldr	r3, [pc, #100]	; (80046d8 <osThreadFlagsClear+0x78>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2b02      	cmp	r3, #2
 8004676:	d00f      	beq.n	8004698 <osThreadFlagsClear+0x38>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8004678:	2800      	cmp	r0, #0
 800467a:	db2a      	blt.n	80046d2 <osThreadFlagsClear+0x72>
 800467c:	4604      	mov	r4, r0
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800467e:	f001 fabf 	bl	8005c00 <xTaskGetCurrentTaskHandle>
 8004682:	4606      	mov	r6, r0

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8004684:	ab01      	add	r3, sp, #4
 8004686:	2200      	movs	r2, #0
 8004688:	4611      	mov	r1, r2
 800468a:	f001 fb63 	bl	8005d54 <xTaskGenericNotify>
 800468e:	2801      	cmp	r0, #1
 8004690:	d009      	beq.n	80046a6 <osThreadFlagsClear+0x46>
      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
        rflags = (uint32_t)osError;
      }
    }
    else {
      rflags = (uint32_t)osError;
 8004692:	f04f 35ff 	mov.w	r5, #4294967295
 8004696:	e016      	b.n	80046c6 <osThreadFlagsClear+0x66>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004698:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0eb      	beq.n	8004678 <osThreadFlagsClear+0x18>
    rflags = (uint32_t)osErrorISR;
 80046a0:	f06f 0505 	mvn.w	r5, #5
 80046a4:	e00f      	b.n	80046c6 <osThreadFlagsClear+0x66>
      rflags = cflags;
 80046a6:	9d01      	ldr	r5, [sp, #4]
      cflags &= ~flags;
 80046a8:	ea25 0104 	bic.w	r1, r5, r4
 80046ac:	9101      	str	r1, [sp, #4]
      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 80046ae:	2300      	movs	r3, #0
 80046b0:	2203      	movs	r2, #3
 80046b2:	4630      	mov	r0, r6
 80046b4:	f001 fb4e 	bl	8005d54 <xTaskGenericNotify>
 80046b8:	2801      	cmp	r0, #1
 80046ba:	d004      	beq.n	80046c6 <osThreadFlagsClear+0x66>
        rflags = (uint32_t)osError;
 80046bc:	f04f 35ff 	mov.w	r5, #4294967295
    }
  }

  /* Return flags before clearing */
  return (rflags);
 80046c0:	e001      	b.n	80046c6 <osThreadFlagsClear+0x66>
    rflags = (uint32_t)osErrorISR;
 80046c2:	f06f 0505 	mvn.w	r5, #5
}
 80046c6:	4628      	mov	r0, r5
 80046c8:	b002      	add	sp, #8
 80046ca:	bd70      	pop	{r4, r5, r6, pc}
    rflags = (uint32_t)osErrorISR;
 80046cc:	f06f 0505 	mvn.w	r5, #5
 80046d0:	e7f9      	b.n	80046c6 <osThreadFlagsClear+0x66>
    rflags = (uint32_t)osErrorParameter;
 80046d2:	f06f 0503 	mvn.w	r5, #3
 80046d6:	e7f6      	b.n	80046c6 <osThreadFlagsClear+0x66>
 80046d8:	20000294 	.word	0x20000294

080046dc <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80046dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e0:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046e2:	f3ef 8305 	mrs	r3, IPSR
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d14d      	bne.n	8004786 <osThreadFlagsWait+0xaa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046ea:	f3ef 8710 	mrs	r7, PRIMASK
 80046ee:	463d      	mov	r5, r7
 80046f0:	2f00      	cmp	r7, #0
 80046f2:	d14e      	bne.n	8004792 <osThreadFlagsWait+0xb6>
 80046f4:	4b2b      	ldr	r3, [pc, #172]	; (80047a4 <osThreadFlagsWait+0xc8>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d00d      	beq.n	8004718 <osThreadFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80046fc:	2800      	cmp	r0, #0
 80046fe:	db4b      	blt.n	8004798 <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8004700:	f011 0f02 	tst.w	r1, #2
 8004704:	d00f      	beq.n	8004726 <osThreadFlagsWait+0x4a>
      clear = 0U;
 8004706:	46b8      	mov	r8, r7
 8004708:	4617      	mov	r7, r2
 800470a:	468a      	mov	sl, r1
 800470c:	4681      	mov	r9, r0
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 800470e:	f001 f82d 	bl	800576c <xTaskGetTickCount>
 8004712:	4683      	mov	fp, r0
    tout   = timeout;
 8004714:	463e      	mov	r6, r7
 8004716:	e028      	b.n	800476a <osThreadFlagsWait+0x8e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004718:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0ed      	beq.n	80046fc <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8004720:	f06f 0505 	mvn.w	r5, #5
 8004724:	e031      	b.n	800478a <osThreadFlagsWait+0xae>
      clear = flags;
 8004726:	4680      	mov	r8, r0
 8004728:	e7ee      	b.n	8004708 <osThreadFlagsWait+0x2c>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 800472a:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 800472e:	9b01      	ldr	r3, [sp, #4]
 8004730:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8004732:	f01a 0f01 	tst.w	sl, #1
 8004736:	d00b      	beq.n	8004750 <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 8004738:	ea39 0305 	bics.w	r3, r9, r5
 800473c:	d025      	beq.n	800478a <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 800473e:	b377      	cbz	r7, 800479e <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8004740:	f001 f814 	bl	800576c <xTaskGetTickCount>
 8004744:	eba0 000b 	sub.w	r0, r0, fp

        if (td > tout) {
 8004748:	4286      	cmp	r6, r0
 800474a:	d309      	bcc.n	8004760 <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 800474c:	1a36      	subs	r6, r6, r0
 800474e:	e00b      	b.n	8004768 <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 8004750:	ea19 0f05 	tst.w	r9, r5
 8004754:	d119      	bne.n	800478a <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 8004756:	2f00      	cmp	r7, #0
 8004758:	d1f2      	bne.n	8004740 <osThreadFlagsWait+0x64>
              rflags = (uint32_t)osErrorResource;
 800475a:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 800475e:	e014      	b.n	800478a <osThreadFlagsWait+0xae>
          tout  = 0;
 8004760:	2600      	movs	r6, #0
 8004762:	e001      	b.n	8004768 <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 8004764:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 8004768:	b17c      	cbz	r4, 800478a <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800476a:	4633      	mov	r3, r6
 800476c:	aa01      	add	r2, sp, #4
 800476e:	4641      	mov	r1, r8
 8004770:	2000      	movs	r0, #0
 8004772:	f001 faa3 	bl	8005cbc <xTaskNotifyWait>
 8004776:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 8004778:	2801      	cmp	r0, #1
 800477a:	d0d6      	beq.n	800472a <osThreadFlagsWait+0x4e>
        if (timeout == 0) {
 800477c:	2f00      	cmp	r7, #0
 800477e:	d1f1      	bne.n	8004764 <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 8004780:	f06f 0502 	mvn.w	r5, #2
 8004784:	e7f0      	b.n	8004768 <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 8004786:	f06f 0505 	mvn.w	r5, #5
}
 800478a:	4628      	mov	r0, r5
 800478c:	b003      	add	sp, #12
 800478e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 8004792:	f06f 0505 	mvn.w	r5, #5
 8004796:	e7f8      	b.n	800478a <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 8004798:	f06f 0503 	mvn.w	r5, #3
 800479c:	e7f5      	b.n	800478a <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 800479e:	f06f 0502 	mvn.w	r5, #2
 80047a2:	e7f2      	b.n	800478a <osThreadFlagsWait+0xae>
 80047a4:	20000294 	.word	0x20000294

080047a8 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 80047a8:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047aa:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80047ae:	b9a3      	cbnz	r3, 80047da <osDelay+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047b0:	f3ef 8310 	mrs	r3, PRIMASK
 80047b4:	b9a3      	cbnz	r3, 80047e0 <osDelay+0x38>
 80047b6:	4b0c      	ldr	r3, [pc, #48]	; (80047e8 <osDelay+0x40>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d002      	beq.n	80047c4 <osDelay+0x1c>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80047be:	b940      	cbnz	r0, 80047d2 <osDelay+0x2a>
    stat = osOK;
 80047c0:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 80047c2:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80047c4:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0f8      	beq.n	80047be <osDelay+0x16>
    stat = osErrorISR;
 80047cc:	f06f 0005 	mvn.w	r0, #5
 80047d0:	e7f7      	b.n	80047c2 <osDelay+0x1a>
      vTaskDelay(ticks);
 80047d2:	f001 f8d7 	bl	8005984 <vTaskDelay>
    stat = osOK;
 80047d6:	2000      	movs	r0, #0
 80047d8:	e7f3      	b.n	80047c2 <osDelay+0x1a>
    stat = osErrorISR;
 80047da:	f06f 0005 	mvn.w	r0, #5
 80047de:	e7f0      	b.n	80047c2 <osDelay+0x1a>
 80047e0:	f06f 0005 	mvn.w	r0, #5
 80047e4:	e7ed      	b.n	80047c2 <osDelay+0x1a>
 80047e6:	bf00      	nop
 80047e8:	20000294 	.word	0x20000294

080047ec <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80047ec:	b570      	push	{r4, r5, r6, lr}
 80047ee:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047f0:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d14c      	bne.n	8004892 <osMessageQueueNew+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047f8:	f3ef 8310 	mrs	r3, PRIMASK
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d14a      	bne.n	8004896 <osMessageQueueNew+0xaa>
 8004800:	4b29      	ldr	r3, [pc, #164]	; (80048a8 <osMessageQueueNew+0xbc>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2b02      	cmp	r3, #2
 8004806:	d023      	beq.n	8004850 <osMessageQueueNew+0x64>
 8004808:	2800      	cmp	r0, #0
 800480a:	d046      	beq.n	800489a <osMessageQueueNew+0xae>
 800480c:	2900      	cmp	r1, #0
 800480e:	d046      	beq.n	800489e <osMessageQueueNew+0xb2>
 8004810:	4614      	mov	r4, r2
    mem = -1;

    if (attr != NULL) {
 8004812:	2a00      	cmp	r2, #0
 8004814:	d034      	beq.n	8004880 <osMessageQueueNew+0x94>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004816:	6893      	ldr	r3, [r2, #8]
 8004818:	b14b      	cbz	r3, 800482e <osMessageQueueNew+0x42>
 800481a:	68d2      	ldr	r2, [r2, #12]
 800481c:	2a4f      	cmp	r2, #79	; 0x4f
 800481e:	d906      	bls.n	800482e <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004820:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004822:	b122      	cbz	r2, 800482e <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004824:	6966      	ldr	r6, [r4, #20]
 8004826:	fb01 f500 	mul.w	r5, r1, r0
 800482a:	42ae      	cmp	r6, r5
 800482c:	d222      	bcs.n	8004874 <osMessageQueueNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800482e:	b1ab      	cbz	r3, 800485c <osMessageQueueNew+0x70>
    mem = -1;
 8004830:	f04f 33ff 	mov.w	r3, #4294967295

    if (mem == 1) {
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8004834:	bbab      	cbnz	r3, 80048a2 <osMessageQueueNew+0xb6>
        hQueue = xQueueCreate (msg_count, msg_size);
 8004836:	2200      	movs	r2, #0
 8004838:	f000 fab5 	bl	8004da6 <xQueueGenericCreate>
 800483c:	4605      	mov	r5, r0
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800483e:	b125      	cbz	r5, 800484a <osMessageQueueNew+0x5e>
      if (attr != NULL) {
 8004840:	b32c      	cbz	r4, 800488e <osMessageQueueNew+0xa2>
        name = attr->name;
 8004842:	6821      	ldr	r1, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 8004844:	4628      	mov	r0, r5
 8004846:	f000 fd19 	bl	800527c <vQueueAddToRegistry>
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800484a:	4628      	mov	r0, r5
 800484c:	b002      	add	sp, #8
 800484e:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004850:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0d7      	beq.n	8004808 <osMessageQueueNew+0x1c>
  hQueue = NULL;
 8004858:	2500      	movs	r5, #0
 800485a:	e7f6      	b.n	800484a <osMessageQueueNew+0x5e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800485c:	68e3      	ldr	r3, [r4, #12]
 800485e:	b98b      	cbnz	r3, 8004884 <osMessageQueueNew+0x98>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004860:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004862:	b113      	cbz	r3, 800486a <osMessageQueueNew+0x7e>
    mem = -1;
 8004864:	f04f 33ff 	mov.w	r3, #4294967295
 8004868:	e7e4      	b.n	8004834 <osMessageQueueNew+0x48>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800486a:	6963      	ldr	r3, [r4, #20]
 800486c:	b16b      	cbz	r3, 800488a <osMessageQueueNew+0x9e>
    mem = -1;
 800486e:	f04f 33ff 	mov.w	r3, #4294967295
 8004872:	e7df      	b.n	8004834 <osMessageQueueNew+0x48>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004874:	2500      	movs	r5, #0
 8004876:	9500      	str	r5, [sp, #0]
 8004878:	f000 fa4d 	bl	8004d16 <xQueueGenericCreateStatic>
 800487c:	4605      	mov	r5, r0
 800487e:	e7de      	b.n	800483e <osMessageQueueNew+0x52>
      mem = 0;
 8004880:	2300      	movs	r3, #0
 8004882:	e7d7      	b.n	8004834 <osMessageQueueNew+0x48>
    mem = -1;
 8004884:	f04f 33ff 	mov.w	r3, #4294967295
 8004888:	e7d4      	b.n	8004834 <osMessageQueueNew+0x48>
          mem = 0;
 800488a:	2300      	movs	r3, #0
 800488c:	e7d2      	b.n	8004834 <osMessageQueueNew+0x48>
        name = NULL;
 800488e:	2100      	movs	r1, #0
 8004890:	e7d8      	b.n	8004844 <osMessageQueueNew+0x58>
  hQueue = NULL;
 8004892:	2500      	movs	r5, #0
 8004894:	e7d9      	b.n	800484a <osMessageQueueNew+0x5e>
 8004896:	2500      	movs	r5, #0
 8004898:	e7d7      	b.n	800484a <osMessageQueueNew+0x5e>
 800489a:	2500      	movs	r5, #0
 800489c:	e7d5      	b.n	800484a <osMessageQueueNew+0x5e>
 800489e:	2500      	movs	r5, #0
 80048a0:	e7d3      	b.n	800484a <osMessageQueueNew+0x5e>
 80048a2:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 80048a4:	e7d1      	b.n	800484a <osMessageQueueNew+0x5e>
 80048a6:	bf00      	nop
 80048a8:	20000294 	.word	0x20000294

080048ac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80048ac:	b510      	push	{r4, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048b2:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80048b6:	b9b3      	cbnz	r3, 80048e6 <osMessageQueuePut+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b8:	f3ef 8310 	mrs	r3, PRIMASK
 80048bc:	b99b      	cbnz	r3, 80048e6 <osMessageQueuePut+0x3a>
 80048be:	4b22      	ldr	r3, [pc, #136]	; (8004948 <osMessageQueuePut+0x9c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d00b      	beq.n	80048de <osMessageQueuePut+0x32>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80048c6:	b3a0      	cbz	r0, 8004932 <osMessageQueuePut+0x86>
 80048c8:	b3b1      	cbz	r1, 8004938 <osMessageQueuePut+0x8c>
      stat = osErrorParameter;
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80048ca:	2300      	movs	r3, #0
 80048cc:	4622      	mov	r2, r4
 80048ce:	f000 fa91 	bl	8004df4 <xQueueGenericSend>
 80048d2:	2801      	cmp	r0, #1
 80048d4:	d033      	beq.n	800493e <osMessageQueuePut+0x92>
        if (timeout != 0U) {
 80048d6:	b3a4      	cbz	r4, 8004942 <osMessageQueuePut+0x96>
          stat = osErrorTimeout;
 80048d8:	f06f 0001 	mvn.w	r0, #1
 80048dc:	e027      	b.n	800492e <osMessageQueuePut+0x82>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80048de:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0ef      	beq.n	80048c6 <osMessageQueuePut+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80048e6:	b1a8      	cbz	r0, 8004914 <osMessageQueuePut+0x68>
 80048e8:	b1b9      	cbz	r1, 800491a <osMessageQueuePut+0x6e>
 80048ea:	b9cc      	cbnz	r4, 8004920 <osMessageQueuePut+0x74>
      yield = pdFALSE;
 80048ec:	2300      	movs	r3, #0
 80048ee:	aa02      	add	r2, sp, #8
 80048f0:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80048f4:	f000 fb3c 	bl	8004f70 <xQueueGenericSendFromISR>
 80048f8:	2801      	cmp	r0, #1
 80048fa:	d114      	bne.n	8004926 <osMessageQueuePut+0x7a>
        portYIELD_FROM_ISR (yield);
 80048fc:	9b01      	ldr	r3, [sp, #4]
 80048fe:	b1ab      	cbz	r3, 800492c <osMessageQueuePut+0x80>
 8004900:	4b12      	ldr	r3, [pc, #72]	; (800494c <osMessageQueuePut+0xa0>)
 8004902:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8004910:	2000      	movs	r0, #0
 8004912:	e00c      	b.n	800492e <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 8004914:	f06f 0003 	mvn.w	r0, #3
 8004918:	e009      	b.n	800492e <osMessageQueuePut+0x82>
 800491a:	f06f 0003 	mvn.w	r0, #3
 800491e:	e006      	b.n	800492e <osMessageQueuePut+0x82>
 8004920:	f06f 0003 	mvn.w	r0, #3
 8004924:	e003      	b.n	800492e <osMessageQueuePut+0x82>
        stat = osErrorResource;
 8004926:	f06f 0002 	mvn.w	r0, #2
 800492a:	e000      	b.n	800492e <osMessageQueuePut+0x82>
  stat = osOK;
 800492c:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800492e:	b002      	add	sp, #8
 8004930:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 8004932:	f06f 0003 	mvn.w	r0, #3
 8004936:	e7fa      	b.n	800492e <osMessageQueuePut+0x82>
 8004938:	f06f 0003 	mvn.w	r0, #3
 800493c:	e7f7      	b.n	800492e <osMessageQueuePut+0x82>
  stat = osOK;
 800493e:	2000      	movs	r0, #0
 8004940:	e7f5      	b.n	800492e <osMessageQueuePut+0x82>
          stat = osErrorResource;
 8004942:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8004946:	e7f2      	b.n	800492e <osMessageQueuePut+0x82>
 8004948:	20000294 	.word	0x20000294
 800494c:	e000ed04 	.word	0xe000ed04

08004950 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004950:	b510      	push	{r4, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004956:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 800495a:	b9ab      	cbnz	r3, 8004988 <osMessageQueueGet+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800495c:	f3ef 8310 	mrs	r3, PRIMASK
 8004960:	b993      	cbnz	r3, 8004988 <osMessageQueueGet+0x38>
 8004962:	4b22      	ldr	r3, [pc, #136]	; (80049ec <osMessageQueueGet+0x9c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d00a      	beq.n	8004980 <osMessageQueueGet+0x30>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800496a:	b398      	cbz	r0, 80049d4 <osMessageQueueGet+0x84>
 800496c:	b3a9      	cbz	r1, 80049da <osMessageQueueGet+0x8a>
      stat = osErrorParameter;
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800496e:	4622      	mov	r2, r4
 8004970:	f000 fb64 	bl	800503c <xQueueReceive>
 8004974:	2801      	cmp	r0, #1
 8004976:	d033      	beq.n	80049e0 <osMessageQueueGet+0x90>
        if (timeout != 0U) {
 8004978:	b3a4      	cbz	r4, 80049e4 <osMessageQueueGet+0x94>
          stat = osErrorTimeout;
 800497a:	f06f 0001 	mvn.w	r0, #1
 800497e:	e027      	b.n	80049d0 <osMessageQueueGet+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004980:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0f0      	beq.n	800496a <osMessageQueueGet+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004988:	b1a8      	cbz	r0, 80049b6 <osMessageQueueGet+0x66>
 800498a:	b1b9      	cbz	r1, 80049bc <osMessageQueueGet+0x6c>
 800498c:	b9cc      	cbnz	r4, 80049c2 <osMessageQueueGet+0x72>
      yield = pdFALSE;
 800498e:	aa02      	add	r2, sp, #8
 8004990:	2300      	movs	r3, #0
 8004992:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004996:	f000 fbfd 	bl	8005194 <xQueueReceiveFromISR>
 800499a:	2801      	cmp	r0, #1
 800499c:	d114      	bne.n	80049c8 <osMessageQueueGet+0x78>
        portYIELD_FROM_ISR (yield);
 800499e:	9b01      	ldr	r3, [sp, #4]
 80049a0:	b1ab      	cbz	r3, 80049ce <osMessageQueueGet+0x7e>
 80049a2:	4b13      	ldr	r3, [pc, #76]	; (80049f0 <osMessageQueueGet+0xa0>)
 80049a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80049b2:	2000      	movs	r0, #0
 80049b4:	e00c      	b.n	80049d0 <osMessageQueueGet+0x80>
      stat = osErrorParameter;
 80049b6:	f06f 0003 	mvn.w	r0, #3
 80049ba:	e009      	b.n	80049d0 <osMessageQueueGet+0x80>
 80049bc:	f06f 0003 	mvn.w	r0, #3
 80049c0:	e006      	b.n	80049d0 <osMessageQueueGet+0x80>
 80049c2:	f06f 0003 	mvn.w	r0, #3
 80049c6:	e003      	b.n	80049d0 <osMessageQueueGet+0x80>
        stat = osErrorResource;
 80049c8:	f06f 0002 	mvn.w	r0, #2
 80049cc:	e000      	b.n	80049d0 <osMessageQueueGet+0x80>
  stat = osOK;
 80049ce:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80049d0:	b002      	add	sp, #8
 80049d2:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 80049d4:	f06f 0003 	mvn.w	r0, #3
 80049d8:	e7fa      	b.n	80049d0 <osMessageQueueGet+0x80>
 80049da:	f06f 0003 	mvn.w	r0, #3
 80049de:	e7f7      	b.n	80049d0 <osMessageQueueGet+0x80>
  stat = osOK;
 80049e0:	2000      	movs	r0, #0
 80049e2:	e7f5      	b.n	80049d0 <osMessageQueueGet+0x80>
          stat = osErrorResource;
 80049e4:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80049e8:	e7f2      	b.n	80049d0 <osMessageQueueGet+0x80>
 80049ea:	bf00      	nop
 80049ec:	20000294 	.word	0x20000294
 80049f0:	e000ed04 	.word	0xe000ed04

080049f4 <osMessageQueueGetCount>:

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  UBaseType_t count;

  if (hQueue == NULL) {
 80049f4:	b198      	cbz	r0, 8004a1e <osMessageQueueGetCount+0x2a>
uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80049f6:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049f8:	f3ef 8305 	mrs	r3, IPSR
    count = 0U;
  }
  else if (IS_IRQ()) {
 80049fc:	b963      	cbnz	r3, 8004a18 <osMessageQueueGetCount+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004a02:	b94b      	cbnz	r3, 8004a18 <osMessageQueueGetCount+0x24>
 8004a04:	4b07      	ldr	r3, [pc, #28]	; (8004a24 <osMessageQueueGetCount+0x30>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d102      	bne.n	8004a12 <osMessageQueueGetCount+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a0c:	f3ef 8311 	mrs	r3, BASEPRI
 8004a10:	b913      	cbnz	r3, 8004a18 <osMessageQueueGetCount+0x24>
    count = uxQueueMessagesWaitingFromISR (hQueue);
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8004a12:	f000 fc14 	bl	800523e <uxQueueMessagesWaiting>
 8004a16:	e001      	b.n	8004a1c <osMessageQueueGetCount+0x28>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8004a18:	f000 fc24 	bl	8005264 <uxQueueMessagesWaitingFromISR>
  }

  return ((uint32_t)count);
}
 8004a1c:	bd08      	pop	{r3, pc}
    count = 0U;
 8004a1e:	2000      	movs	r0, #0
}
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	20000294 	.word	0x20000294

08004a28 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 8004a28:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a2a:	f3ef 8305 	mrs	r3, IPSR
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a2e:	b99b      	cbnz	r3, 8004a58 <osMessageQueueReset+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a30:	f3ef 8310 	mrs	r3, PRIMASK
 8004a34:	b99b      	cbnz	r3, 8004a5e <osMessageQueueReset+0x36>
 8004a36:	4b0d      	ldr	r3, [pc, #52]	; (8004a6c <osMessageQueueReset+0x44>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d005      	beq.n	8004a4a <osMessageQueueReset+0x22>
    stat = osErrorISR;
  }
  else if (hQueue == NULL) {
 8004a3e:	b188      	cbz	r0, 8004a64 <osMessageQueueReset+0x3c>
    stat = osErrorParameter;
  }
  else {
    stat = osOK;
    (void)xQueueReset (hQueue);
 8004a40:	2100      	movs	r1, #0
 8004a42:	f000 f915 	bl	8004c70 <xQueueGenericReset>
    stat = osOK;
 8004a46:	2000      	movs	r0, #0
  }

  return (stat);
}
 8004a48:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a4a:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f5      	beq.n	8004a3e <osMessageQueueReset+0x16>
    stat = osErrorISR;
 8004a52:	f06f 0005 	mvn.w	r0, #5
 8004a56:	e7f7      	b.n	8004a48 <osMessageQueueReset+0x20>
 8004a58:	f06f 0005 	mvn.w	r0, #5
 8004a5c:	e7f4      	b.n	8004a48 <osMessageQueueReset+0x20>
 8004a5e:	f06f 0005 	mvn.w	r0, #5
 8004a62:	e7f1      	b.n	8004a48 <osMessageQueueReset+0x20>
    stat = osErrorParameter;
 8004a64:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8004a68:	e7ee      	b.n	8004a48 <osMessageQueueReset+0x20>
 8004a6a:	bf00      	nop
 8004a6c:	20000294 	.word	0x20000294

08004a70 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004a70:	4b03      	ldr	r3, [pc, #12]	; (8004a80 <vApplicationGetIdleTaskMemory+0x10>)
 8004a72:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004a74:	4b03      	ldr	r3, [pc, #12]	; (8004a84 <vApplicationGetIdleTaskMemory+0x14>)
 8004a76:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004a78:	2380      	movs	r3, #128	; 0x80
 8004a7a:	6013      	str	r3, [r2, #0]
}
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	20000238 	.word	0x20000238
 8004a84:	20000038 	.word	0x20000038

08004a88 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a88:	4b03      	ldr	r3, [pc, #12]	; (8004a98 <vApplicationGetTimerTaskMemory+0x10>)
 8004a8a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004a8c:	4b03      	ldr	r3, [pc, #12]	; (8004a9c <vApplicationGetTimerTaskMemory+0x14>)
 8004a8e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004a90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a94:	6013      	str	r3, [r2, #0]
}
 8004a96:	4770      	bx	lr
 8004a98:	20000698 	.word	0x20000698
 8004a9c:	20000298 	.word	0x20000298

08004aa0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004aa0:	f100 0308 	add.w	r3, r0, #8
 8004aa4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8004aaa:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004aac:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004aae:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ab4:	4770      	bx	lr

08004ab6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004aba:	4770      	bx	lr

08004abc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004abc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004abe:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ac8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004aca:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8004acc:	6803      	ldr	r3, [r0, #0]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	6003      	str	r3, [r0, #0]
}
 8004ad2:	4770      	bx	lr

08004ad4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ad4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ad6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ad8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004adc:	d002      	beq.n	8004ae4 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ade:	f100 0208 	add.w	r2, r0, #8
 8004ae2:	e002      	b.n	8004aea <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ae4:	6902      	ldr	r2, [r0, #16]
 8004ae6:	e004      	b.n	8004af2 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ae8:	461a      	mov	r2, r3
 8004aea:	6853      	ldr	r3, [r2, #4]
 8004aec:	681c      	ldr	r4, [r3, #0]
 8004aee:	42ac      	cmp	r4, r5
 8004af0:	d9fa      	bls.n	8004ae8 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004af2:	6853      	ldr	r3, [r2, #4]
 8004af4:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004af6:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004af8:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004afa:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004afc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8004afe:	6803      	ldr	r3, [r0, #0]
 8004b00:	3301      	adds	r3, #1
 8004b02:	6003      	str	r3, [r0, #0]
}
 8004b04:	bc30      	pop	{r4, r5}
 8004b06:	4770      	bx	lr

08004b08 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004b08:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b0a:	6842      	ldr	r2, [r0, #4]
 8004b0c:	6881      	ldr	r1, [r0, #8]
 8004b0e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b10:	6882      	ldr	r2, [r0, #8]
 8004b12:	6841      	ldr	r1, [r0, #4]
 8004b14:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	4282      	cmp	r2, r0
 8004b1a:	d006      	beq.n	8004b2a <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	3a01      	subs	r2, #1
 8004b24:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b26:	6818      	ldr	r0, [r3, #0]
}
 8004b28:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b2a:	6882      	ldr	r2, [r0, #8]
 8004b2c:	605a      	str	r2, [r3, #4]
 8004b2e:	e7f5      	b.n	8004b1c <uxListRemove+0x14>

08004b30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b30:	b510      	push	{r4, lr}
 8004b32:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b34:	f001 fc8e 	bl	8006454 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b38:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004b3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d004      	beq.n	8004b4a <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8004b40:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8004b42:	f001 fca9 	bl	8006498 <vPortExitCritical>

	return xReturn;
}
 8004b46:	4620      	mov	r0, r4
 8004b48:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8004b4a:	2401      	movs	r4, #1
 8004b4c:	e7f9      	b.n	8004b42 <prvIsQueueFull+0x12>

08004b4e <prvIsQueueEmpty>:
{
 8004b4e:	b510      	push	{r4, lr}
 8004b50:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004b52:	f001 fc7f 	bl	8006454 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b58:	b123      	cbz	r3, 8004b64 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
 8004b5a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004b5c:	f001 fc9c 	bl	8006498 <vPortExitCritical>
}
 8004b60:	4620      	mov	r0, r4
 8004b62:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8004b64:	2401      	movs	r4, #1
 8004b66:	e7f9      	b.n	8004b5c <prvIsQueueEmpty+0xe>

08004b68 <prvCopyDataToQueue>:
{
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b6e:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b70:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004b72:	b95a      	cbnz	r2, 8004b8c <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b74:	6803      	ldr	r3, [r0, #0]
 8004b76:	b11b      	cbz	r3, 8004b80 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8004b78:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004b7a:	3501      	adds	r5, #1
 8004b7c:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8004b7e:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004b80:	6840      	ldr	r0, [r0, #4]
 8004b82:	f001 f853 	bl	8005c2c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004b86:	2300      	movs	r3, #0
 8004b88:	6063      	str	r3, [r4, #4]
 8004b8a:	e7f6      	b.n	8004b7a <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8004b8c:	b96e      	cbnz	r6, 8004baa <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004b8e:	6880      	ldr	r0, [r0, #8]
 8004b90:	f001 fef8 	bl	8006984 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004b94:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004b96:	68a3      	ldr	r3, [r4, #8]
 8004b98:	4413      	add	r3, r2
 8004b9a:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b9c:	6862      	ldr	r2, [r4, #4]
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d319      	bcc.n	8004bd6 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	e7e7      	b.n	8004b7a <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004baa:	68c0      	ldr	r0, [r0, #12]
 8004bac:	f001 feea 	bl	8006984 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004bb0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004bb2:	4252      	negs	r2, r2
 8004bb4:	68e3      	ldr	r3, [r4, #12]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bba:	6821      	ldr	r1, [r4, #0]
 8004bbc:	428b      	cmp	r3, r1
 8004bbe:	d202      	bcs.n	8004bc6 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004bc0:	6863      	ldr	r3, [r4, #4]
 8004bc2:	441a      	add	r2, r3
 8004bc4:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004bc6:	2e02      	cmp	r6, #2
 8004bc8:	d001      	beq.n	8004bce <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8004bca:	2000      	movs	r0, #0
 8004bcc:	e7d5      	b.n	8004b7a <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bce:	b125      	cbz	r5, 8004bda <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8004bd0:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
 8004bd2:	2000      	movs	r0, #0
 8004bd4:	e7d1      	b.n	8004b7a <prvCopyDataToQueue+0x12>
 8004bd6:	2000      	movs	r0, #0
 8004bd8:	e7cf      	b.n	8004b7a <prvCopyDataToQueue+0x12>
 8004bda:	2000      	movs	r0, #0
 8004bdc:	e7cd      	b.n	8004b7a <prvCopyDataToQueue+0x12>

08004bde <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004bde:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004be0:	b172      	cbz	r2, 8004c00 <prvCopyDataFromQueue+0x22>
{
 8004be2:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004be4:	68c3      	ldr	r3, [r0, #12]
 8004be6:	4413      	add	r3, r2
 8004be8:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004bea:	6844      	ldr	r4, [r0, #4]
 8004bec:	42a3      	cmp	r3, r4
 8004bee:	d301      	bcc.n	8004bf4 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004bf0:	6803      	ldr	r3, [r0, #0]
 8004bf2:	60c3      	str	r3, [r0, #12]
 8004bf4:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004bf6:	68c1      	ldr	r1, [r0, #12]
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f001 fec3 	bl	8006984 <memcpy>
}
 8004bfe:	bd10      	pop	{r4, pc}
 8004c00:	4770      	bx	lr

08004c02 <prvUnlockQueue>:
{
 8004c02:	b538      	push	{r3, r4, r5, lr}
 8004c04:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8004c06:	f001 fc25 	bl	8006454 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8004c0a:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8004c0e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c10:	e003      	b.n	8004c1a <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8004c12:	f000 ffef 	bl	8005bf4 <vTaskMissedYield>
			--cTxLock;
 8004c16:	3c01      	subs	r4, #1
 8004c18:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c1a:	2c00      	cmp	r4, #0
 8004c1c:	dd08      	ble.n	8004c30 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c20:	b133      	cbz	r3, 8004c30 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c22:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8004c26:	f000 ff53 	bl	8005ad0 <xTaskRemoveFromEventList>
 8004c2a:	2800      	cmp	r0, #0
 8004c2c:	d0f3      	beq.n	8004c16 <prvUnlockQueue+0x14>
 8004c2e:	e7f0      	b.n	8004c12 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8004c30:	23ff      	movs	r3, #255	; 0xff
 8004c32:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8004c36:	f001 fc2f 	bl	8006498 <vPortExitCritical>
	taskENTER_CRITICAL();
 8004c3a:	f001 fc0b 	bl	8006454 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8004c3e:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8004c42:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c44:	e003      	b.n	8004c4e <prvUnlockQueue+0x4c>
					vTaskMissedYield();
 8004c46:	f000 ffd5 	bl	8005bf4 <vTaskMissedYield>
				--cRxLock;
 8004c4a:	3c01      	subs	r4, #1
 8004c4c:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c4e:	2c00      	cmp	r4, #0
 8004c50:	dd08      	ble.n	8004c64 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c52:	692b      	ldr	r3, [r5, #16]
 8004c54:	b133      	cbz	r3, 8004c64 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c56:	f105 0010 	add.w	r0, r5, #16
 8004c5a:	f000 ff39 	bl	8005ad0 <xTaskRemoveFromEventList>
 8004c5e:	2800      	cmp	r0, #0
 8004c60:	d0f3      	beq.n	8004c4a <prvUnlockQueue+0x48>
 8004c62:	e7f0      	b.n	8004c46 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8004c64:	23ff      	movs	r3, #255	; 0xff
 8004c66:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8004c6a:	f001 fc15 	bl	8006498 <vPortExitCritical>
}
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}

08004c70 <xQueueGenericReset>:
{
 8004c70:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8004c72:	b940      	cbnz	r0, 8004c86 <xQueueGenericReset+0x16>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c78:	f383 8811 	msr	BASEPRI, r3
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	f3bf 8f4f 	dsb	sy
 8004c84:	e7fe      	b.n	8004c84 <xQueueGenericReset+0x14>
 8004c86:	4604      	mov	r4, r0
 8004c88:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8004c8a:	f001 fbe3 	bl	8006454 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004c8e:	6821      	ldr	r1, [r4, #0]
 8004c90:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004c92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c94:	fb03 1002 	mla	r0, r3, r2, r1
 8004c98:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c9a:	2000      	movs	r0, #0
 8004c9c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c9e:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004ca0:	3a01      	subs	r2, #1
 8004ca2:	fb02 1303 	mla	r3, r2, r3, r1
 8004ca6:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ca8:	23ff      	movs	r3, #255	; 0xff
 8004caa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004cae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004cb2:	b9a5      	cbnz	r5, 8004cde <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cb4:	6923      	ldr	r3, [r4, #16]
 8004cb6:	b91b      	cbnz	r3, 8004cc0 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8004cb8:	f001 fbee 	bl	8006498 <vPortExitCritical>
}
 8004cbc:	2001      	movs	r0, #1
 8004cbe:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cc0:	f104 0010 	add.w	r0, r4, #16
 8004cc4:	f000 ff04 	bl	8005ad0 <xTaskRemoveFromEventList>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	d0f5      	beq.n	8004cb8 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
 8004ccc:	4b08      	ldr	r3, [pc, #32]	; (8004cf0 <xQueueGenericReset+0x80>)
 8004cce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	f3bf 8f4f 	dsb	sy
 8004cd8:	f3bf 8f6f 	isb	sy
 8004cdc:	e7ec      	b.n	8004cb8 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004cde:	f104 0010 	add.w	r0, r4, #16
 8004ce2:	f7ff fedd 	bl	8004aa0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ce6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004cea:	f7ff fed9 	bl	8004aa0 <vListInitialise>
 8004cee:	e7e3      	b.n	8004cb8 <xQueueGenericReset+0x48>
 8004cf0:	e000ed04 	.word	0xe000ed04

08004cf4 <prvInitialiseNewQueue>:
{
 8004cf4:	b538      	push	{r3, r4, r5, lr}
 8004cf6:	461d      	mov	r5, r3
 8004cf8:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	b149      	cbz	r1, 8004d12 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004cfe:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8004d00:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004d02:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004d04:	2101      	movs	r1, #1
 8004d06:	4620      	mov	r0, r4
 8004d08:	f7ff ffb2 	bl	8004c70 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8004d0c:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8004d10:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004d12:	6024      	str	r4, [r4, #0]
 8004d14:	e7f4      	b.n	8004d00 <prvInitialiseNewQueue+0xc>

08004d16 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d16:	b940      	cbnz	r0, 8004d2a <xQueueGenericCreateStatic+0x14>
 8004d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d1c:	f383 8811 	msr	BASEPRI, r3
 8004d20:	f3bf 8f6f 	isb	sy
 8004d24:	f3bf 8f4f 	dsb	sy
 8004d28:	e7fe      	b.n	8004d28 <xQueueGenericCreateStatic+0x12>
	{
 8004d2a:	b510      	push	{r4, lr}
 8004d2c:	b084      	sub	sp, #16
 8004d2e:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
 8004d30:	b153      	cbz	r3, 8004d48 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004d32:	b192      	cbz	r2, 8004d5a <xQueueGenericCreateStatic+0x44>
 8004d34:	b989      	cbnz	r1, 8004d5a <xQueueGenericCreateStatic+0x44>
 8004d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3a:	f383 8811 	msr	BASEPRI, r3
 8004d3e:	f3bf 8f6f 	isb	sy
 8004d42:	f3bf 8f4f 	dsb	sy
 8004d46:	e7fe      	b.n	8004d46 <xQueueGenericCreateStatic+0x30>
 8004d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d4c:	f383 8811 	msr	BASEPRI, r3
 8004d50:	f3bf 8f6f 	isb	sy
 8004d54:	f3bf 8f4f 	dsb	sy
 8004d58:	e7fe      	b.n	8004d58 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d5a:	b94a      	cbnz	r2, 8004d70 <xQueueGenericCreateStatic+0x5a>
 8004d5c:	b141      	cbz	r1, 8004d70 <xQueueGenericCreateStatic+0x5a>
 8004d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d62:	f383 8811 	msr	BASEPRI, r3
 8004d66:	f3bf 8f6f 	isb	sy
 8004d6a:	f3bf 8f4f 	dsb	sy
 8004d6e:	e7fe      	b.n	8004d6e <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d70:	2050      	movs	r0, #80	; 0x50
 8004d72:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d74:	9803      	ldr	r0, [sp, #12]
 8004d76:	2850      	cmp	r0, #80	; 0x50
 8004d78:	d008      	beq.n	8004d8c <xQueueGenericCreateStatic+0x76>
 8004d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d7e:	f383 8811 	msr	BASEPRI, r3
 8004d82:	f3bf 8f6f 	isb	sy
 8004d86:	f3bf 8f4f 	dsb	sy
 8004d8a:	e7fe      	b.n	8004d8a <xQueueGenericCreateStatic+0x74>
 8004d8c:	4620      	mov	r0, r4
 8004d8e:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d96:	9400      	str	r4, [sp, #0]
 8004d98:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004d9c:	f7ff ffaa 	bl	8004cf4 <prvInitialiseNewQueue>
	}
 8004da0:	4620      	mov	r0, r4
 8004da2:	b004      	add	sp, #16
 8004da4:	bd10      	pop	{r4, pc}

08004da6 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004da6:	b940      	cbnz	r0, 8004dba <xQueueGenericCreate+0x14>
 8004da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dac:	f383 8811 	msr	BASEPRI, r3
 8004db0:	f3bf 8f6f 	isb	sy
 8004db4:	f3bf 8f4f 	dsb	sy
 8004db8:	e7fe      	b.n	8004db8 <xQueueGenericCreate+0x12>
	{
 8004dba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dbc:	b083      	sub	sp, #12
 8004dbe:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 8004dc0:	b111      	cbz	r1, 8004dc8 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dc2:	fb01 f000 	mul.w	r0, r1, r0
 8004dc6:	e000      	b.n	8004dca <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
 8004dc8:	2000      	movs	r0, #0
 8004dca:	4617      	mov	r7, r2
 8004dcc:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004dce:	3050      	adds	r0, #80	; 0x50
 8004dd0:	f001 fcf8 	bl	80067c4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8004dd4:	4605      	mov	r5, r0
 8004dd6:	b150      	cbz	r0, 8004dee <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004dde:	9000      	str	r0, [sp, #0]
 8004de0:	463b      	mov	r3, r7
 8004de2:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8004de6:	4621      	mov	r1, r4
 8004de8:	4630      	mov	r0, r6
 8004dea:	f7ff ff83 	bl	8004cf4 <prvInitialiseNewQueue>
	}
 8004dee:	4628      	mov	r0, r5
 8004df0:	b003      	add	sp, #12
 8004df2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004df4 <xQueueGenericSend>:
{
 8004df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004df6:	b085      	sub	sp, #20
 8004df8:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8004dfa:	b160      	cbz	r0, 8004e16 <xQueueGenericSend+0x22>
 8004dfc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dfe:	b999      	cbnz	r1, 8004e28 <xQueueGenericSend+0x34>
 8004e00:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004e02:	b18a      	cbz	r2, 8004e28 <xQueueGenericSend+0x34>
 8004e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e08:	f383 8811 	msr	BASEPRI, r3
 8004e0c:	f3bf 8f6f 	isb	sy
 8004e10:	f3bf 8f4f 	dsb	sy
 8004e14:	e7fe      	b.n	8004e14 <xQueueGenericSend+0x20>
 8004e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1a:	f383 8811 	msr	BASEPRI, r3
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	e7fe      	b.n	8004e26 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d10b      	bne.n	8004e44 <xQueueGenericSend+0x50>
 8004e2c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004e2e:	2a01      	cmp	r2, #1
 8004e30:	d008      	beq.n	8004e44 <xQueueGenericSend+0x50>
 8004e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e36:	f383 8811 	msr	BASEPRI, r3
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	e7fe      	b.n	8004e42 <xQueueGenericSend+0x4e>
 8004e44:	461e      	mov	r6, r3
 8004e46:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e48:	f000 fee0 	bl	8005c0c <xTaskGetSchedulerState>
 8004e4c:	b950      	cbnz	r0, 8004e64 <xQueueGenericSend+0x70>
 8004e4e:	9b01      	ldr	r3, [sp, #4]
 8004e50:	b153      	cbz	r3, 8004e68 <xQueueGenericSend+0x74>
 8004e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	e7fe      	b.n	8004e62 <xQueueGenericSend+0x6e>
 8004e64:	2500      	movs	r5, #0
 8004e66:	e03a      	b.n	8004ede <xQueueGenericSend+0xea>
 8004e68:	2500      	movs	r5, #0
 8004e6a:	e038      	b.n	8004ede <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e6c:	4632      	mov	r2, r6
 8004e6e:	4639      	mov	r1, r7
 8004e70:	4620      	mov	r0, r4
 8004e72:	f7ff fe79 	bl	8004b68 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e78:	b94b      	cbnz	r3, 8004e8e <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
 8004e7a:	b1a8      	cbz	r0, 8004ea8 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
 8004e7c:	4b3b      	ldr	r3, [pc, #236]	; (8004f6c <xQueueGenericSend+0x178>)
 8004e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	e00c      	b.n	8004ea8 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004e92:	f000 fe1d 	bl	8005ad0 <xTaskRemoveFromEventList>
 8004e96:	b138      	cbz	r0, 8004ea8 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
 8004e98:	4b34      	ldr	r3, [pc, #208]	; (8004f6c <xQueueGenericSend+0x178>)
 8004e9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	f3bf 8f4f 	dsb	sy
 8004ea4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004ea8:	f001 faf6 	bl	8006498 <vPortExitCritical>
				return pdPASS;
 8004eac:	2001      	movs	r0, #1
}
 8004eae:	b005      	add	sp, #20
 8004eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 8004eb2:	f001 faf1 	bl	8006498 <vPortExitCritical>
					return errQUEUE_FULL;
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	e7f9      	b.n	8004eae <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004eba:	a802      	add	r0, sp, #8
 8004ebc:	f000 fe4e 	bl	8005b5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ec0:	2501      	movs	r5, #1
 8004ec2:	e019      	b.n	8004ef8 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004eca:	e021      	b.n	8004f10 <xQueueGenericSend+0x11c>
 8004ecc:	2300      	movs	r3, #0
 8004ece:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ed2:	e023      	b.n	8004f1c <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	f7ff fe94 	bl	8004c02 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004eda:	f000 fcd9 	bl	8005890 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8004ede:	f001 fab9 	bl	8006454 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ee2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004ee4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d3c0      	bcc.n	8004e6c <xQueueGenericSend+0x78>
 8004eea:	2e02      	cmp	r6, #2
 8004eec:	d0be      	beq.n	8004e6c <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004eee:	9b01      	ldr	r3, [sp, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0de      	beq.n	8004eb2 <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
 8004ef4:	2d00      	cmp	r5, #0
 8004ef6:	d0e0      	beq.n	8004eba <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
 8004ef8:	f001 face 	bl	8006498 <vPortExitCritical>
		vTaskSuspendAll();
 8004efc:	f000 fc2e 	bl	800575c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f00:	f001 faa8 	bl	8006454 <vPortEnterCritical>
 8004f04:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004f08:	b25b      	sxtb	r3, r3
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0e:	d0d9      	beq.n	8004ec4 <xQueueGenericSend+0xd0>
 8004f10:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004f14:	b25b      	sxtb	r3, r3
 8004f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1a:	d0d7      	beq.n	8004ecc <xQueueGenericSend+0xd8>
 8004f1c:	f001 fabc 	bl	8006498 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f20:	a901      	add	r1, sp, #4
 8004f22:	a802      	add	r0, sp, #8
 8004f24:	f000 fe26 	bl	8005b74 <xTaskCheckForTimeOut>
 8004f28:	b9c8      	cbnz	r0, 8004f5e <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	f7ff fe00 	bl	8004b30 <prvIsQueueFull>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d0cf      	beq.n	8004ed4 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f34:	9901      	ldr	r1, [sp, #4]
 8004f36:	f104 0010 	add.w	r0, r4, #16
 8004f3a:	f000 fd95 	bl	8005a68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004f3e:	4620      	mov	r0, r4
 8004f40:	f7ff fe5f 	bl	8004c02 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004f44:	f000 fca4 	bl	8005890 <xTaskResumeAll>
 8004f48:	2800      	cmp	r0, #0
 8004f4a:	d1c8      	bne.n	8004ede <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 8004f4c:	4b07      	ldr	r3, [pc, #28]	; (8004f6c <xQueueGenericSend+0x178>)
 8004f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f52:	601a      	str	r2, [r3, #0]
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	f3bf 8f6f 	isb	sy
 8004f5c:	e7bf      	b.n	8004ede <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 8004f5e:	4620      	mov	r0, r4
 8004f60:	f7ff fe4f 	bl	8004c02 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f64:	f000 fc94 	bl	8005890 <xTaskResumeAll>
			return errQUEUE_FULL;
 8004f68:	2000      	movs	r0, #0
 8004f6a:	e7a0      	b.n	8004eae <xQueueGenericSend+0xba>
 8004f6c:	e000ed04 	.word	0xe000ed04

08004f70 <xQueueGenericSendFromISR>:
{
 8004f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8004f74:	b160      	cbz	r0, 8004f90 <xQueueGenericSendFromISR+0x20>
 8004f76:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f78:	b999      	cbnz	r1, 8004fa2 <xQueueGenericSendFromISR+0x32>
 8004f7a:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8004f7c:	b188      	cbz	r0, 8004fa2 <xQueueGenericSendFromISR+0x32>
 8004f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f82:	f383 8811 	msr	BASEPRI, r3
 8004f86:	f3bf 8f6f 	isb	sy
 8004f8a:	f3bf 8f4f 	dsb	sy
 8004f8e:	e7fe      	b.n	8004f8e <xQueueGenericSendFromISR+0x1e>
 8004f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f94:	f383 8811 	msr	BASEPRI, r3
 8004f98:	f3bf 8f6f 	isb	sy
 8004f9c:	f3bf 8f4f 	dsb	sy
 8004fa0:	e7fe      	b.n	8004fa0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d10b      	bne.n	8004fbe <xQueueGenericSendFromISR+0x4e>
 8004fa6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004fa8:	2801      	cmp	r0, #1
 8004faa:	d008      	beq.n	8004fbe <xQueueGenericSendFromISR+0x4e>
 8004fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb0:	f383 8811 	msr	BASEPRI, r3
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	f3bf 8f4f 	dsb	sy
 8004fbc:	e7fe      	b.n	8004fbc <xQueueGenericSendFromISR+0x4c>
 8004fbe:	461f      	mov	r7, r3
 8004fc0:	4690      	mov	r8, r2
 8004fc2:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004fc4:	f001 fb70 	bl	80066a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004fc8:	f3ef 8611 	mrs	r6, BASEPRI
 8004fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd0:	f383 8811 	msr	BASEPRI, r3
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004fdc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004fde:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d303      	bcc.n	8004fec <xQueueGenericSendFromISR+0x7c>
 8004fe4:	2f02      	cmp	r7, #2
 8004fe6:	d001      	beq.n	8004fec <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
 8004fe8:	2000      	movs	r0, #0
 8004fea:	e00f      	b.n	800500c <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
 8004fec:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8004ff0:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ff2:	463a      	mov	r2, r7
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	f7ff fdb6 	bl	8004b68 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8004ffc:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005000:	d008      	beq.n	8005014 <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005002:	1c6b      	adds	r3, r5, #1
 8005004:	b25b      	sxtb	r3, r3
 8005006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 800500a:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800500c:	f386 8811 	msr	BASEPRI, r6
}
 8005010:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005014:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005016:	b15b      	cbz	r3, 8005030 <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005018:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800501c:	f000 fd58 	bl	8005ad0 <xTaskRemoveFromEventList>
 8005020:	b140      	cbz	r0, 8005034 <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 8005022:	f1b8 0f00 	cmp.w	r8, #0
 8005026:	d007      	beq.n	8005038 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005028:	2001      	movs	r0, #1
 800502a:	f8c8 0000 	str.w	r0, [r8]
 800502e:	e7ed      	b.n	800500c <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
 8005030:	2001      	movs	r0, #1
 8005032:	e7eb      	b.n	800500c <xQueueGenericSendFromISR+0x9c>
 8005034:	2001      	movs	r0, #1
 8005036:	e7e9      	b.n	800500c <xQueueGenericSendFromISR+0x9c>
 8005038:	2001      	movs	r0, #1
 800503a:	e7e7      	b.n	800500c <xQueueGenericSendFromISR+0x9c>

0800503c <xQueueReceive>:
{
 800503c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800503e:	b085      	sub	sp, #20
 8005040:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8005042:	b160      	cbz	r0, 800505e <xQueueReceive+0x22>
 8005044:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005046:	b999      	cbnz	r1, 8005070 <xQueueReceive+0x34>
 8005048:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800504a:	b18b      	cbz	r3, 8005070 <xQueueReceive+0x34>
	__asm volatile
 800504c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005050:	f383 8811 	msr	BASEPRI, r3
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	f3bf 8f4f 	dsb	sy
 800505c:	e7fe      	b.n	800505c <xQueueReceive+0x20>
 800505e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005062:	f383 8811 	msr	BASEPRI, r3
 8005066:	f3bf 8f6f 	isb	sy
 800506a:	f3bf 8f4f 	dsb	sy
 800506e:	e7fe      	b.n	800506e <xQueueReceive+0x32>
 8005070:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005072:	f000 fdcb 	bl	8005c0c <xTaskGetSchedulerState>
 8005076:	b950      	cbnz	r0, 800508e <xQueueReceive+0x52>
 8005078:	9b01      	ldr	r3, [sp, #4]
 800507a:	b153      	cbz	r3, 8005092 <xQueueReceive+0x56>
 800507c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005080:	f383 8811 	msr	BASEPRI, r3
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	e7fe      	b.n	800508c <xQueueReceive+0x50>
 800508e:	2600      	movs	r6, #0
 8005090:	e03e      	b.n	8005110 <xQueueReceive+0xd4>
 8005092:	2600      	movs	r6, #0
 8005094:	e03c      	b.n	8005110 <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005096:	4639      	mov	r1, r7
 8005098:	4620      	mov	r0, r4
 800509a:	f7ff fda0 	bl	8004bde <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800509e:	3d01      	subs	r5, #1
 80050a0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050a2:	6923      	ldr	r3, [r4, #16]
 80050a4:	b923      	cbnz	r3, 80050b0 <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
 80050a6:	f001 f9f7 	bl	8006498 <vPortExitCritical>
				return pdPASS;
 80050aa:	2001      	movs	r0, #1
}
 80050ac:	b005      	add	sp, #20
 80050ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050b0:	f104 0010 	add.w	r0, r4, #16
 80050b4:	f000 fd0c 	bl	8005ad0 <xTaskRemoveFromEventList>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	d0f4      	beq.n	80050a6 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
 80050bc:	4b34      	ldr	r3, [pc, #208]	; (8005190 <xQueueReceive+0x154>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	e7eb      	b.n	80050a6 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
 80050ce:	f001 f9e3 	bl	8006498 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80050d2:	2000      	movs	r0, #0
 80050d4:	e7ea      	b.n	80050ac <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050d6:	a802      	add	r0, sp, #8
 80050d8:	f000 fd40 	bl	8005b5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050dc:	2601      	movs	r6, #1
 80050de:	e021      	b.n	8005124 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
 80050e0:	2300      	movs	r3, #0
 80050e2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80050e6:	e029      	b.n	800513c <xQueueReceive+0x100>
 80050e8:	2300      	movs	r3, #0
 80050ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80050ee:	e02b      	b.n	8005148 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
 80050f0:	4620      	mov	r0, r4
 80050f2:	f7ff fd86 	bl	8004c02 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050f6:	f000 fbcb 	bl	8005890 <xTaskResumeAll>
 80050fa:	e009      	b.n	8005110 <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
 80050fc:	4620      	mov	r0, r4
 80050fe:	f7ff fd80 	bl	8004c02 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005102:	f000 fbc5 	bl	8005890 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005106:	4620      	mov	r0, r4
 8005108:	f7ff fd21 	bl	8004b4e <prvIsQueueEmpty>
 800510c:	2800      	cmp	r0, #0
 800510e:	d13d      	bne.n	800518c <xQueueReceive+0x150>
		taskENTER_CRITICAL();
 8005110:	f001 f9a0 	bl	8006454 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005114:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005116:	2d00      	cmp	r5, #0
 8005118:	d1bd      	bne.n	8005096 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800511a:	9b01      	ldr	r3, [sp, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d0d6      	beq.n	80050ce <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
 8005120:	2e00      	cmp	r6, #0
 8005122:	d0d8      	beq.n	80050d6 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
 8005124:	f001 f9b8 	bl	8006498 <vPortExitCritical>
		vTaskSuspendAll();
 8005128:	f000 fb18 	bl	800575c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800512c:	f001 f992 	bl	8006454 <vPortEnterCritical>
 8005130:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005134:	b25b      	sxtb	r3, r3
 8005136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513a:	d0d1      	beq.n	80050e0 <xQueueReceive+0xa4>
 800513c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005140:	b25b      	sxtb	r3, r3
 8005142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005146:	d0cf      	beq.n	80050e8 <xQueueReceive+0xac>
 8005148:	f001 f9a6 	bl	8006498 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800514c:	a901      	add	r1, sp, #4
 800514e:	a802      	add	r0, sp, #8
 8005150:	f000 fd10 	bl	8005b74 <xTaskCheckForTimeOut>
 8005154:	2800      	cmp	r0, #0
 8005156:	d1d1      	bne.n	80050fc <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005158:	4620      	mov	r0, r4
 800515a:	f7ff fcf8 	bl	8004b4e <prvIsQueueEmpty>
 800515e:	2800      	cmp	r0, #0
 8005160:	d0c6      	beq.n	80050f0 <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005162:	9901      	ldr	r1, [sp, #4]
 8005164:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005168:	f000 fc7e 	bl	8005a68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800516c:	4620      	mov	r0, r4
 800516e:	f7ff fd48 	bl	8004c02 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005172:	f000 fb8d 	bl	8005890 <xTaskResumeAll>
 8005176:	2800      	cmp	r0, #0
 8005178:	d1ca      	bne.n	8005110 <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
 800517a:	4b05      	ldr	r3, [pc, #20]	; (8005190 <xQueueReceive+0x154>)
 800517c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005180:	601a      	str	r2, [r3, #0]
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	e7c1      	b.n	8005110 <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
 800518c:	2000      	movs	r0, #0
 800518e:	e78d      	b.n	80050ac <xQueueReceive+0x70>
 8005190:	e000ed04 	.word	0xe000ed04

08005194 <xQueueReceiveFromISR>:
{
 8005194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8005198:	b160      	cbz	r0, 80051b4 <xQueueReceiveFromISR+0x20>
 800519a:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800519c:	b999      	cbnz	r1, 80051c6 <xQueueReceiveFromISR+0x32>
 800519e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80051a0:	b18b      	cbz	r3, 80051c6 <xQueueReceiveFromISR+0x32>
 80051a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a6:	f383 8811 	msr	BASEPRI, r3
 80051aa:	f3bf 8f6f 	isb	sy
 80051ae:	f3bf 8f4f 	dsb	sy
 80051b2:	e7fe      	b.n	80051b2 <xQueueReceiveFromISR+0x1e>
 80051b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b8:	f383 8811 	msr	BASEPRI, r3
 80051bc:	f3bf 8f6f 	isb	sy
 80051c0:	f3bf 8f4f 	dsb	sy
 80051c4:	e7fe      	b.n	80051c4 <xQueueReceiveFromISR+0x30>
 80051c6:	4617      	mov	r7, r2
 80051c8:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80051ca:	f001 fa6d 	bl	80066a8 <vPortValidateInterruptPriority>
	__asm volatile
 80051ce:	f3ef 8611 	mrs	r6, BASEPRI
 80051d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051e2:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051e6:	f1b8 0f00 	cmp.w	r8, #0
 80051ea:	d01d      	beq.n	8005228 <xQueueReceiveFromISR+0x94>
			const int8_t cRxLock = pxQueue->cRxLock;
 80051ec:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80051f0:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80051f2:	4649      	mov	r1, r9
 80051f4:	4620      	mov	r0, r4
 80051f6:	f7ff fcf2 	bl	8004bde <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80051fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80051fe:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8005200:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005204:	d005      	beq.n	8005212 <xQueueReceiveFromISR+0x7e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005206:	1c6b      	adds	r3, r5, #1
 8005208:	b25b      	sxtb	r3, r3
 800520a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
 800520e:	2001      	movs	r0, #1
 8005210:	e00b      	b.n	800522a <xQueueReceiveFromISR+0x96>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005212:	6923      	ldr	r3, [r4, #16]
 8005214:	b16b      	cbz	r3, 8005232 <xQueueReceiveFromISR+0x9e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005216:	f104 0010 	add.w	r0, r4, #16
 800521a:	f000 fc59 	bl	8005ad0 <xTaskRemoveFromEventList>
 800521e:	b150      	cbz	r0, 8005236 <xQueueReceiveFromISR+0xa2>
						if( pxHigherPriorityTaskWoken != NULL )
 8005220:	b15f      	cbz	r7, 800523a <xQueueReceiveFromISR+0xa6>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005222:	2001      	movs	r0, #1
 8005224:	6038      	str	r0, [r7, #0]
 8005226:	e000      	b.n	800522a <xQueueReceiveFromISR+0x96>
			xReturn = pdFAIL;
 8005228:	2000      	movs	r0, #0
	__asm volatile
 800522a:	f386 8811 	msr	BASEPRI, r6
}
 800522e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			xReturn = pdPASS;
 8005232:	2001      	movs	r0, #1
 8005234:	e7f9      	b.n	800522a <xQueueReceiveFromISR+0x96>
 8005236:	2001      	movs	r0, #1
 8005238:	e7f7      	b.n	800522a <xQueueReceiveFromISR+0x96>
 800523a:	2001      	movs	r0, #1
 800523c:	e7f5      	b.n	800522a <xQueueReceiveFromISR+0x96>

0800523e <uxQueueMessagesWaiting>:
	configASSERT( xQueue );
 800523e:	b940      	cbnz	r0, 8005252 <uxQueueMessagesWaiting+0x14>
	__asm volatile
 8005240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	e7fe      	b.n	8005250 <uxQueueMessagesWaiting+0x12>
{
 8005252:	b510      	push	{r4, lr}
 8005254:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8005256:	f001 f8fd 	bl	8006454 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800525a:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 800525c:	f001 f91c 	bl	8006498 <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005260:	4620      	mov	r0, r4
 8005262:	bd10      	pop	{r4, pc}

08005264 <uxQueueMessagesWaitingFromISR>:
	configASSERT( xQueue );
 8005264:	b108      	cbz	r0, 800526a <uxQueueMessagesWaitingFromISR+0x6>
	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005266:	6b80      	ldr	r0, [r0, #56]	; 0x38
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005268:	4770      	bx	lr
 800526a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526e:	f383 8811 	msr	BASEPRI, r3
 8005272:	f3bf 8f6f 	isb	sy
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	e7fe      	b.n	800527a <uxQueueMessagesWaitingFromISR+0x16>

0800527c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800527c:	2300      	movs	r3, #0
 800527e:	2b07      	cmp	r3, #7
 8005280:	d80c      	bhi.n	800529c <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005282:	4a07      	ldr	r2, [pc, #28]	; (80052a0 <vQueueAddToRegistry+0x24>)
 8005284:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8005288:	b10a      	cbz	r2, 800528e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800528a:	3301      	adds	r3, #1
 800528c:	e7f7      	b.n	800527e <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800528e:	4a04      	ldr	r2, [pc, #16]	; (80052a0 <vQueueAddToRegistry+0x24>)
 8005290:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005294:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005298:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800529a:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	20002494 	.word	0x20002494

080052a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	4604      	mov	r4, r0
 80052a8:	460d      	mov	r5, r1
 80052aa:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80052ac:	f001 f8d2 	bl	8006454 <vPortEnterCritical>
 80052b0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80052b4:	b25b      	sxtb	r3, r3
 80052b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ba:	d00d      	beq.n	80052d8 <vQueueWaitForMessageRestricted+0x34>
 80052bc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80052c0:	b25b      	sxtb	r3, r3
 80052c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c6:	d00b      	beq.n	80052e0 <vQueueWaitForMessageRestricted+0x3c>
 80052c8:	f001 f8e6 	bl	8006498 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80052cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80052ce:	b15b      	cbz	r3, 80052e8 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80052d0:	4620      	mov	r0, r4
 80052d2:	f7ff fc96 	bl	8004c02 <prvUnlockQueue>
	}
 80052d6:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 80052d8:	2300      	movs	r3, #0
 80052da:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80052de:	e7ed      	b.n	80052bc <vQueueWaitForMessageRestricted+0x18>
 80052e0:	2300      	movs	r3, #0
 80052e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052e6:	e7ef      	b.n	80052c8 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80052e8:	4632      	mov	r2, r6
 80052ea:	4629      	mov	r1, r5
 80052ec:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80052f0:	f000 fbd2 	bl	8005a98 <vTaskPlaceOnEventListRestricted>
 80052f4:	e7ec      	b.n	80052d0 <vQueueWaitForMessageRestricted+0x2c>
	...

080052f8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052f8:	4b08      	ldr	r3, [pc, #32]	; (800531c <prvResetNextTaskUnblockTime+0x24>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	b13b      	cbz	r3, 8005310 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005300:	4b06      	ldr	r3, [pc, #24]	; (800531c <prvResetNextTaskUnblockTime+0x24>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	4b05      	ldr	r3, [pc, #20]	; (8005320 <prvResetNextTaskUnblockTime+0x28>)
 800530c:	601a      	str	r2, [r3, #0]
	}
}
 800530e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
 8005310:	4b03      	ldr	r3, [pc, #12]	; (8005320 <prvResetNextTaskUnblockTime+0x28>)
 8005312:	f04f 32ff 	mov.w	r2, #4294967295
 8005316:	601a      	str	r2, [r3, #0]
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	200006f8 	.word	0x200006f8
 8005320:	20000ba0 	.word	0x20000ba0

08005324 <prvInitialiseNewTask>:
{
 8005324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005328:	4681      	mov	r9, r0
 800532a:	460d      	mov	r5, r1
 800532c:	4617      	mov	r7, r2
 800532e:	469a      	mov	sl, r3
 8005330:	9e08      	ldr	r6, [sp, #32]
 8005332:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8005336:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005338:	0092      	lsls	r2, r2, #2
 800533a:	21a5      	movs	r1, #165	; 0xa5
 800533c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800533e:	f001 fb2c 	bl	800699a <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005342:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005344:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 8005348:	3a01      	subs	r2, #1
 800534a:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800534e:	f027 0707 	bic.w	r7, r7, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005352:	2300      	movs	r3, #0
 8005354:	2b0f      	cmp	r3, #15
 8005356:	d807      	bhi.n	8005368 <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005358:	5ce9      	ldrb	r1, [r5, r3]
 800535a:	18e2      	adds	r2, r4, r3
 800535c:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8005360:	5cea      	ldrb	r2, [r5, r3]
 8005362:	b10a      	cbz	r2, 8005368 <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005364:	3301      	adds	r3, #1
 8005366:	e7f5      	b.n	8005354 <prvInitialiseNewTask+0x30>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005368:	2300      	movs	r3, #0
 800536a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800536e:	2e37      	cmp	r6, #55	; 0x37
 8005370:	d900      	bls.n	8005374 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005372:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 8005374:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005376:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005378:	2500      	movs	r5, #0
 800537a:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800537c:	1d20      	adds	r0, r4, #4
 800537e:	f7ff fb9a 	bl	8004ab6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005382:	f104 0018 	add.w	r0, r4, #24
 8005386:	f7ff fb96 	bl	8004ab6 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800538a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800538c:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 8005390:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005392:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8005394:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005396:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800539a:	4652      	mov	r2, sl
 800539c:	4649      	mov	r1, r9
 800539e:	4638      	mov	r0, r7
 80053a0:	f001 f830 	bl	8006404 <pxPortInitialiseStack>
 80053a4:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80053a6:	f1b8 0f00 	cmp.w	r8, #0
 80053aa:	d001      	beq.n	80053b0 <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80053ac:	f8c8 4000 	str.w	r4, [r8]
}
 80053b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080053b4 <prvInitialiseTaskLists>:
{
 80053b4:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053b6:	2400      	movs	r4, #0
 80053b8:	e007      	b.n	80053ca <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80053ba:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80053be:	0093      	lsls	r3, r2, #2
 80053c0:	480e      	ldr	r0, [pc, #56]	; (80053fc <prvInitialiseTaskLists+0x48>)
 80053c2:	4418      	add	r0, r3
 80053c4:	f7ff fb6c 	bl	8004aa0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053c8:	3401      	adds	r4, #1
 80053ca:	2c37      	cmp	r4, #55	; 0x37
 80053cc:	d9f5      	bls.n	80053ba <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 80053ce:	4d0c      	ldr	r5, [pc, #48]	; (8005400 <prvInitialiseTaskLists+0x4c>)
 80053d0:	4628      	mov	r0, r5
 80053d2:	f7ff fb65 	bl	8004aa0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80053d6:	4c0b      	ldr	r4, [pc, #44]	; (8005404 <prvInitialiseTaskLists+0x50>)
 80053d8:	4620      	mov	r0, r4
 80053da:	f7ff fb61 	bl	8004aa0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80053de:	480a      	ldr	r0, [pc, #40]	; (8005408 <prvInitialiseTaskLists+0x54>)
 80053e0:	f7ff fb5e 	bl	8004aa0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80053e4:	4809      	ldr	r0, [pc, #36]	; (800540c <prvInitialiseTaskLists+0x58>)
 80053e6:	f7ff fb5b 	bl	8004aa0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80053ea:	4809      	ldr	r0, [pc, #36]	; (8005410 <prvInitialiseTaskLists+0x5c>)
 80053ec:	f7ff fb58 	bl	8004aa0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80053f0:	4b08      	ldr	r3, [pc, #32]	; (8005414 <prvInitialiseTaskLists+0x60>)
 80053f2:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80053f4:	4b08      	ldr	r3, [pc, #32]	; (8005418 <prvInitialiseTaskLists+0x64>)
 80053f6:	601c      	str	r4, [r3, #0]
}
 80053f8:	bd38      	pop	{r3, r4, r5, pc}
 80053fa:	bf00      	nop
 80053fc:	20000700 	.word	0x20000700
 8005400:	20000b78 	.word	0x20000b78
 8005404:	20000b8c 	.word	0x20000b8c
 8005408:	20000ba8 	.word	0x20000ba8
 800540c:	20000bd4 	.word	0x20000bd4
 8005410:	20000bc0 	.word	0x20000bc0
 8005414:	200006f8 	.word	0x200006f8
 8005418:	200006fc 	.word	0x200006fc

0800541c <prvAddNewTaskToReadyList>:
{
 800541c:	b510      	push	{r4, lr}
 800541e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8005420:	f001 f818 	bl	8006454 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8005424:	4a21      	ldr	r2, [pc, #132]	; (80054ac <prvAddNewTaskToReadyList+0x90>)
 8005426:	6813      	ldr	r3, [r2, #0]
 8005428:	3301      	adds	r3, #1
 800542a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800542c:	4b20      	ldr	r3, [pc, #128]	; (80054b0 <prvAddNewTaskToReadyList+0x94>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	b15b      	cbz	r3, 800544a <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8005432:	4b20      	ldr	r3, [pc, #128]	; (80054b4 <prvAddNewTaskToReadyList+0x98>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	b96b      	cbnz	r3, 8005454 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005438:	4b1d      	ldr	r3, [pc, #116]	; (80054b0 <prvAddNewTaskToReadyList+0x94>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800543e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005440:	429a      	cmp	r2, r3
 8005442:	d807      	bhi.n	8005454 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8005444:	4b1a      	ldr	r3, [pc, #104]	; (80054b0 <prvAddNewTaskToReadyList+0x94>)
 8005446:	601c      	str	r4, [r3, #0]
 8005448:	e004      	b.n	8005454 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800544a:	4b19      	ldr	r3, [pc, #100]	; (80054b0 <prvAddNewTaskToReadyList+0x94>)
 800544c:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800544e:	6813      	ldr	r3, [r2, #0]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d027      	beq.n	80054a4 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
 8005454:	4a18      	ldr	r2, [pc, #96]	; (80054b8 <prvAddNewTaskToReadyList+0x9c>)
 8005456:	6813      	ldr	r3, [r2, #0]
 8005458:	3301      	adds	r3, #1
 800545a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800545c:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800545e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005460:	4a16      	ldr	r2, [pc, #88]	; (80054bc <prvAddNewTaskToReadyList+0xa0>)
 8005462:	6812      	ldr	r2, [r2, #0]
 8005464:	4293      	cmp	r3, r2
 8005466:	d901      	bls.n	800546c <prvAddNewTaskToReadyList+0x50>
 8005468:	4a14      	ldr	r2, [pc, #80]	; (80054bc <prvAddNewTaskToReadyList+0xa0>)
 800546a:	6013      	str	r3, [r2, #0]
 800546c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005470:	009a      	lsls	r2, r3, #2
 8005472:	1d21      	adds	r1, r4, #4
 8005474:	4812      	ldr	r0, [pc, #72]	; (80054c0 <prvAddNewTaskToReadyList+0xa4>)
 8005476:	4410      	add	r0, r2
 8005478:	f7ff fb20 	bl	8004abc <vListInsertEnd>
	taskEXIT_CRITICAL();
 800547c:	f001 f80c 	bl	8006498 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005480:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <prvAddNewTaskToReadyList+0x98>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	b16b      	cbz	r3, 80054a2 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005486:	4b0a      	ldr	r3, [pc, #40]	; (80054b0 <prvAddNewTaskToReadyList+0x94>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800548c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800548e:	429a      	cmp	r2, r3
 8005490:	d207      	bcs.n	80054a2 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
 8005492:	4b0c      	ldr	r3, [pc, #48]	; (80054c4 <prvAddNewTaskToReadyList+0xa8>)
 8005494:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	f3bf 8f4f 	dsb	sy
 800549e:	f3bf 8f6f 	isb	sy
}
 80054a2:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 80054a4:	f7ff ff86 	bl	80053b4 <prvInitialiseTaskLists>
 80054a8:	e7d4      	b.n	8005454 <prvAddNewTaskToReadyList+0x38>
 80054aa:	bf00      	nop
 80054ac:	20000b60 	.word	0x20000b60
 80054b0:	200006f4 	.word	0x200006f4
 80054b4:	20000bbc 	.word	0x20000bbc
 80054b8:	20000b70 	.word	0x20000b70
 80054bc:	20000b74 	.word	0x20000b74
 80054c0:	20000700 	.word	0x20000700
 80054c4:	e000ed04 	.word	0xe000ed04

080054c8 <prvDeleteTCB>:
	{
 80054c8:	b510      	push	{r4, lr}
 80054ca:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80054cc:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 80054d0:	b933      	cbnz	r3, 80054e0 <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
 80054d2:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80054d4:	f001 f9fa 	bl	80068cc <vPortFree>
				vPortFree( pxTCB );
 80054d8:	4620      	mov	r0, r4
 80054da:	f001 f9f7 	bl	80068cc <vPortFree>
	}
 80054de:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d00a      	beq.n	80054fa <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d0fa      	beq.n	80054de <prvDeleteTCB+0x16>
 80054e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ec:	f383 8811 	msr	BASEPRI, r3
 80054f0:	f3bf 8f6f 	isb	sy
 80054f4:	f3bf 8f4f 	dsb	sy
 80054f8:	e7fe      	b.n	80054f8 <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
 80054fa:	f001 f9e7 	bl	80068cc <vPortFree>
 80054fe:	e7ee      	b.n	80054de <prvDeleteTCB+0x16>

08005500 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005500:	4b0f      	ldr	r3, [pc, #60]	; (8005540 <prvCheckTasksWaitingTermination+0x40>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	b1d3      	cbz	r3, 800553c <prvCheckTasksWaitingTermination+0x3c>
{
 8005506:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8005508:	f000 ffa4 	bl	8006454 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800550c:	4b0d      	ldr	r3, [pc, #52]	; (8005544 <prvCheckTasksWaitingTermination+0x44>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005512:	1d20      	adds	r0, r4, #4
 8005514:	f7ff faf8 	bl	8004b08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005518:	4a0b      	ldr	r2, [pc, #44]	; (8005548 <prvCheckTasksWaitingTermination+0x48>)
 800551a:	6813      	ldr	r3, [r2, #0]
 800551c:	3b01      	subs	r3, #1
 800551e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005520:	4a07      	ldr	r2, [pc, #28]	; (8005540 <prvCheckTasksWaitingTermination+0x40>)
 8005522:	6813      	ldr	r3, [r2, #0]
 8005524:	3b01      	subs	r3, #1
 8005526:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8005528:	f000 ffb6 	bl	8006498 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800552c:	4620      	mov	r0, r4
 800552e:	f7ff ffcb 	bl	80054c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005532:	4b03      	ldr	r3, [pc, #12]	; (8005540 <prvCheckTasksWaitingTermination+0x40>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1e6      	bne.n	8005508 <prvCheckTasksWaitingTermination+0x8>
}
 800553a:	bd10      	pop	{r4, pc}
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	20000b64 	.word	0x20000b64
 8005544:	20000bd4 	.word	0x20000bd4
 8005548:	20000b60 	.word	0x20000b60

0800554c <prvIdleTask>:
{
 800554c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800554e:	f7ff ffd7 	bl	8005500 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005552:	4b06      	ldr	r3, [pc, #24]	; (800556c <prvIdleTask+0x20>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d9f9      	bls.n	800554e <prvIdleTask+0x2>
				taskYIELD();
 800555a:	4b05      	ldr	r3, [pc, #20]	; (8005570 <prvIdleTask+0x24>)
 800555c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005560:	601a      	str	r2, [r3, #0]
 8005562:	f3bf 8f4f 	dsb	sy
 8005566:	f3bf 8f6f 	isb	sy
 800556a:	e7f0      	b.n	800554e <prvIdleTask+0x2>
 800556c:	20000700 	.word	0x20000700
 8005570:	e000ed04 	.word	0xe000ed04

08005574 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	4604      	mov	r4, r0
 8005578:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800557a:	4b17      	ldr	r3, [pc, #92]	; (80055d8 <prvAddCurrentTaskToDelayedList+0x64>)
 800557c:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800557e:	4b17      	ldr	r3, [pc, #92]	; (80055dc <prvAddCurrentTaskToDelayedList+0x68>)
 8005580:	6818      	ldr	r0, [r3, #0]
 8005582:	3004      	adds	r0, #4
 8005584:	f7ff fac0 	bl	8004b08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005588:	f1b4 3fff 	cmp.w	r4, #4294967295
 800558c:	d013      	beq.n	80055b6 <prvAddCurrentTaskToDelayedList+0x42>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800558e:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005590:	4b12      	ldr	r3, [pc, #72]	; (80055dc <prvAddCurrentTaskToDelayedList+0x68>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8005596:	42a5      	cmp	r5, r4
 8005598:	d816      	bhi.n	80055c8 <prvAddCurrentTaskToDelayedList+0x54>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800559a:	4b11      	ldr	r3, [pc, #68]	; (80055e0 <prvAddCurrentTaskToDelayedList+0x6c>)
 800559c:	6818      	ldr	r0, [r3, #0]
 800559e:	4b0f      	ldr	r3, [pc, #60]	; (80055dc <prvAddCurrentTaskToDelayedList+0x68>)
 80055a0:	6819      	ldr	r1, [r3, #0]
 80055a2:	3104      	adds	r1, #4
 80055a4:	f7ff fa96 	bl	8004ad4 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80055a8:	4b0e      	ldr	r3, [pc, #56]	; (80055e4 <prvAddCurrentTaskToDelayedList+0x70>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	42a3      	cmp	r3, r4
 80055ae:	d912      	bls.n	80055d6 <prvAddCurrentTaskToDelayedList+0x62>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80055b0:	4b0c      	ldr	r3, [pc, #48]	; (80055e4 <prvAddCurrentTaskToDelayedList+0x70>)
 80055b2:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80055b4:	e00f      	b.n	80055d6 <prvAddCurrentTaskToDelayedList+0x62>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80055b6:	2e00      	cmp	r6, #0
 80055b8:	d0e9      	beq.n	800558e <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80055ba:	4b08      	ldr	r3, [pc, #32]	; (80055dc <prvAddCurrentTaskToDelayedList+0x68>)
 80055bc:	6819      	ldr	r1, [r3, #0]
 80055be:	3104      	adds	r1, #4
 80055c0:	4809      	ldr	r0, [pc, #36]	; (80055e8 <prvAddCurrentTaskToDelayedList+0x74>)
 80055c2:	f7ff fa7b 	bl	8004abc <vListInsertEnd>
 80055c6:	e006      	b.n	80055d6 <prvAddCurrentTaskToDelayedList+0x62>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80055c8:	4b08      	ldr	r3, [pc, #32]	; (80055ec <prvAddCurrentTaskToDelayedList+0x78>)
 80055ca:	6818      	ldr	r0, [r3, #0]
 80055cc:	4b03      	ldr	r3, [pc, #12]	; (80055dc <prvAddCurrentTaskToDelayedList+0x68>)
 80055ce:	6819      	ldr	r1, [r3, #0]
 80055d0:	3104      	adds	r1, #4
 80055d2:	f7ff fa7f 	bl	8004ad4 <vListInsert>
}
 80055d6:	bd70      	pop	{r4, r5, r6, pc}
 80055d8:	20000be8 	.word	0x20000be8
 80055dc:	200006f4 	.word	0x200006f4
 80055e0:	200006f8 	.word	0x200006f8
 80055e4:	20000ba0 	.word	0x20000ba0
 80055e8:	20000bc0 	.word	0x20000bc0
 80055ec:	200006fc 	.word	0x200006fc

080055f0 <xTaskCreateStatic>:
	{
 80055f0:	b570      	push	{r4, r5, r6, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80055f6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 80055f8:	b945      	cbnz	r5, 800560c <xTaskCreateStatic+0x1c>
 80055fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	e7fe      	b.n	800560a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800560c:	b944      	cbnz	r4, 8005620 <xTaskCreateStatic+0x30>
 800560e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	e7fe      	b.n	800561e <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005620:	265c      	movs	r6, #92	; 0x5c
 8005622:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005624:	9e04      	ldr	r6, [sp, #16]
 8005626:	2e5c      	cmp	r6, #92	; 0x5c
 8005628:	d008      	beq.n	800563c <xTaskCreateStatic+0x4c>
 800562a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800562e:	f383 8811 	msr	BASEPRI, r3
 8005632:	f3bf 8f6f 	isb	sy
 8005636:	f3bf 8f4f 	dsb	sy
 800563a:	e7fe      	b.n	800563a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800563c:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800563e:	2502      	movs	r5, #2
 8005640:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005644:	2500      	movs	r5, #0
 8005646:	9503      	str	r5, [sp, #12]
 8005648:	9402      	str	r4, [sp, #8]
 800564a:	ad05      	add	r5, sp, #20
 800564c:	9501      	str	r5, [sp, #4]
 800564e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005650:	9500      	str	r5, [sp, #0]
 8005652:	f7ff fe67 	bl	8005324 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005656:	4620      	mov	r0, r4
 8005658:	f7ff fee0 	bl	800541c <prvAddNewTaskToReadyList>
	}
 800565c:	9805      	ldr	r0, [sp, #20]
 800565e:	b006      	add	sp, #24
 8005660:	bd70      	pop	{r4, r5, r6, pc}

08005662 <xTaskCreate>:
	{
 8005662:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005666:	b085      	sub	sp, #20
 8005668:	4607      	mov	r7, r0
 800566a:	4688      	mov	r8, r1
 800566c:	4615      	mov	r5, r2
 800566e:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005670:	0090      	lsls	r0, r2, #2
 8005672:	f001 f8a7 	bl	80067c4 <pvPortMalloc>
			if( pxStack != NULL )
 8005676:	b308      	cbz	r0, 80056bc <xTaskCreate+0x5a>
 8005678:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800567a:	205c      	movs	r0, #92	; 0x5c
 800567c:	f001 f8a2 	bl	80067c4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8005680:	4604      	mov	r4, r0
 8005682:	b1b8      	cbz	r0, 80056b4 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
 8005684:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8005686:	b1e4      	cbz	r4, 80056c2 <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005688:	2300      	movs	r3, #0
 800568a:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800568e:	9303      	str	r3, [sp, #12]
 8005690:	9402      	str	r4, [sp, #8]
 8005692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005694:	9301      	str	r3, [sp, #4]
 8005696:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	464b      	mov	r3, r9
 800569c:	462a      	mov	r2, r5
 800569e:	4641      	mov	r1, r8
 80056a0:	4638      	mov	r0, r7
 80056a2:	f7ff fe3f 	bl	8005324 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056a6:	4620      	mov	r0, r4
 80056a8:	f7ff feb8 	bl	800541c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056ac:	2001      	movs	r0, #1
	}
 80056ae:	b005      	add	sp, #20
 80056b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80056b4:	4630      	mov	r0, r6
 80056b6:	f001 f909 	bl	80068cc <vPortFree>
 80056ba:	e7e4      	b.n	8005686 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056bc:	f04f 30ff 	mov.w	r0, #4294967295
 80056c0:	e7f5      	b.n	80056ae <xTaskCreate+0x4c>
 80056c2:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 80056c6:	e7f2      	b.n	80056ae <xTaskCreate+0x4c>

080056c8 <vTaskStartScheduler>:
{
 80056c8:	b510      	push	{r4, lr}
 80056ca:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80056cc:	2400      	movs	r4, #0
 80056ce:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80056d0:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80056d2:	aa07      	add	r2, sp, #28
 80056d4:	a906      	add	r1, sp, #24
 80056d6:	a805      	add	r0, sp, #20
 80056d8:	f7ff f9ca 	bl	8004a70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80056dc:	9b05      	ldr	r3, [sp, #20]
 80056de:	9302      	str	r3, [sp, #8]
 80056e0:	9b06      	ldr	r3, [sp, #24]
 80056e2:	9301      	str	r3, [sp, #4]
 80056e4:	9400      	str	r4, [sp, #0]
 80056e6:	4623      	mov	r3, r4
 80056e8:	9a07      	ldr	r2, [sp, #28]
 80056ea:	4917      	ldr	r1, [pc, #92]	; (8005748 <vTaskStartScheduler+0x80>)
 80056ec:	4817      	ldr	r0, [pc, #92]	; (800574c <vTaskStartScheduler+0x84>)
 80056ee:	f7ff ff7f 	bl	80055f0 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80056f2:	b140      	cbz	r0, 8005706 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
 80056f4:	f000 fc9a 	bl	800602c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80056f8:	2801      	cmp	r0, #1
 80056fa:	d006      	beq.n	800570a <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80056fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005700:	d018      	beq.n	8005734 <vTaskStartScheduler+0x6c>
}
 8005702:	b008      	add	sp, #32
 8005704:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 8005706:	2000      	movs	r0, #0
 8005708:	e7f6      	b.n	80056f8 <vTaskStartScheduler+0x30>
 800570a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570e:	f383 8811 	msr	BASEPRI, r3
 8005712:	f3bf 8f6f 	isb	sy
 8005716:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800571a:	4b0d      	ldr	r3, [pc, #52]	; (8005750 <vTaskStartScheduler+0x88>)
 800571c:	f04f 32ff 	mov.w	r2, #4294967295
 8005720:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005722:	4b0c      	ldr	r3, [pc, #48]	; (8005754 <vTaskStartScheduler+0x8c>)
 8005724:	2201      	movs	r2, #1
 8005726:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005728:	4b0b      	ldr	r3, [pc, #44]	; (8005758 <vTaskStartScheduler+0x90>)
 800572a:	2200      	movs	r2, #0
 800572c:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800572e:	f000 ff33 	bl	8006598 <xPortStartScheduler>
 8005732:	e7e6      	b.n	8005702 <vTaskStartScheduler+0x3a>
 8005734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005738:	f383 8811 	msr	BASEPRI, r3
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f3bf 8f4f 	dsb	sy
 8005744:	e7fe      	b.n	8005744 <vTaskStartScheduler+0x7c>
 8005746:	bf00      	nop
 8005748:	08006a34 	.word	0x08006a34
 800574c:	0800554d 	.word	0x0800554d
 8005750:	20000ba0 	.word	0x20000ba0
 8005754:	20000bbc 	.word	0x20000bbc
 8005758:	20000be8 	.word	0x20000be8

0800575c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800575c:	4a02      	ldr	r2, [pc, #8]	; (8005768 <vTaskSuspendAll+0xc>)
 800575e:	6813      	ldr	r3, [r2, #0]
 8005760:	3301      	adds	r3, #1
 8005762:	6013      	str	r3, [r2, #0]
}
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	20000b6c 	.word	0x20000b6c

0800576c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800576c:	4b01      	ldr	r3, [pc, #4]	; (8005774 <xTaskGetTickCount+0x8>)
 800576e:	6818      	ldr	r0, [r3, #0]
}
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	20000be8 	.word	0x20000be8

08005778 <xTaskIncrementTick>:
{
 8005778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800577a:	4b3a      	ldr	r3, [pc, #232]	; (8005864 <xTaskIncrementTick+0xec>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d164      	bne.n	800584c <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005782:	4b39      	ldr	r3, [pc, #228]	; (8005868 <xTaskIncrementTick+0xf0>)
 8005784:	681d      	ldr	r5, [r3, #0]
 8005786:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8005788:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800578a:	b9c5      	cbnz	r5, 80057be <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800578c:	4b37      	ldr	r3, [pc, #220]	; (800586c <xTaskIncrementTick+0xf4>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	b143      	cbz	r3, 80057a6 <xTaskIncrementTick+0x2e>
 8005794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005798:	f383 8811 	msr	BASEPRI, r3
 800579c:	f3bf 8f6f 	isb	sy
 80057a0:	f3bf 8f4f 	dsb	sy
 80057a4:	e7fe      	b.n	80057a4 <xTaskIncrementTick+0x2c>
 80057a6:	4a31      	ldr	r2, [pc, #196]	; (800586c <xTaskIncrementTick+0xf4>)
 80057a8:	6811      	ldr	r1, [r2, #0]
 80057aa:	4b31      	ldr	r3, [pc, #196]	; (8005870 <xTaskIncrementTick+0xf8>)
 80057ac:	6818      	ldr	r0, [r3, #0]
 80057ae:	6010      	str	r0, [r2, #0]
 80057b0:	6019      	str	r1, [r3, #0]
 80057b2:	4a30      	ldr	r2, [pc, #192]	; (8005874 <xTaskIncrementTick+0xfc>)
 80057b4:	6813      	ldr	r3, [r2, #0]
 80057b6:	3301      	adds	r3, #1
 80057b8:	6013      	str	r3, [r2, #0]
 80057ba:	f7ff fd9d 	bl	80052f8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80057be:	4b2e      	ldr	r3, [pc, #184]	; (8005878 <xTaskIncrementTick+0x100>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	42ab      	cmp	r3, r5
 80057c4:	d938      	bls.n	8005838 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
 80057c6:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057c8:	4b2c      	ldr	r3, [pc, #176]	; (800587c <xTaskIncrementTick+0x104>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80057d2:	009a      	lsls	r2, r3, #2
 80057d4:	4b2a      	ldr	r3, [pc, #168]	; (8005880 <xTaskIncrementTick+0x108>)
 80057d6:	589b      	ldr	r3, [r3, r2]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d93c      	bls.n	8005856 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
 80057dc:	2401      	movs	r4, #1
 80057de:	e03a      	b.n	8005856 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
 80057e0:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057e2:	4b22      	ldr	r3, [pc, #136]	; (800586c <xTaskIncrementTick+0xf4>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	b343      	cbz	r3, 800583c <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80057ea:	4b20      	ldr	r3, [pc, #128]	; (800586c <xTaskIncrementTick+0xf4>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80057f2:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 80057f4:	429d      	cmp	r5, r3
 80057f6:	d326      	bcc.n	8005846 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057f8:	1d37      	adds	r7, r6, #4
 80057fa:	4638      	mov	r0, r7
 80057fc:	f7ff f984 	bl	8004b08 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005800:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8005802:	b11b      	cbz	r3, 800580c <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005804:	f106 0018 	add.w	r0, r6, #24
 8005808:	f7ff f97e 	bl	8004b08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800580c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800580e:	4a1d      	ldr	r2, [pc, #116]	; (8005884 <xTaskIncrementTick+0x10c>)
 8005810:	6812      	ldr	r2, [r2, #0]
 8005812:	4293      	cmp	r3, r2
 8005814:	d901      	bls.n	800581a <xTaskIncrementTick+0xa2>
 8005816:	4a1b      	ldr	r2, [pc, #108]	; (8005884 <xTaskIncrementTick+0x10c>)
 8005818:	6013      	str	r3, [r2, #0]
 800581a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800581e:	009a      	lsls	r2, r3, #2
 8005820:	4639      	mov	r1, r7
 8005822:	4817      	ldr	r0, [pc, #92]	; (8005880 <xTaskIncrementTick+0x108>)
 8005824:	4410      	add	r0, r2
 8005826:	f7ff f949 	bl	8004abc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800582a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800582c:	4b13      	ldr	r3, [pc, #76]	; (800587c <xTaskIncrementTick+0x104>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005832:	429a      	cmp	r2, r3
 8005834:	d2d4      	bcs.n	80057e0 <xTaskIncrementTick+0x68>
 8005836:	e7d4      	b.n	80057e2 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
 8005838:	2400      	movs	r4, #0
 800583a:	e7d2      	b.n	80057e2 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800583c:	4b0e      	ldr	r3, [pc, #56]	; (8005878 <xTaskIncrementTick+0x100>)
 800583e:	f04f 32ff 	mov.w	r2, #4294967295
 8005842:	601a      	str	r2, [r3, #0]
					break;
 8005844:	e7c0      	b.n	80057c8 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8005846:	4a0c      	ldr	r2, [pc, #48]	; (8005878 <xTaskIncrementTick+0x100>)
 8005848:	6013      	str	r3, [r2, #0]
						break;
 800584a:	e7bd      	b.n	80057c8 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 800584c:	4a0e      	ldr	r2, [pc, #56]	; (8005888 <xTaskIncrementTick+0x110>)
 800584e:	6813      	ldr	r3, [r2, #0]
 8005850:	3301      	adds	r3, #1
 8005852:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8005854:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8005856:	4b0d      	ldr	r3, [pc, #52]	; (800588c <xTaskIncrementTick+0x114>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	b103      	cbz	r3, 800585e <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
 800585c:	2401      	movs	r4, #1
}
 800585e:	4620      	mov	r0, r4
 8005860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005862:	bf00      	nop
 8005864:	20000b6c 	.word	0x20000b6c
 8005868:	20000be8 	.word	0x20000be8
 800586c:	200006f8 	.word	0x200006f8
 8005870:	200006fc 	.word	0x200006fc
 8005874:	20000ba4 	.word	0x20000ba4
 8005878:	20000ba0 	.word	0x20000ba0
 800587c:	200006f4 	.word	0x200006f4
 8005880:	20000700 	.word	0x20000700
 8005884:	20000b74 	.word	0x20000b74
 8005888:	20000b68 	.word	0x20000b68
 800588c:	20000bec 	.word	0x20000bec

08005890 <xTaskResumeAll>:
{
 8005890:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8005892:	4b33      	ldr	r3, [pc, #204]	; (8005960 <xTaskResumeAll+0xd0>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	b943      	cbnz	r3, 80058aa <xTaskResumeAll+0x1a>
 8005898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800589c:	f383 8811 	msr	BASEPRI, r3
 80058a0:	f3bf 8f6f 	isb	sy
 80058a4:	f3bf 8f4f 	dsb	sy
 80058a8:	e7fe      	b.n	80058a8 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 80058aa:	f000 fdd3 	bl	8006454 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80058ae:	4b2c      	ldr	r3, [pc, #176]	; (8005960 <xTaskResumeAll+0xd0>)
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	3a01      	subs	r2, #1
 80058b4:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d14d      	bne.n	8005958 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80058bc:	4b29      	ldr	r3, [pc, #164]	; (8005964 <xTaskResumeAll+0xd4>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	b923      	cbnz	r3, 80058cc <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 80058c2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80058c4:	f000 fde8 	bl	8006498 <vPortExitCritical>
}
 80058c8:	4620      	mov	r0, r4
 80058ca:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
 80058cc:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80058ce:	4b26      	ldr	r3, [pc, #152]	; (8005968 <xTaskResumeAll+0xd8>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	b31b      	cbz	r3, 800591c <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80058d4:	4b24      	ldr	r3, [pc, #144]	; (8005968 <xTaskResumeAll+0xd8>)
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058da:	f104 0018 	add.w	r0, r4, #24
 80058de:	f7ff f913 	bl	8004b08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058e2:	1d25      	adds	r5, r4, #4
 80058e4:	4628      	mov	r0, r5
 80058e6:	f7ff f90f 	bl	8004b08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80058ea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80058ec:	4a1f      	ldr	r2, [pc, #124]	; (800596c <xTaskResumeAll+0xdc>)
 80058ee:	6812      	ldr	r2, [r2, #0]
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d901      	bls.n	80058f8 <xTaskResumeAll+0x68>
 80058f4:	4a1d      	ldr	r2, [pc, #116]	; (800596c <xTaskResumeAll+0xdc>)
 80058f6:	6013      	str	r3, [r2, #0]
 80058f8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80058fc:	009a      	lsls	r2, r3, #2
 80058fe:	4629      	mov	r1, r5
 8005900:	481b      	ldr	r0, [pc, #108]	; (8005970 <xTaskResumeAll+0xe0>)
 8005902:	4410      	add	r0, r2
 8005904:	f7ff f8da 	bl	8004abc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005908:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800590a:	4b1a      	ldr	r3, [pc, #104]	; (8005974 <xTaskResumeAll+0xe4>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005910:	429a      	cmp	r2, r3
 8005912:	d3dc      	bcc.n	80058ce <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 8005914:	4b18      	ldr	r3, [pc, #96]	; (8005978 <xTaskResumeAll+0xe8>)
 8005916:	2201      	movs	r2, #1
 8005918:	601a      	str	r2, [r3, #0]
 800591a:	e7d8      	b.n	80058ce <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 800591c:	b10c      	cbz	r4, 8005922 <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 800591e:	f7ff fceb 	bl	80052f8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005922:	4b16      	ldr	r3, [pc, #88]	; (800597c <xTaskResumeAll+0xec>)
 8005924:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005926:	b154      	cbz	r4, 800593e <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
 8005928:	f7ff ff26 	bl	8005778 <xTaskIncrementTick>
 800592c:	b110      	cbz	r0, 8005934 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
 800592e:	4b12      	ldr	r3, [pc, #72]	; (8005978 <xTaskResumeAll+0xe8>)
 8005930:	2201      	movs	r2, #1
 8005932:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005934:	3c01      	subs	r4, #1
 8005936:	d1f7      	bne.n	8005928 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
 8005938:	4b10      	ldr	r3, [pc, #64]	; (800597c <xTaskResumeAll+0xec>)
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 800593e:	4b0e      	ldr	r3, [pc, #56]	; (8005978 <xTaskResumeAll+0xe8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	b15b      	cbz	r3, 800595c <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 8005944:	4b0e      	ldr	r3, [pc, #56]	; (8005980 <xTaskResumeAll+0xf0>)
 8005946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800594a:	601a      	str	r2, [r3, #0]
 800594c:	f3bf 8f4f 	dsb	sy
 8005950:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8005954:	2401      	movs	r4, #1
 8005956:	e7b5      	b.n	80058c4 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
 8005958:	2400      	movs	r4, #0
 800595a:	e7b3      	b.n	80058c4 <xTaskResumeAll+0x34>
 800595c:	2400      	movs	r4, #0
 800595e:	e7b1      	b.n	80058c4 <xTaskResumeAll+0x34>
 8005960:	20000b6c 	.word	0x20000b6c
 8005964:	20000b60 	.word	0x20000b60
 8005968:	20000ba8 	.word	0x20000ba8
 800596c:	20000b74 	.word	0x20000b74
 8005970:	20000700 	.word	0x20000700
 8005974:	200006f4 	.word	0x200006f4
 8005978:	20000bec 	.word	0x20000bec
 800597c:	20000b68 	.word	0x20000b68
 8005980:	e000ed04 	.word	0xe000ed04

08005984 <vTaskDelay>:
	{
 8005984:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005986:	b1a8      	cbz	r0, 80059b4 <vTaskDelay+0x30>
 8005988:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800598a:	4b0f      	ldr	r3, [pc, #60]	; (80059c8 <vTaskDelay+0x44>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	b143      	cbz	r3, 80059a2 <vTaskDelay+0x1e>
 8005990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	e7fe      	b.n	80059a0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80059a2:	f7ff fedb 	bl	800575c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80059a6:	2100      	movs	r1, #0
 80059a8:	4620      	mov	r0, r4
 80059aa:	f7ff fde3 	bl	8005574 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80059ae:	f7ff ff6f 	bl	8005890 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80059b2:	b938      	cbnz	r0, 80059c4 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 80059b4:	4b05      	ldr	r3, [pc, #20]	; (80059cc <vTaskDelay+0x48>)
 80059b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059ba:	601a      	str	r2, [r3, #0]
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	f3bf 8f6f 	isb	sy
	}
 80059c4:	bd10      	pop	{r4, pc}
 80059c6:	bf00      	nop
 80059c8:	20000b6c 	.word	0x20000b6c
 80059cc:	e000ed04 	.word	0xe000ed04

080059d0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80059d0:	4b20      	ldr	r3, [pc, #128]	; (8005a54 <vTaskSwitchContext+0x84>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	b11b      	cbz	r3, 80059de <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80059d6:	4b20      	ldr	r3, [pc, #128]	; (8005a58 <vTaskSwitchContext+0x88>)
 80059d8:	2201      	movs	r2, #1
 80059da:	601a      	str	r2, [r3, #0]
 80059dc:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80059de:	4b1e      	ldr	r3, [pc, #120]	; (8005a58 <vTaskSwitchContext+0x88>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80059e4:	4b1d      	ldr	r3, [pc, #116]	; (8005a5c <vTaskSwitchContext+0x8c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80059ec:	008a      	lsls	r2, r1, #2
 80059ee:	491c      	ldr	r1, [pc, #112]	; (8005a60 <vTaskSwitchContext+0x90>)
 80059f0:	588a      	ldr	r2, [r1, r2]
 80059f2:	b95a      	cbnz	r2, 8005a0c <vTaskSwitchContext+0x3c>
 80059f4:	b10b      	cbz	r3, 80059fa <vTaskSwitchContext+0x2a>
 80059f6:	3b01      	subs	r3, #1
 80059f8:	e7f6      	b.n	80059e8 <vTaskSwitchContext+0x18>
 80059fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059fe:	f383 8811 	msr	BASEPRI, r3
 8005a02:	f3bf 8f6f 	isb	sy
 8005a06:	f3bf 8f4f 	dsb	sy
 8005a0a:	e7fe      	b.n	8005a0a <vTaskSwitchContext+0x3a>
{
 8005a0c:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005a0e:	4608      	mov	r0, r1
 8005a10:	009a      	lsls	r2, r3, #2
 8005a12:	18d4      	adds	r4, r2, r3
 8005a14:	00a1      	lsls	r1, r4, #2
 8005a16:	4401      	add	r1, r0
 8005a18:	684c      	ldr	r4, [r1, #4]
 8005a1a:	6864      	ldr	r4, [r4, #4]
 8005a1c:	604c      	str	r4, [r1, #4]
 8005a1e:	441a      	add	r2, r3
 8005a20:	0091      	lsls	r1, r2, #2
 8005a22:	3108      	adds	r1, #8
 8005a24:	4408      	add	r0, r1
 8005a26:	4284      	cmp	r4, r0
 8005a28:	d00d      	beq.n	8005a46 <vTaskSwitchContext+0x76>
 8005a2a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8005a2e:	0091      	lsls	r1, r2, #2
 8005a30:	4a0b      	ldr	r2, [pc, #44]	; (8005a60 <vTaskSwitchContext+0x90>)
 8005a32:	440a      	add	r2, r1
 8005a34:	6852      	ldr	r2, [r2, #4]
 8005a36:	68d1      	ldr	r1, [r2, #12]
 8005a38:	4a0a      	ldr	r2, [pc, #40]	; (8005a64 <vTaskSwitchContext+0x94>)
 8005a3a:	6011      	str	r1, [r2, #0]
 8005a3c:	4a07      	ldr	r2, [pc, #28]	; (8005a5c <vTaskSwitchContext+0x8c>)
 8005a3e:	6013      	str	r3, [r2, #0]
}
 8005a40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a44:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005a46:	6861      	ldr	r1, [r4, #4]
 8005a48:	4805      	ldr	r0, [pc, #20]	; (8005a60 <vTaskSwitchContext+0x90>)
 8005a4a:	2214      	movs	r2, #20
 8005a4c:	fb02 0203 	mla	r2, r2, r3, r0
 8005a50:	6051      	str	r1, [r2, #4]
 8005a52:	e7ea      	b.n	8005a2a <vTaskSwitchContext+0x5a>
 8005a54:	20000b6c 	.word	0x20000b6c
 8005a58:	20000bec 	.word	0x20000bec
 8005a5c:	20000b74 	.word	0x20000b74
 8005a60:	20000700 	.word	0x20000700
 8005a64:	200006f4 	.word	0x200006f4

08005a68 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8005a68:	b940      	cbnz	r0, 8005a7c <vTaskPlaceOnEventList+0x14>
 8005a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	e7fe      	b.n	8005a7a <vTaskPlaceOnEventList+0x12>
{
 8005a7c:	b510      	push	{r4, lr}
 8005a7e:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a80:	4b04      	ldr	r3, [pc, #16]	; (8005a94 <vTaskPlaceOnEventList+0x2c>)
 8005a82:	6819      	ldr	r1, [r3, #0]
 8005a84:	3118      	adds	r1, #24
 8005a86:	f7ff f825 	bl	8004ad4 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a8a:	2101      	movs	r1, #1
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	f7ff fd71 	bl	8005574 <prvAddCurrentTaskToDelayedList>
}
 8005a92:	bd10      	pop	{r4, pc}
 8005a94:	200006f4 	.word	0x200006f4

08005a98 <vTaskPlaceOnEventListRestricted>:
	{
 8005a98:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8005a9a:	b940      	cbnz	r0, 8005aae <vTaskPlaceOnEventListRestricted+0x16>
 8005a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa0:	f383 8811 	msr	BASEPRI, r3
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	e7fe      	b.n	8005aac <vTaskPlaceOnEventListRestricted+0x14>
 8005aae:	460c      	mov	r4, r1
 8005ab0:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ab2:	4a06      	ldr	r2, [pc, #24]	; (8005acc <vTaskPlaceOnEventListRestricted+0x34>)
 8005ab4:	6811      	ldr	r1, [r2, #0]
 8005ab6:	3118      	adds	r1, #24
 8005ab8:	f7ff f800 	bl	8004abc <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8005abc:	b10d      	cbz	r5, 8005ac2 <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
 8005abe:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	f7ff fd55 	bl	8005574 <prvAddCurrentTaskToDelayedList>
	}
 8005aca:	bd38      	pop	{r3, r4, r5, pc}
 8005acc:	200006f4 	.word	0x200006f4

08005ad0 <xTaskRemoveFromEventList>:
{
 8005ad0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005ad2:	68c3      	ldr	r3, [r0, #12]
 8005ad4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005ad6:	b944      	cbnz	r4, 8005aea <xTaskRemoveFromEventList+0x1a>
 8005ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005adc:	f383 8811 	msr	BASEPRI, r3
 8005ae0:	f3bf 8f6f 	isb	sy
 8005ae4:	f3bf 8f4f 	dsb	sy
 8005ae8:	e7fe      	b.n	8005ae8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005aea:	f104 0518 	add.w	r5, r4, #24
 8005aee:	4628      	mov	r0, r5
 8005af0:	f7ff f80a 	bl	8004b08 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005af4:	4b13      	ldr	r3, [pc, #76]	; (8005b44 <xTaskRemoveFromEventList+0x74>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	b9e3      	cbnz	r3, 8005b34 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005afa:	1d25      	adds	r5, r4, #4
 8005afc:	4628      	mov	r0, r5
 8005afe:	f7ff f803 	bl	8004b08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005b02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005b04:	4a10      	ldr	r2, [pc, #64]	; (8005b48 <xTaskRemoveFromEventList+0x78>)
 8005b06:	6812      	ldr	r2, [r2, #0]
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d901      	bls.n	8005b10 <xTaskRemoveFromEventList+0x40>
 8005b0c:	4a0e      	ldr	r2, [pc, #56]	; (8005b48 <xTaskRemoveFromEventList+0x78>)
 8005b0e:	6013      	str	r3, [r2, #0]
 8005b10:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005b14:	009a      	lsls	r2, r3, #2
 8005b16:	4629      	mov	r1, r5
 8005b18:	480c      	ldr	r0, [pc, #48]	; (8005b4c <xTaskRemoveFromEventList+0x7c>)
 8005b1a:	4410      	add	r0, r2
 8005b1c:	f7fe ffce 	bl	8004abc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b20:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005b22:	4b0b      	ldr	r3, [pc, #44]	; (8005b50 <xTaskRemoveFromEventList+0x80>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d908      	bls.n	8005b3e <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8005b2c:	2001      	movs	r0, #1
 8005b2e:	4b09      	ldr	r3, [pc, #36]	; (8005b54 <xTaskRemoveFromEventList+0x84>)
 8005b30:	6018      	str	r0, [r3, #0]
}
 8005b32:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b34:	4629      	mov	r1, r5
 8005b36:	4808      	ldr	r0, [pc, #32]	; (8005b58 <xTaskRemoveFromEventList+0x88>)
 8005b38:	f7fe ffc0 	bl	8004abc <vListInsertEnd>
 8005b3c:	e7f0      	b.n	8005b20 <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
 8005b3e:	2000      	movs	r0, #0
	return xReturn;
 8005b40:	e7f7      	b.n	8005b32 <xTaskRemoveFromEventList+0x62>
 8005b42:	bf00      	nop
 8005b44:	20000b6c 	.word	0x20000b6c
 8005b48:	20000b74 	.word	0x20000b74
 8005b4c:	20000700 	.word	0x20000700
 8005b50:	200006f4 	.word	0x200006f4
 8005b54:	20000bec 	.word	0x20000bec
 8005b58:	20000ba8 	.word	0x20000ba8

08005b5c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005b5c:	4b03      	ldr	r3, [pc, #12]	; (8005b6c <vTaskInternalSetTimeOutState+0x10>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005b62:	4b03      	ldr	r3, [pc, #12]	; (8005b70 <vTaskInternalSetTimeOutState+0x14>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6043      	str	r3, [r0, #4]
}
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	20000ba4 	.word	0x20000ba4
 8005b70:	20000be8 	.word	0x20000be8

08005b74 <xTaskCheckForTimeOut>:
{
 8005b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8005b76:	b150      	cbz	r0, 8005b8e <xTaskCheckForTimeOut+0x1a>
 8005b78:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8005b7a:	b989      	cbnz	r1, 8005ba0 <xTaskCheckForTimeOut+0x2c>
 8005b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	e7fe      	b.n	8005b8c <xTaskCheckForTimeOut+0x18>
 8005b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	e7fe      	b.n	8005b9e <xTaskCheckForTimeOut+0x2a>
 8005ba0:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
 8005ba2:	f000 fc57 	bl	8006454 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8005ba6:	4b11      	ldr	r3, [pc, #68]	; (8005bec <xTaskCheckForTimeOut+0x78>)
 8005ba8:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005baa:	6868      	ldr	r0, [r5, #4]
 8005bac:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb4:	d016      	beq.n	8005be4 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005bb6:	682f      	ldr	r7, [r5, #0]
 8005bb8:	4e0d      	ldr	r6, [pc, #52]	; (8005bf0 <xTaskCheckForTimeOut+0x7c>)
 8005bba:	6836      	ldr	r6, [r6, #0]
 8005bbc:	42b7      	cmp	r7, r6
 8005bbe:	d001      	beq.n	8005bc4 <xTaskCheckForTimeOut+0x50>
 8005bc0:	4288      	cmp	r0, r1
 8005bc2:	d911      	bls.n	8005be8 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d803      	bhi.n	8005bd0 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005bcc:	2401      	movs	r4, #1
 8005bce:	e005      	b.n	8005bdc <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 8005bd0:	1a9b      	subs	r3, r3, r2
 8005bd2:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	f7ff ffc1 	bl	8005b5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005bda:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005bdc:	f000 fc5c 	bl	8006498 <vPortExitCritical>
}
 8005be0:	4620      	mov	r0, r4
 8005be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
 8005be4:	2400      	movs	r4, #0
 8005be6:	e7f9      	b.n	8005bdc <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
 8005be8:	2401      	movs	r4, #1
 8005bea:	e7f7      	b.n	8005bdc <xTaskCheckForTimeOut+0x68>
 8005bec:	20000be8 	.word	0x20000be8
 8005bf0:	20000ba4 	.word	0x20000ba4

08005bf4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005bf4:	4b01      	ldr	r3, [pc, #4]	; (8005bfc <vTaskMissedYield+0x8>)
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]
}
 8005bfa:	4770      	bx	lr
 8005bfc:	20000bec 	.word	0x20000bec

08005c00 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8005c00:	4b01      	ldr	r3, [pc, #4]	; (8005c08 <xTaskGetCurrentTaskHandle+0x8>)
 8005c02:	6818      	ldr	r0, [r3, #0]
	}
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	200006f4 	.word	0x200006f4

08005c0c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005c0c:	4b05      	ldr	r3, [pc, #20]	; (8005c24 <xTaskGetSchedulerState+0x18>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	b133      	cbz	r3, 8005c20 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c12:	4b05      	ldr	r3, [pc, #20]	; (8005c28 <xTaskGetSchedulerState+0x1c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	b10b      	cbz	r3, 8005c1c <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8005c18:	2000      	movs	r0, #0
	}
 8005c1a:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8005c1c:	2002      	movs	r0, #2
 8005c1e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005c20:	2001      	movs	r0, #1
 8005c22:	4770      	bx	lr
 8005c24:	20000bbc 	.word	0x20000bbc
 8005c28:	20000b6c 	.word	0x20000b6c

08005c2c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d038      	beq.n	8005ca2 <xTaskPriorityDisinherit+0x76>
	{
 8005c30:	b538      	push	{r3, r4, r5, lr}
 8005c32:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8005c34:	4a1e      	ldr	r2, [pc, #120]	; (8005cb0 <xTaskPriorityDisinherit+0x84>)
 8005c36:	6812      	ldr	r2, [r2, #0]
 8005c38:	4282      	cmp	r2, r0
 8005c3a:	d008      	beq.n	8005c4e <xTaskPriorityDisinherit+0x22>
 8005c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c40:	f383 8811 	msr	BASEPRI, r3
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	e7fe      	b.n	8005c4c <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8005c4e:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8005c50:	b942      	cbnz	r2, 8005c64 <xTaskPriorityDisinherit+0x38>
 8005c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c56:	f383 8811 	msr	BASEPRI, r3
 8005c5a:	f3bf 8f6f 	isb	sy
 8005c5e:	f3bf 8f4f 	dsb	sy
 8005c62:	e7fe      	b.n	8005c62 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8005c64:	3a01      	subs	r2, #1
 8005c66:	6502      	str	r2, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005c68:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8005c6a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005c6c:	4288      	cmp	r0, r1
 8005c6e:	d01a      	beq.n	8005ca6 <xTaskPriorityDisinherit+0x7a>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005c70:	b9da      	cbnz	r2, 8005caa <xTaskPriorityDisinherit+0x7e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c72:	1d25      	adds	r5, r4, #4
 8005c74:	4628      	mov	r0, r5
 8005c76:	f7fe ff47 	bl	8004b08 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005c7a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005c7c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c7e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005c82:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c84:	4a0b      	ldr	r2, [pc, #44]	; (8005cb4 <xTaskPriorityDisinherit+0x88>)
 8005c86:	6812      	ldr	r2, [r2, #0]
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d901      	bls.n	8005c90 <xTaskPriorityDisinherit+0x64>
 8005c8c:	4a09      	ldr	r2, [pc, #36]	; (8005cb4 <xTaskPriorityDisinherit+0x88>)
 8005c8e:	6013      	str	r3, [r2, #0]
 8005c90:	4629      	mov	r1, r5
 8005c92:	4a09      	ldr	r2, [pc, #36]	; (8005cb8 <xTaskPriorityDisinherit+0x8c>)
 8005c94:	2014      	movs	r0, #20
 8005c96:	fb00 2003 	mla	r0, r0, r3, r2
 8005c9a:	f7fe ff0f 	bl	8004abc <vListInsertEnd>
					xReturn = pdTRUE;
 8005c9e:	2001      	movs	r0, #1
	}
 8005ca0:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8005ca2:	2000      	movs	r0, #0
	}
 8005ca4:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8005ca6:	2000      	movs	r0, #0
 8005ca8:	e7fa      	b.n	8005ca0 <xTaskPriorityDisinherit+0x74>
 8005caa:	2000      	movs	r0, #0
		return xReturn;
 8005cac:	e7f8      	b.n	8005ca0 <xTaskPriorityDisinherit+0x74>
 8005cae:	bf00      	nop
 8005cb0:	200006f4 	.word	0x200006f4
 8005cb4:	20000b74 	.word	0x20000b74
 8005cb8:	20000700 	.word	0x20000700

08005cbc <xTaskNotifyWait>:
	{
 8005cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cbe:	4607      	mov	r7, r0
 8005cc0:	460d      	mov	r5, r1
 8005cc2:	4614      	mov	r4, r2
 8005cc4:	461e      	mov	r6, r3
		taskENTER_CRITICAL();
 8005cc6:	f000 fbc5 	bl	8006454 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005cca:	4b20      	ldr	r3, [pc, #128]	; (8005d4c <xTaskNotifyWait+0x90>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d00a      	beq.n	8005cee <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005cd8:	4b1c      	ldr	r3, [pc, #112]	; (8005d4c <xTaskNotifyWait+0x90>)
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8005cde:	ea20 0007 	bic.w	r0, r0, r7
 8005ce2:	6550      	str	r0, [r2, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 8005cec:	b9ce      	cbnz	r6, 8005d22 <xTaskNotifyWait+0x66>
		taskEXIT_CRITICAL();
 8005cee:	f000 fbd3 	bl	8006498 <vPortExitCritical>
		taskENTER_CRITICAL();
 8005cf2:	f000 fbaf 	bl	8006454 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 8005cf6:	b11c      	cbz	r4, 8005d00 <xTaskNotifyWait+0x44>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8005cf8:	4b14      	ldr	r3, [pc, #80]	; (8005d4c <xTaskNotifyWait+0x90>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cfe:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005d00:	4b12      	ldr	r3, [pc, #72]	; (8005d4c <xTaskNotifyWait+0x90>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d016      	beq.n	8005d3c <xTaskNotifyWait+0x80>
				xReturn = pdFALSE;
 8005d0e:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d10:	4b0e      	ldr	r3, [pc, #56]	; (8005d4c <xTaskNotifyWait+0x90>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 8005d1a:	f000 fbbd 	bl	8006498 <vPortExitCritical>
	}
 8005d1e:	4620      	mov	r0, r4
 8005d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d22:	4611      	mov	r1, r2
 8005d24:	4630      	mov	r0, r6
 8005d26:	f7ff fc25 	bl	8005574 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8005d2a:	4b09      	ldr	r3, [pc, #36]	; (8005d50 <xTaskNotifyWait+0x94>)
 8005d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	f3bf 8f4f 	dsb	sy
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	e7d8      	b.n	8005cee <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005d3c:	4b03      	ldr	r3, [pc, #12]	; (8005d4c <xTaskNotifyWait+0x90>)
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005d42:	ea23 0505 	bic.w	r5, r3, r5
 8005d46:	6555      	str	r5, [r2, #84]	; 0x54
				xReturn = pdTRUE;
 8005d48:	2401      	movs	r4, #1
 8005d4a:	e7e1      	b.n	8005d10 <xTaskNotifyWait+0x54>
 8005d4c:	200006f4 	.word	0x200006f4
 8005d50:	e000ed04 	.word	0xe000ed04

08005d54 <xTaskGenericNotify>:
	{
 8005d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 8005d56:	b940      	cbnz	r0, 8005d6a <xTaskGenericNotify+0x16>
 8005d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	e7fe      	b.n	8005d68 <xTaskGenericNotify+0x14>
 8005d6a:	4604      	mov	r4, r0
 8005d6c:	461f      	mov	r7, r3
 8005d6e:	4615      	mov	r5, r2
 8005d70:	460e      	mov	r6, r1
		taskENTER_CRITICAL();
 8005d72:	f000 fb6f 	bl	8006454 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8005d76:	b10f      	cbz	r7, 8005d7c <xTaskGenericNotify+0x28>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005d78:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005d7a:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005d7c:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005d80:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005d82:	2202      	movs	r2, #2
 8005d84:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 8005d88:	1e6a      	subs	r2, r5, #1
 8005d8a:	2a03      	cmp	r2, #3
 8005d8c:	d81a      	bhi.n	8005dc4 <xTaskGenericNotify+0x70>
 8005d8e:	e8df f002 	tbb	[pc, r2]
 8005d92:	0c02      	.short	0x0c02
 8005d94:	1411      	.short	0x1411
					pxTCB->ulNotifiedValue |= ulValue;
 8005d96:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005d98:	4316      	orrs	r6, r2
 8005d9a:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005d9c:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d014      	beq.n	8005dcc <xTaskGenericNotify+0x78>
		taskEXIT_CRITICAL();
 8005da2:	f000 fb79 	bl	8006498 <vPortExitCritical>
	}
 8005da6:	4628      	mov	r0, r5
 8005da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					( pxTCB->ulNotifiedValue )++;
 8005daa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005dac:	3201      	adds	r2, #1
 8005dae:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005db0:	2501      	movs	r5, #1
					break;
 8005db2:	e7f4      	b.n	8005d9e <xTaskGenericNotify+0x4a>
					pxTCB->ulNotifiedValue = ulValue;
 8005db4:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005db6:	2501      	movs	r5, #1
					break;
 8005db8:	e7f1      	b.n	8005d9e <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d004      	beq.n	8005dc8 <xTaskGenericNotify+0x74>
						pxTCB->ulNotifiedValue = ulValue;
 8005dbe:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005dc0:	2501      	movs	r5, #1
 8005dc2:	e7ec      	b.n	8005d9e <xTaskGenericNotify+0x4a>
 8005dc4:	2501      	movs	r5, #1
 8005dc6:	e7ea      	b.n	8005d9e <xTaskGenericNotify+0x4a>
						xReturn = pdFAIL;
 8005dc8:	2500      	movs	r5, #0
 8005dca:	e7e8      	b.n	8005d9e <xTaskGenericNotify+0x4a>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dcc:	1d26      	adds	r6, r4, #4
 8005dce:	4630      	mov	r0, r6
 8005dd0:	f7fe fe9a 	bl	8004b08 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8005dd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005dd6:	4a13      	ldr	r2, [pc, #76]	; (8005e24 <xTaskGenericNotify+0xd0>)
 8005dd8:	6812      	ldr	r2, [r2, #0]
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d901      	bls.n	8005de2 <xTaskGenericNotify+0x8e>
 8005dde:	4a11      	ldr	r2, [pc, #68]	; (8005e24 <xTaskGenericNotify+0xd0>)
 8005de0:	6013      	str	r3, [r2, #0]
 8005de2:	4631      	mov	r1, r6
 8005de4:	4a10      	ldr	r2, [pc, #64]	; (8005e28 <xTaskGenericNotify+0xd4>)
 8005de6:	2014      	movs	r0, #20
 8005de8:	fb00 2003 	mla	r0, r0, r3, r2
 8005dec:	f7fe fe66 	bl	8004abc <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005df0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005df2:	b143      	cbz	r3, 8005e06 <xTaskGenericNotify+0xb2>
 8005df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	e7fe      	b.n	8005e04 <xTaskGenericNotify+0xb0>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e06:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005e08:	4b08      	ldr	r3, [pc, #32]	; (8005e2c <xTaskGenericNotify+0xd8>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d9c7      	bls.n	8005da2 <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 8005e12:	4b07      	ldr	r3, [pc, #28]	; (8005e30 <xTaskGenericNotify+0xdc>)
 8005e14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e18:	601a      	str	r2, [r3, #0]
 8005e1a:	f3bf 8f4f 	dsb	sy
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	e7be      	b.n	8005da2 <xTaskGenericNotify+0x4e>
 8005e24:	20000b74 	.word	0x20000b74
 8005e28:	20000700 	.word	0x20000700
 8005e2c:	200006f4 	.word	0x200006f4
 8005e30:	e000ed04 	.word	0xe000ed04

08005e34 <xTaskGenericNotifyFromISR>:
	{
 8005e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e38:	9e08      	ldr	r6, [sp, #32]
		configASSERT( xTaskToNotify );
 8005e3a:	b940      	cbnz	r0, 8005e4e <xTaskGenericNotifyFromISR+0x1a>
 8005e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e40:	f383 8811 	msr	BASEPRI, r3
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	e7fe      	b.n	8005e4c <xTaskGenericNotifyFromISR+0x18>
 8005e4e:	4604      	mov	r4, r0
 8005e50:	4699      	mov	r9, r3
 8005e52:	4615      	mov	r5, r2
 8005e54:	4688      	mov	r8, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e56:	f000 fc27 	bl	80066a8 <vPortValidateInterruptPriority>
	__asm volatile
 8005e5a:	f3ef 8711 	mrs	r7, BASEPRI
 8005e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e62:	f383 8811 	msr	BASEPRI, r3
 8005e66:	f3bf 8f6f 	isb	sy
 8005e6a:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 8005e6e:	f1b9 0f00 	cmp.w	r9, #0
 8005e72:	d002      	beq.n	8005e7a <xTaskGenericNotifyFromISR+0x46>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005e74:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005e76:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005e7a:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005e7e:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005e80:	2202      	movs	r2, #2
 8005e82:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 8005e86:	1e6a      	subs	r2, r5, #1
 8005e88:	2a03      	cmp	r2, #3
 8005e8a:	d81e      	bhi.n	8005eca <xTaskGenericNotifyFromISR+0x96>
 8005e8c:	e8df f002 	tbb	[pc, r2]
 8005e90:	17130e02 	.word	0x17130e02
					pxTCB->ulNotifiedValue |= ulValue;
 8005e94:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005e96:	ea42 0208 	orr.w	r2, r2, r8
 8005e9a:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005e9c:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d017      	beq.n	8005ed2 <xTaskGenericNotifyFromISR+0x9e>
	__asm volatile
 8005ea2:	f387 8811 	msr	BASEPRI, r7
	}
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					( pxTCB->ulNotifiedValue )++;
 8005eac:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005eae:	3201      	adds	r2, #1
 8005eb0:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005eb2:	2501      	movs	r5, #1
					break;
 8005eb4:	e7f3      	b.n	8005e9e <xTaskGenericNotifyFromISR+0x6a>
					pxTCB->ulNotifiedValue = ulValue;
 8005eb6:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005eba:	2501      	movs	r5, #1
					break;
 8005ebc:	e7ef      	b.n	8005e9e <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d005      	beq.n	8005ece <xTaskGenericNotifyFromISR+0x9a>
						pxTCB->ulNotifiedValue = ulValue;
 8005ec2:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005ec6:	2501      	movs	r5, #1
 8005ec8:	e7e9      	b.n	8005e9e <xTaskGenericNotifyFromISR+0x6a>
 8005eca:	2501      	movs	r5, #1
 8005ecc:	e7e7      	b.n	8005e9e <xTaskGenericNotifyFromISR+0x6a>
						xReturn = pdFAIL;
 8005ece:	2500      	movs	r5, #0
 8005ed0:	e7e5      	b.n	8005e9e <xTaskGenericNotifyFromISR+0x6a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005ed2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005ed4:	b143      	cbz	r3, 8005ee8 <xTaskGenericNotifyFromISR+0xb4>
	__asm volatile
 8005ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	e7fe      	b.n	8005ee6 <xTaskGenericNotifyFromISR+0xb2>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ee8:	4b14      	ldr	r3, [pc, #80]	; (8005f3c <xTaskGenericNotifyFromISR+0x108>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	b9e3      	cbnz	r3, 8005f28 <xTaskGenericNotifyFromISR+0xf4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005eee:	f104 0804 	add.w	r8, r4, #4
 8005ef2:	4640      	mov	r0, r8
 8005ef4:	f7fe fe08 	bl	8004b08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ef8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005efa:	4a11      	ldr	r2, [pc, #68]	; (8005f40 <xTaskGenericNotifyFromISR+0x10c>)
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d901      	bls.n	8005f06 <xTaskGenericNotifyFromISR+0xd2>
 8005f02:	4a0f      	ldr	r2, [pc, #60]	; (8005f40 <xTaskGenericNotifyFromISR+0x10c>)
 8005f04:	6013      	str	r3, [r2, #0]
 8005f06:	4641      	mov	r1, r8
 8005f08:	4a0e      	ldr	r2, [pc, #56]	; (8005f44 <xTaskGenericNotifyFromISR+0x110>)
 8005f0a:	2014      	movs	r0, #20
 8005f0c:	fb00 2003 	mla	r0, r0, r3, r2
 8005f10:	f7fe fdd4 	bl	8004abc <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f14:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005f16:	4b0c      	ldr	r3, [pc, #48]	; (8005f48 <xTaskGenericNotifyFromISR+0x114>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d9c0      	bls.n	8005ea2 <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 8005f20:	b146      	cbz	r6, 8005f34 <xTaskGenericNotifyFromISR+0x100>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005f22:	2301      	movs	r3, #1
 8005f24:	6033      	str	r3, [r6, #0]
 8005f26:	e7bc      	b.n	8005ea2 <xTaskGenericNotifyFromISR+0x6e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005f28:	f104 0118 	add.w	r1, r4, #24
 8005f2c:	4807      	ldr	r0, [pc, #28]	; (8005f4c <xTaskGenericNotifyFromISR+0x118>)
 8005f2e:	f7fe fdc5 	bl	8004abc <vListInsertEnd>
 8005f32:	e7ef      	b.n	8005f14 <xTaskGenericNotifyFromISR+0xe0>
						xYieldPending = pdTRUE;
 8005f34:	4b06      	ldr	r3, [pc, #24]	; (8005f50 <xTaskGenericNotifyFromISR+0x11c>)
 8005f36:	2201      	movs	r2, #1
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	e7b2      	b.n	8005ea2 <xTaskGenericNotifyFromISR+0x6e>
 8005f3c:	20000b6c 	.word	0x20000b6c
 8005f40:	20000b74 	.word	0x20000b74
 8005f44:	20000700 	.word	0x20000700
 8005f48:	200006f4 	.word	0x200006f4
 8005f4c:	20000ba8 	.word	0x20000ba8
 8005f50:	20000bec 	.word	0x20000bec

08005f54 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005f54:	4b06      	ldr	r3, [pc, #24]	; (8005f70 <prvGetNextExpireTime+0x1c>)
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	6813      	ldr	r3, [r2, #0]
 8005f5a:	fab3 f383 	clz	r3, r3
 8005f5e:	095b      	lsrs	r3, r3, #5
 8005f60:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005f62:	b913      	cbnz	r3, 8005f6a <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f64:	68d3      	ldr	r3, [r2, #12]
 8005f66:	6818      	ldr	r0, [r3, #0]
 8005f68:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005f6a:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	20000bf0 	.word	0x20000bf0

08005f74 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005f74:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005f76:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f78:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005f7a:	4291      	cmp	r1, r2
 8005f7c:	d80c      	bhi.n	8005f98 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f7e:	1ad2      	subs	r2, r2, r3
 8005f80:	6983      	ldr	r3, [r0, #24]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d301      	bcc.n	8005f8a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005f86:	2001      	movs	r0, #1
 8005f88:	e010      	b.n	8005fac <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005f8a:	1d01      	adds	r1, r0, #4
 8005f8c:	4b09      	ldr	r3, [pc, #36]	; (8005fb4 <prvInsertTimerInActiveList+0x40>)
 8005f8e:	6818      	ldr	r0, [r3, #0]
 8005f90:	f7fe fda0 	bl	8004ad4 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005f94:	2000      	movs	r0, #0
 8005f96:	e009      	b.n	8005fac <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d201      	bcs.n	8005fa0 <prvInsertTimerInActiveList+0x2c>
 8005f9c:	4299      	cmp	r1, r3
 8005f9e:	d206      	bcs.n	8005fae <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005fa0:	1d01      	adds	r1, r0, #4
 8005fa2:	4b05      	ldr	r3, [pc, #20]	; (8005fb8 <prvInsertTimerInActiveList+0x44>)
 8005fa4:	6818      	ldr	r0, [r3, #0]
 8005fa6:	f7fe fd95 	bl	8004ad4 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005faa:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 8005fac:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
 8005fae:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8005fb0:	e7fc      	b.n	8005fac <prvInsertTimerInActiveList+0x38>
 8005fb2:	bf00      	nop
 8005fb4:	20000bf4 	.word	0x20000bf4
 8005fb8:	20000bf0 	.word	0x20000bf0

08005fbc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005fbc:	b530      	push	{r4, r5, lr}
 8005fbe:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005fc0:	f000 fa48 	bl	8006454 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005fc4:	4b11      	ldr	r3, [pc, #68]	; (800600c <prvCheckForValidListAndQueue+0x50>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	b11b      	cbz	r3, 8005fd2 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fca:	f000 fa65 	bl	8006498 <vPortExitCritical>
}
 8005fce:	b003      	add	sp, #12
 8005fd0:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8005fd2:	4d0f      	ldr	r5, [pc, #60]	; (8006010 <prvCheckForValidListAndQueue+0x54>)
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	f7fe fd63 	bl	8004aa0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005fda:	4c0e      	ldr	r4, [pc, #56]	; (8006014 <prvCheckForValidListAndQueue+0x58>)
 8005fdc:	4620      	mov	r0, r4
 8005fde:	f7fe fd5f 	bl	8004aa0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005fe2:	4b0d      	ldr	r3, [pc, #52]	; (8006018 <prvCheckForValidListAndQueue+0x5c>)
 8005fe4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005fe6:	4b0d      	ldr	r3, [pc, #52]	; (800601c <prvCheckForValidListAndQueue+0x60>)
 8005fe8:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005fea:	2300      	movs	r3, #0
 8005fec:	9300      	str	r3, [sp, #0]
 8005fee:	4b0c      	ldr	r3, [pc, #48]	; (8006020 <prvCheckForValidListAndQueue+0x64>)
 8005ff0:	4a0c      	ldr	r2, [pc, #48]	; (8006024 <prvCheckForValidListAndQueue+0x68>)
 8005ff2:	2110      	movs	r1, #16
 8005ff4:	200a      	movs	r0, #10
 8005ff6:	f7fe fe8e 	bl	8004d16 <xQueueGenericCreateStatic>
 8005ffa:	4b04      	ldr	r3, [pc, #16]	; (800600c <prvCheckForValidListAndQueue+0x50>)
 8005ffc:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d0e3      	beq.n	8005fca <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006002:	4909      	ldr	r1, [pc, #36]	; (8006028 <prvCheckForValidListAndQueue+0x6c>)
 8006004:	f7ff f93a 	bl	800527c <vQueueAddToRegistry>
 8006008:	e7df      	b.n	8005fca <prvCheckForValidListAndQueue+0xe>
 800600a:	bf00      	nop
 800600c:	20000d14 	.word	0x20000d14
 8006010:	20000c98 	.word	0x20000c98
 8006014:	20000cac 	.word	0x20000cac
 8006018:	20000bf0 	.word	0x20000bf0
 800601c:	20000bf4 	.word	0x20000bf4
 8006020:	20000cc4 	.word	0x20000cc4
 8006024:	20000bf8 	.word	0x20000bf8
 8006028:	08006a3c 	.word	0x08006a3c

0800602c <xTimerCreateTimerTask>:
{
 800602c:	b510      	push	{r4, lr}
 800602e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8006030:	f7ff ffc4 	bl	8005fbc <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8006034:	4b12      	ldr	r3, [pc, #72]	; (8006080 <xTimerCreateTimerTask+0x54>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	b1cb      	cbz	r3, 800606e <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800603a:	2400      	movs	r4, #0
 800603c:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800603e:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006040:	aa07      	add	r2, sp, #28
 8006042:	a906      	add	r1, sp, #24
 8006044:	a805      	add	r0, sp, #20
 8006046:	f7fe fd1f 	bl	8004a88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800604a:	9b05      	ldr	r3, [sp, #20]
 800604c:	9302      	str	r3, [sp, #8]
 800604e:	9b06      	ldr	r3, [sp, #24]
 8006050:	9301      	str	r3, [sp, #4]
 8006052:	2302      	movs	r3, #2
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	4623      	mov	r3, r4
 8006058:	9a07      	ldr	r2, [sp, #28]
 800605a:	490a      	ldr	r1, [pc, #40]	; (8006084 <xTimerCreateTimerTask+0x58>)
 800605c:	480a      	ldr	r0, [pc, #40]	; (8006088 <xTimerCreateTimerTask+0x5c>)
 800605e:	f7ff fac7 	bl	80055f0 <xTaskCreateStatic>
 8006062:	4b0a      	ldr	r3, [pc, #40]	; (800608c <xTimerCreateTimerTask+0x60>)
 8006064:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8006066:	b110      	cbz	r0, 800606e <xTimerCreateTimerTask+0x42>
}
 8006068:	2001      	movs	r0, #1
 800606a:	b008      	add	sp, #32
 800606c:	bd10      	pop	{r4, pc}
 800606e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	e7fe      	b.n	800607e <xTimerCreateTimerTask+0x52>
 8006080:	20000d14 	.word	0x20000d14
 8006084:	08006a44 	.word	0x08006a44
 8006088:	08006371 	.word	0x08006371
 800608c:	20000d18 	.word	0x20000d18

08006090 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8006090:	b1c8      	cbz	r0, 80060c6 <xTimerGenericCommand+0x36>
{
 8006092:	b530      	push	{r4, r5, lr}
 8006094:	b085      	sub	sp, #20
 8006096:	4615      	mov	r5, r2
 8006098:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
 800609a:	4a17      	ldr	r2, [pc, #92]	; (80060f8 <xTimerGenericCommand+0x68>)
 800609c:	6810      	ldr	r0, [r2, #0]
 800609e:	b340      	cbz	r0, 80060f2 <xTimerGenericCommand+0x62>
 80060a0:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
 80060a2:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80060a4:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80060a6:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80060a8:	2905      	cmp	r1, #5
 80060aa:	dc1d      	bgt.n	80060e8 <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80060ac:	f7ff fdae 	bl	8005c0c <xTaskGetSchedulerState>
 80060b0:	2802      	cmp	r0, #2
 80060b2:	d011      	beq.n	80060d8 <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80060b4:	2300      	movs	r3, #0
 80060b6:	461a      	mov	r2, r3
 80060b8:	4669      	mov	r1, sp
 80060ba:	480f      	ldr	r0, [pc, #60]	; (80060f8 <xTimerGenericCommand+0x68>)
 80060bc:	6800      	ldr	r0, [r0, #0]
 80060be:	f7fe fe99 	bl	8004df4 <xQueueGenericSend>
}
 80060c2:	b005      	add	sp, #20
 80060c4:	bd30      	pop	{r4, r5, pc}
 80060c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ca:	f383 8811 	msr	BASEPRI, r3
 80060ce:	f3bf 8f6f 	isb	sy
 80060d2:	f3bf 8f4f 	dsb	sy
 80060d6:	e7fe      	b.n	80060d6 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80060d8:	2300      	movs	r3, #0
 80060da:	9a08      	ldr	r2, [sp, #32]
 80060dc:	4669      	mov	r1, sp
 80060de:	4806      	ldr	r0, [pc, #24]	; (80060f8 <xTimerGenericCommand+0x68>)
 80060e0:	6800      	ldr	r0, [r0, #0]
 80060e2:	f7fe fe87 	bl	8004df4 <xQueueGenericSend>
 80060e6:	e7ec      	b.n	80060c2 <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80060e8:	2300      	movs	r3, #0
 80060ea:	4669      	mov	r1, sp
 80060ec:	f7fe ff40 	bl	8004f70 <xQueueGenericSendFromISR>
 80060f0:	e7e7      	b.n	80060c2 <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
 80060f2:	2000      	movs	r0, #0
	return xReturn;
 80060f4:	e7e5      	b.n	80060c2 <xTimerGenericCommand+0x32>
 80060f6:	bf00      	nop
 80060f8:	20000d14 	.word	0x20000d14

080060fc <prvSwitchTimerLists>:
{
 80060fc:	b570      	push	{r4, r5, r6, lr}
 80060fe:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006100:	4b1a      	ldr	r3, [pc, #104]	; (800616c <prvSwitchTimerLists+0x70>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	b352      	cbz	r2, 800615e <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800610c:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800610e:	1d25      	adds	r5, r4, #4
 8006110:	4628      	mov	r0, r5
 8006112:	f7fe fcf9 	bl	8004b08 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006118:	4620      	mov	r0, r4
 800611a:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800611c:	69e3      	ldr	r3, [r4, #28]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d1ee      	bne.n	8006100 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006122:	69a3      	ldr	r3, [r4, #24]
 8006124:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8006126:	429e      	cmp	r6, r3
 8006128:	d207      	bcs.n	800613a <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800612a:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800612c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800612e:	4629      	mov	r1, r5
 8006130:	4b0e      	ldr	r3, [pc, #56]	; (800616c <prvSwitchTimerLists+0x70>)
 8006132:	6818      	ldr	r0, [r3, #0]
 8006134:	f7fe fcce 	bl	8004ad4 <vListInsert>
 8006138:	e7e2      	b.n	8006100 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800613a:	2100      	movs	r1, #0
 800613c:	9100      	str	r1, [sp, #0]
 800613e:	460b      	mov	r3, r1
 8006140:	4632      	mov	r2, r6
 8006142:	4620      	mov	r0, r4
 8006144:	f7ff ffa4 	bl	8006090 <xTimerGenericCommand>
				configASSERT( xResult );
 8006148:	2800      	cmp	r0, #0
 800614a:	d1d9      	bne.n	8006100 <prvSwitchTimerLists+0x4>
 800614c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006150:	f383 8811 	msr	BASEPRI, r3
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	f3bf 8f4f 	dsb	sy
 800615c:	e7fe      	b.n	800615c <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
 800615e:	4a04      	ldr	r2, [pc, #16]	; (8006170 <prvSwitchTimerLists+0x74>)
 8006160:	6810      	ldr	r0, [r2, #0]
 8006162:	4902      	ldr	r1, [pc, #8]	; (800616c <prvSwitchTimerLists+0x70>)
 8006164:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8006166:	6013      	str	r3, [r2, #0]
}
 8006168:	b002      	add	sp, #8
 800616a:	bd70      	pop	{r4, r5, r6, pc}
 800616c:	20000bf0 	.word	0x20000bf0
 8006170:	20000bf4 	.word	0x20000bf4

08006174 <prvSampleTimeNow>:
{
 8006174:	b538      	push	{r3, r4, r5, lr}
 8006176:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8006178:	f7ff faf8 	bl	800576c <xTaskGetTickCount>
 800617c:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800617e:	4b07      	ldr	r3, [pc, #28]	; (800619c <prvSampleTimeNow+0x28>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4283      	cmp	r3, r0
 8006184:	d805      	bhi.n	8006192 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 8006186:	2300      	movs	r3, #0
 8006188:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800618a:	4b04      	ldr	r3, [pc, #16]	; (800619c <prvSampleTimeNow+0x28>)
 800618c:	601c      	str	r4, [r3, #0]
}
 800618e:	4620      	mov	r0, r4
 8006190:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8006192:	f7ff ffb3 	bl	80060fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006196:	2301      	movs	r3, #1
 8006198:	602b      	str	r3, [r5, #0]
 800619a:	e7f6      	b.n	800618a <prvSampleTimeNow+0x16>
 800619c:	20000cc0 	.word	0x20000cc0

080061a0 <prvProcessExpiredTimer>:
{
 80061a0:	b570      	push	{r4, r5, r6, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	4605      	mov	r5, r0
 80061a6:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80061a8:	4b14      	ldr	r3, [pc, #80]	; (80061fc <prvProcessExpiredTimer+0x5c>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061b0:	1d20      	adds	r0, r4, #4
 80061b2:	f7fe fca9 	bl	8004b08 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80061b6:	69e3      	ldr	r3, [r4, #28]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d004      	beq.n	80061c6 <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061be:	4620      	mov	r0, r4
 80061c0:	4798      	blx	r3
}
 80061c2:	b002      	add	sp, #8
 80061c4:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80061c6:	69a1      	ldr	r1, [r4, #24]
 80061c8:	462b      	mov	r3, r5
 80061ca:	4632      	mov	r2, r6
 80061cc:	4429      	add	r1, r5
 80061ce:	4620      	mov	r0, r4
 80061d0:	f7ff fed0 	bl	8005f74 <prvInsertTimerInActiveList>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	d0f1      	beq.n	80061bc <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061d8:	2100      	movs	r1, #0
 80061da:	9100      	str	r1, [sp, #0]
 80061dc:	460b      	mov	r3, r1
 80061de:	462a      	mov	r2, r5
 80061e0:	4620      	mov	r0, r4
 80061e2:	f7ff ff55 	bl	8006090 <xTimerGenericCommand>
			configASSERT( xResult );
 80061e6:	2800      	cmp	r0, #0
 80061e8:	d1e8      	bne.n	80061bc <prvProcessExpiredTimer+0x1c>
 80061ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	e7fe      	b.n	80061fa <prvProcessExpiredTimer+0x5a>
 80061fc:	20000bf0 	.word	0x20000bf0

08006200 <prvProcessTimerOrBlockTask>:
{
 8006200:	b570      	push	{r4, r5, r6, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	4606      	mov	r6, r0
 8006206:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8006208:	f7ff faa8 	bl	800575c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800620c:	a801      	add	r0, sp, #4
 800620e:	f7ff ffb1 	bl	8006174 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8006212:	9b01      	ldr	r3, [sp, #4]
 8006214:	bb1b      	cbnz	r3, 800625e <prvProcessTimerOrBlockTask+0x5e>
 8006216:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006218:	b90c      	cbnz	r4, 800621e <prvProcessTimerOrBlockTask+0x1e>
 800621a:	42b0      	cmp	r0, r6
 800621c:	d218      	bcs.n	8006250 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
 800621e:	b12c      	cbz	r4, 800622c <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006220:	4b11      	ldr	r3, [pc, #68]	; (8006268 <prvProcessTimerOrBlockTask+0x68>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681c      	ldr	r4, [r3, #0]
 8006226:	fab4 f484 	clz	r4, r4
 800622a:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800622c:	4622      	mov	r2, r4
 800622e:	1b71      	subs	r1, r6, r5
 8006230:	4b0e      	ldr	r3, [pc, #56]	; (800626c <prvProcessTimerOrBlockTask+0x6c>)
 8006232:	6818      	ldr	r0, [r3, #0]
 8006234:	f7ff f836 	bl	80052a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006238:	f7ff fb2a 	bl	8005890 <xTaskResumeAll>
 800623c:	b988      	cbnz	r0, 8006262 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
 800623e:	4b0c      	ldr	r3, [pc, #48]	; (8006270 <prvProcessTimerOrBlockTask+0x70>)
 8006240:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	f3bf 8f6f 	isb	sy
 800624e:	e008      	b.n	8006262 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
 8006250:	f7ff fb1e 	bl	8005890 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006254:	4629      	mov	r1, r5
 8006256:	4630      	mov	r0, r6
 8006258:	f7ff ffa2 	bl	80061a0 <prvProcessExpiredTimer>
 800625c:	e001      	b.n	8006262 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
 800625e:	f7ff fb17 	bl	8005890 <xTaskResumeAll>
}
 8006262:	b002      	add	sp, #8
 8006264:	bd70      	pop	{r4, r5, r6, pc}
 8006266:	bf00      	nop
 8006268:	20000bf4 	.word	0x20000bf4
 800626c:	20000d14 	.word	0x20000d14
 8006270:	e000ed04 	.word	0xe000ed04

08006274 <prvProcessReceivedCommands>:
{
 8006274:	b530      	push	{r4, r5, lr}
 8006276:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006278:	e002      	b.n	8006280 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800627a:	9b04      	ldr	r3, [sp, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	da0f      	bge.n	80062a0 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006280:	2200      	movs	r2, #0
 8006282:	a904      	add	r1, sp, #16
 8006284:	4b39      	ldr	r3, [pc, #228]	; (800636c <prvProcessReceivedCommands+0xf8>)
 8006286:	6818      	ldr	r0, [r3, #0]
 8006288:	f7fe fed8 	bl	800503c <xQueueReceive>
 800628c:	2800      	cmp	r0, #0
 800628e:	d06a      	beq.n	8006366 <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006290:	9b04      	ldr	r3, [sp, #16]
 8006292:	2b00      	cmp	r3, #0
 8006294:	daf1      	bge.n	800627a <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006296:	9907      	ldr	r1, [sp, #28]
 8006298:	9806      	ldr	r0, [sp, #24]
 800629a:	9b05      	ldr	r3, [sp, #20]
 800629c:	4798      	blx	r3
 800629e:	e7ec      	b.n	800627a <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80062a0:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80062a2:	6963      	ldr	r3, [r4, #20]
 80062a4:	b113      	cbz	r3, 80062ac <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062a6:	1d20      	adds	r0, r4, #4
 80062a8:	f7fe fc2e 	bl	8004b08 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80062ac:	a803      	add	r0, sp, #12
 80062ae:	f7ff ff61 	bl	8006174 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80062b2:	9b04      	ldr	r3, [sp, #16]
 80062b4:	2b09      	cmp	r3, #9
 80062b6:	d8e3      	bhi.n	8006280 <prvProcessReceivedCommands+0xc>
 80062b8:	a201      	add	r2, pc, #4	; (adr r2, 80062c0 <prvProcessReceivedCommands+0x4c>)
 80062ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062be:	bf00      	nop
 80062c0:	080062e9 	.word	0x080062e9
 80062c4:	080062e9 	.word	0x080062e9
 80062c8:	080062e9 	.word	0x080062e9
 80062cc:	08006281 	.word	0x08006281
 80062d0:	08006331 	.word	0x08006331
 80062d4:	08006357 	.word	0x08006357
 80062d8:	080062e9 	.word	0x080062e9
 80062dc:	080062e9 	.word	0x080062e9
 80062e0:	08006281 	.word	0x08006281
 80062e4:	08006331 	.word	0x08006331
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062e8:	9905      	ldr	r1, [sp, #20]
 80062ea:	69a5      	ldr	r5, [r4, #24]
 80062ec:	460b      	mov	r3, r1
 80062ee:	4602      	mov	r2, r0
 80062f0:	4429      	add	r1, r5
 80062f2:	4620      	mov	r0, r4
 80062f4:	f7ff fe3e 	bl	8005f74 <prvInsertTimerInActiveList>
 80062f8:	2800      	cmp	r0, #0
 80062fa:	d0c1      	beq.n	8006280 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062fe:	4620      	mov	r0, r4
 8006300:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006302:	69e3      	ldr	r3, [r4, #28]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d1bb      	bne.n	8006280 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006308:	69a2      	ldr	r2, [r4, #24]
 800630a:	2100      	movs	r1, #0
 800630c:	9100      	str	r1, [sp, #0]
 800630e:	460b      	mov	r3, r1
 8006310:	9805      	ldr	r0, [sp, #20]
 8006312:	4402      	add	r2, r0
 8006314:	4620      	mov	r0, r4
 8006316:	f7ff febb 	bl	8006090 <xTimerGenericCommand>
							configASSERT( xResult );
 800631a:	2800      	cmp	r0, #0
 800631c:	d1b0      	bne.n	8006280 <prvProcessReceivedCommands+0xc>
 800631e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	e7fe      	b.n	800632e <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006330:	9905      	ldr	r1, [sp, #20]
 8006332:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006334:	b131      	cbz	r1, 8006344 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006336:	4603      	mov	r3, r0
 8006338:	4602      	mov	r2, r0
 800633a:	4401      	add	r1, r0
 800633c:	4620      	mov	r0, r4
 800633e:	f7ff fe19 	bl	8005f74 <prvInsertTimerInActiveList>
					break;
 8006342:	e79d      	b.n	8006280 <prvProcessReceivedCommands+0xc>
 8006344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006348:	f383 8811 	msr	BASEPRI, r3
 800634c:	f3bf 8f6f 	isb	sy
 8006350:	f3bf 8f4f 	dsb	sy
 8006354:	e7fe      	b.n	8006354 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006356:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800635a:	2b00      	cmp	r3, #0
 800635c:	d190      	bne.n	8006280 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800635e:	4620      	mov	r0, r4
 8006360:	f000 fab4 	bl	80068cc <vPortFree>
 8006364:	e78c      	b.n	8006280 <prvProcessReceivedCommands+0xc>
}
 8006366:	b009      	add	sp, #36	; 0x24
 8006368:	bd30      	pop	{r4, r5, pc}
 800636a:	bf00      	nop
 800636c:	20000d14 	.word	0x20000d14

08006370 <prvTimerTask>:
{
 8006370:	b500      	push	{lr}
 8006372:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006374:	a801      	add	r0, sp, #4
 8006376:	f7ff fded 	bl	8005f54 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800637a:	9901      	ldr	r1, [sp, #4]
 800637c:	f7ff ff40 	bl	8006200 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8006380:	f7ff ff78 	bl	8006274 <prvProcessReceivedCommands>
 8006384:	e7f6      	b.n	8006374 <prvTimerTask+0x4>
	...

08006388 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006388:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800638a:	2300      	movs	r3, #0
 800638c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800638e:	4b0d      	ldr	r3, [pc, #52]	; (80063c4 <prvTaskExitError+0x3c>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006396:	d008      	beq.n	80063aa <prvTaskExitError+0x22>
 8006398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800639c:	f383 8811 	msr	BASEPRI, r3
 80063a0:	f3bf 8f6f 	isb	sy
 80063a4:	f3bf 8f4f 	dsb	sy
 80063a8:	e7fe      	b.n	80063a8 <prvTaskExitError+0x20>
 80063aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ae:	f383 8811 	msr	BASEPRI, r3
 80063b2:	f3bf 8f6f 	isb	sy
 80063b6:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80063ba:	9b01      	ldr	r3, [sp, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d0fc      	beq.n	80063ba <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80063c0:	b002      	add	sp, #8
 80063c2:	4770      	bx	lr
 80063c4:	2000000c 	.word	0x2000000c

080063c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80063c8:	4808      	ldr	r0, [pc, #32]	; (80063ec <prvPortStartFirstTask+0x24>)
 80063ca:	6800      	ldr	r0, [r0, #0]
 80063cc:	6800      	ldr	r0, [r0, #0]
 80063ce:	f380 8808 	msr	MSP, r0
 80063d2:	f04f 0000 	mov.w	r0, #0
 80063d6:	f380 8814 	msr	CONTROL, r0
 80063da:	b662      	cpsie	i
 80063dc:	b661      	cpsie	f
 80063de:	f3bf 8f4f 	dsb	sy
 80063e2:	f3bf 8f6f 	isb	sy
 80063e6:	df00      	svc	0
 80063e8:	bf00      	nop
 80063ea:	0000      	.short	0x0000
 80063ec:	e000ed08 	.word	0xe000ed08

080063f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80063f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006400 <vPortEnableVFP+0x10>
 80063f4:	6801      	ldr	r1, [r0, #0]
 80063f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80063fa:	6001      	str	r1, [r0, #0]
 80063fc:	4770      	bx	lr
 80063fe:	0000      	.short	0x0000
 8006400:	e000ed88 	.word	0xe000ed88

08006404 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006404:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006408:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800640c:	f021 0101 	bic.w	r1, r1, #1
 8006410:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006414:	4b05      	ldr	r3, [pc, #20]	; (800642c <pxPortInitialiseStack+0x28>)
 8006416:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800641a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800641e:	f06f 0302 	mvn.w	r3, #2
 8006422:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8006426:	3844      	subs	r0, #68	; 0x44
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	08006389 	.word	0x08006389

08006430 <SVC_Handler>:
	__asm volatile (
 8006430:	4b07      	ldr	r3, [pc, #28]	; (8006450 <pxCurrentTCBConst2>)
 8006432:	6819      	ldr	r1, [r3, #0]
 8006434:	6808      	ldr	r0, [r1, #0]
 8006436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800643a:	f380 8809 	msr	PSP, r0
 800643e:	f3bf 8f6f 	isb	sy
 8006442:	f04f 0000 	mov.w	r0, #0
 8006446:	f380 8811 	msr	BASEPRI, r0
 800644a:	4770      	bx	lr
 800644c:	f3af 8000 	nop.w

08006450 <pxCurrentTCBConst2>:
 8006450:	200006f4 	.word	0x200006f4

08006454 <vPortEnterCritical>:
 8006454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006458:	f383 8811 	msr	BASEPRI, r3
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8006464:	4a0a      	ldr	r2, [pc, #40]	; (8006490 <vPortEnterCritical+0x3c>)
 8006466:	6813      	ldr	r3, [r2, #0]
 8006468:	3301      	adds	r3, #1
 800646a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800646c:	2b01      	cmp	r3, #1
 800646e:	d000      	beq.n	8006472 <vPortEnterCritical+0x1e>
}
 8006470:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006472:	4b08      	ldr	r3, [pc, #32]	; (8006494 <vPortEnterCritical+0x40>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f013 0fff 	tst.w	r3, #255	; 0xff
 800647a:	d0f9      	beq.n	8006470 <vPortEnterCritical+0x1c>
 800647c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	e7fe      	b.n	800648c <vPortEnterCritical+0x38>
 800648e:	bf00      	nop
 8006490:	2000000c 	.word	0x2000000c
 8006494:	e000ed04 	.word	0xe000ed04

08006498 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8006498:	4b09      	ldr	r3, [pc, #36]	; (80064c0 <vPortExitCritical+0x28>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	b943      	cbnz	r3, 80064b0 <vPortExitCritical+0x18>
 800649e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a2:	f383 8811 	msr	BASEPRI, r3
 80064a6:	f3bf 8f6f 	isb	sy
 80064aa:	f3bf 8f4f 	dsb	sy
 80064ae:	e7fe      	b.n	80064ae <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80064b0:	3b01      	subs	r3, #1
 80064b2:	4a03      	ldr	r2, [pc, #12]	; (80064c0 <vPortExitCritical+0x28>)
 80064b4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80064b6:	b90b      	cbnz	r3, 80064bc <vPortExitCritical+0x24>
	__asm volatile
 80064b8:	f383 8811 	msr	BASEPRI, r3
}
 80064bc:	4770      	bx	lr
 80064be:	bf00      	nop
 80064c0:	2000000c 	.word	0x2000000c
	...

080064d0 <PendSV_Handler>:
	__asm volatile
 80064d0:	f3ef 8009 	mrs	r0, PSP
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	4b15      	ldr	r3, [pc, #84]	; (8006530 <pxCurrentTCBConst>)
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	f01e 0f10 	tst.w	lr, #16
 80064e0:	bf08      	it	eq
 80064e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80064e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ea:	6010      	str	r0, [r2, #0]
 80064ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80064f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064f4:	f380 8811 	msr	BASEPRI, r0
 80064f8:	f3bf 8f4f 	dsb	sy
 80064fc:	f3bf 8f6f 	isb	sy
 8006500:	f7ff fa66 	bl	80059d0 <vTaskSwitchContext>
 8006504:	f04f 0000 	mov.w	r0, #0
 8006508:	f380 8811 	msr	BASEPRI, r0
 800650c:	bc09      	pop	{r0, r3}
 800650e:	6819      	ldr	r1, [r3, #0]
 8006510:	6808      	ldr	r0, [r1, #0]
 8006512:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006516:	f01e 0f10 	tst.w	lr, #16
 800651a:	bf08      	it	eq
 800651c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006520:	f380 8809 	msr	PSP, r0
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	f3af 8000 	nop.w

08006530 <pxCurrentTCBConst>:
 8006530:	200006f4 	.word	0x200006f4

08006534 <SysTick_Handler>:
{
 8006534:	b508      	push	{r3, lr}
	__asm volatile
 8006536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800653a:	f383 8811 	msr	BASEPRI, r3
 800653e:	f3bf 8f6f 	isb	sy
 8006542:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8006546:	f7ff f917 	bl	8005778 <xTaskIncrementTick>
 800654a:	b118      	cbz	r0, 8006554 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800654c:	4b03      	ldr	r3, [pc, #12]	; (800655c <SysTick_Handler+0x28>)
 800654e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006552:	601a      	str	r2, [r3, #0]
	__asm volatile
 8006554:	2300      	movs	r3, #0
 8006556:	f383 8811 	msr	BASEPRI, r3
}
 800655a:	bd08      	pop	{r3, pc}
 800655c:	e000ed04 	.word	0xe000ed04

08006560 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006560:	4a08      	ldr	r2, [pc, #32]	; (8006584 <vPortSetupTimerInterrupt+0x24>)
 8006562:	2300      	movs	r3, #0
 8006564:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006566:	4908      	ldr	r1, [pc, #32]	; (8006588 <vPortSetupTimerInterrupt+0x28>)
 8006568:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800656a:	4b08      	ldr	r3, [pc, #32]	; (800658c <vPortSetupTimerInterrupt+0x2c>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4908      	ldr	r1, [pc, #32]	; (8006590 <vPortSetupTimerInterrupt+0x30>)
 8006570:	fba1 1303 	umull	r1, r3, r1, r3
 8006574:	099b      	lsrs	r3, r3, #6
 8006576:	3b01      	subs	r3, #1
 8006578:	4906      	ldr	r1, [pc, #24]	; (8006594 <vPortSetupTimerInterrupt+0x34>)
 800657a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800657c:	2307      	movs	r3, #7
 800657e:	6013      	str	r3, [r2, #0]
}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	e000e010 	.word	0xe000e010
 8006588:	e000e018 	.word	0xe000e018
 800658c:	20000000 	.word	0x20000000
 8006590:	10624dd3 	.word	0x10624dd3
 8006594:	e000e014 	.word	0xe000e014

08006598 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006598:	4b3a      	ldr	r3, [pc, #232]	; (8006684 <xPortStartScheduler+0xec>)
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	4b3a      	ldr	r3, [pc, #232]	; (8006688 <xPortStartScheduler+0xf0>)
 800659e:	429a      	cmp	r2, r3
 80065a0:	d00d      	beq.n	80065be <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80065a2:	4b38      	ldr	r3, [pc, #224]	; (8006684 <xPortStartScheduler+0xec>)
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	4b39      	ldr	r3, [pc, #228]	; (800668c <xPortStartScheduler+0xf4>)
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d111      	bne.n	80065d0 <xPortStartScheduler+0x38>
	__asm volatile
 80065ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b0:	f383 8811 	msr	BASEPRI, r3
 80065b4:	f3bf 8f6f 	isb	sy
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	e7fe      	b.n	80065bc <xPortStartScheduler+0x24>
 80065be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c2:	f383 8811 	msr	BASEPRI, r3
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	e7fe      	b.n	80065ce <xPortStartScheduler+0x36>
{
 80065d0:	b510      	push	{r4, lr}
 80065d2:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80065d4:	4b2e      	ldr	r3, [pc, #184]	; (8006690 <xPortStartScheduler+0xf8>)
 80065d6:	781a      	ldrb	r2, [r3, #0]
 80065d8:	b2d2      	uxtb	r2, r2
 80065da:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80065dc:	22ff      	movs	r2, #255	; 0xff
 80065de:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80065e8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80065ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80065f0:	4a28      	ldr	r2, [pc, #160]	; (8006694 <xPortStartScheduler+0xfc>)
 80065f2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80065f4:	4b28      	ldr	r3, [pc, #160]	; (8006698 <xPortStartScheduler+0x100>)
 80065f6:	2207      	movs	r2, #7
 80065f8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065fa:	e009      	b.n	8006610 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 80065fc:	4a26      	ldr	r2, [pc, #152]	; (8006698 <xPortStartScheduler+0x100>)
 80065fe:	6813      	ldr	r3, [r2, #0]
 8006600:	3b01      	subs	r3, #1
 8006602:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006604:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006608:	005b      	lsls	r3, r3, #1
 800660a:	b2db      	uxtb	r3, r3
 800660c:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006610:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006614:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006618:	d1f0      	bne.n	80065fc <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800661a:	4b1f      	ldr	r3, [pc, #124]	; (8006698 <xPortStartScheduler+0x100>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2b03      	cmp	r3, #3
 8006620:	d008      	beq.n	8006634 <xPortStartScheduler+0x9c>
 8006622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006626:	f383 8811 	msr	BASEPRI, r3
 800662a:	f3bf 8f6f 	isb	sy
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	e7fe      	b.n	8006632 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006634:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006636:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800663a:	4a17      	ldr	r2, [pc, #92]	; (8006698 <xPortStartScheduler+0x100>)
 800663c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800663e:	9b01      	ldr	r3, [sp, #4]
 8006640:	b2db      	uxtb	r3, r3
 8006642:	4a13      	ldr	r2, [pc, #76]	; (8006690 <xPortStartScheduler+0xf8>)
 8006644:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006646:	4b15      	ldr	r3, [pc, #84]	; (800669c <xPortStartScheduler+0x104>)
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800664e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8006656:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8006658:	f7ff ff82 	bl	8006560 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800665c:	2400      	movs	r4, #0
 800665e:	4b10      	ldr	r3, [pc, #64]	; (80066a0 <xPortStartScheduler+0x108>)
 8006660:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8006662:	f7ff fec5 	bl	80063f0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006666:	4a0f      	ldr	r2, [pc, #60]	; (80066a4 <xPortStartScheduler+0x10c>)
 8006668:	6813      	ldr	r3, [r2, #0]
 800666a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800666e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8006670:	f7ff feaa 	bl	80063c8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8006674:	f7ff f9ac 	bl	80059d0 <vTaskSwitchContext>
	prvTaskExitError();
 8006678:	f7ff fe86 	bl	8006388 <prvTaskExitError>
}
 800667c:	4620      	mov	r0, r4
 800667e:	b002      	add	sp, #8
 8006680:	bd10      	pop	{r4, pc}
 8006682:	bf00      	nop
 8006684:	e000ed00 	.word	0xe000ed00
 8006688:	410fc271 	.word	0x410fc271
 800668c:	410fc270 	.word	0x410fc270
 8006690:	e000e400 	.word	0xe000e400
 8006694:	20000d1c 	.word	0x20000d1c
 8006698:	20000d20 	.word	0x20000d20
 800669c:	e000ed20 	.word	0xe000ed20
 80066a0:	2000000c 	.word	0x2000000c
 80066a4:	e000ef34 	.word	0xe000ef34

080066a8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80066a8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80066ac:	2b0f      	cmp	r3, #15
 80066ae:	d90f      	bls.n	80066d0 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80066b0:	4a10      	ldr	r2, [pc, #64]	; (80066f4 <vPortValidateInterruptPriority+0x4c>)
 80066b2:	5c9b      	ldrb	r3, [r3, r2]
 80066b4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80066b6:	4a10      	ldr	r2, [pc, #64]	; (80066f8 <vPortValidateInterruptPriority+0x50>)
 80066b8:	7812      	ldrb	r2, [r2, #0]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d908      	bls.n	80066d0 <vPortValidateInterruptPriority+0x28>
 80066be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c2:	f383 8811 	msr	BASEPRI, r3
 80066c6:	f3bf 8f6f 	isb	sy
 80066ca:	f3bf 8f4f 	dsb	sy
 80066ce:	e7fe      	b.n	80066ce <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80066d0:	4b0a      	ldr	r3, [pc, #40]	; (80066fc <vPortValidateInterruptPriority+0x54>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066d8:	4a09      	ldr	r2, [pc, #36]	; (8006700 <vPortValidateInterruptPriority+0x58>)
 80066da:	6812      	ldr	r2, [r2, #0]
 80066dc:	4293      	cmp	r3, r2
 80066de:	d908      	bls.n	80066f2 <vPortValidateInterruptPriority+0x4a>
 80066e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e4:	f383 8811 	msr	BASEPRI, r3
 80066e8:	f3bf 8f6f 	isb	sy
 80066ec:	f3bf 8f4f 	dsb	sy
 80066f0:	e7fe      	b.n	80066f0 <vPortValidateInterruptPriority+0x48>
	}
 80066f2:	4770      	bx	lr
 80066f4:	e000e3f0 	.word	0xe000e3f0
 80066f8:	20000d1c 	.word	0x20000d1c
 80066fc:	e000ed0c 	.word	0xe000ed0c
 8006700:	20000d20 	.word	0x20000d20

08006704 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006704:	4a13      	ldr	r2, [pc, #76]	; (8006754 <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006706:	f012 0f07 	tst.w	r2, #7
 800670a:	d01f      	beq.n	800674c <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800670c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800670e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006712:	f5c1 539c 	rsb	r3, r1, #4992	; 0x1380
 8006716:	3308      	adds	r3, #8
 8006718:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800671a:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800671c:	480e      	ldr	r0, [pc, #56]	; (8006758 <prvHeapInit+0x54>)
 800671e:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006720:	2100      	movs	r1, #0
 8006722:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006724:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8006726:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006728:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 800672c:	480b      	ldr	r0, [pc, #44]	; (800675c <prvHeapInit+0x58>)
 800672e:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8006730:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006732:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006734:	1a99      	subs	r1, r3, r2
 8006736:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006738:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800673a:	4b09      	ldr	r3, [pc, #36]	; (8006760 <prvHeapInit+0x5c>)
 800673c:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800673e:	4b09      	ldr	r3, [pc, #36]	; (8006764 <prvHeapInit+0x60>)
 8006740:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006742:	4b09      	ldr	r3, [pc, #36]	; (8006768 <prvHeapInit+0x64>)
 8006744:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006748:	601a      	str	r2, [r3, #0]
}
 800674a:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800674c:	f241 3388 	movw	r3, #5000	; 0x1388
 8006750:	e7e4      	b.n	800671c <prvHeapInit+0x18>
 8006752:	bf00      	nop
 8006754:	20000d28 	.word	0x20000d28
 8006758:	200020bc 	.word	0x200020bc
 800675c:	20000d24 	.word	0x20000d24
 8006760:	200020b8 	.word	0x200020b8
 8006764:	200020b4 	.word	0x200020b4
 8006768:	200020b0 	.word	0x200020b0

0800676c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800676c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800676e:	4b13      	ldr	r3, [pc, #76]	; (80067bc <prvInsertBlockIntoFreeList+0x50>)
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	4282      	cmp	r2, r0
 8006774:	d31b      	bcc.n	80067ae <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006776:	6859      	ldr	r1, [r3, #4]
 8006778:	185c      	adds	r4, r3, r1
 800677a:	4284      	cmp	r4, r0
 800677c:	d103      	bne.n	8006786 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800677e:	6840      	ldr	r0, [r0, #4]
 8006780:	4401      	add	r1, r0
 8006782:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006784:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006786:	6841      	ldr	r1, [r0, #4]
 8006788:	1844      	adds	r4, r0, r1
 800678a:	42a2      	cmp	r2, r4
 800678c:	d113      	bne.n	80067b6 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800678e:	4c0c      	ldr	r4, [pc, #48]	; (80067c0 <prvInsertBlockIntoFreeList+0x54>)
 8006790:	6824      	ldr	r4, [r4, #0]
 8006792:	42a2      	cmp	r2, r4
 8006794:	d00d      	beq.n	80067b2 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006796:	6852      	ldr	r2, [r2, #4]
 8006798:	4411      	add	r1, r2
 800679a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	6812      	ldr	r2, [r2, #0]
 80067a0:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80067a2:	4298      	cmp	r0, r3
 80067a4:	d000      	beq.n	80067a8 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80067a6:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067ac:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80067ae:	4613      	mov	r3, r2
 80067b0:	e7de      	b.n	8006770 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80067b2:	6004      	str	r4, [r0, #0]
 80067b4:	e7f5      	b.n	80067a2 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80067b6:	6002      	str	r2, [r0, #0]
 80067b8:	e7f3      	b.n	80067a2 <prvInsertBlockIntoFreeList+0x36>
 80067ba:	bf00      	nop
 80067bc:	200020bc 	.word	0x200020bc
 80067c0:	20000d24 	.word	0x20000d24

080067c4 <pvPortMalloc>:
{
 80067c4:	b570      	push	{r4, r5, r6, lr}
 80067c6:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80067c8:	f7fe ffc8 	bl	800575c <vTaskSuspendAll>
		if( pxEnd == NULL )
 80067cc:	4b3a      	ldr	r3, [pc, #232]	; (80068b8 <pvPortMalloc+0xf4>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	b1bb      	cbz	r3, 8006802 <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80067d2:	4b3a      	ldr	r3, [pc, #232]	; (80068bc <pvPortMalloc+0xf8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	421c      	tst	r4, r3
 80067d8:	d163      	bne.n	80068a2 <pvPortMalloc+0xde>
			if( xWantedSize > 0 )
 80067da:	b1ac      	cbz	r4, 8006808 <pvPortMalloc+0x44>
				xWantedSize += xHeapStructSize;
 80067dc:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80067de:	f014 0f07 	tst.w	r4, #7
 80067e2:	d011      	beq.n	8006808 <pvPortMalloc+0x44>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80067e4:	f024 0407 	bic.w	r4, r4, #7
 80067e8:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80067ea:	f004 0307 	and.w	r3, r4, #7
 80067ee:	b15b      	cbz	r3, 8006808 <pvPortMalloc+0x44>
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	e7fe      	b.n	8006800 <pvPortMalloc+0x3c>
			prvHeapInit();
 8006802:	f7ff ff7f 	bl	8006704 <prvHeapInit>
 8006806:	e7e4      	b.n	80067d2 <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006808:	2c00      	cmp	r4, #0
 800680a:	d04c      	beq.n	80068a6 <pvPortMalloc+0xe2>
 800680c:	4b2c      	ldr	r3, [pc, #176]	; (80068c0 <pvPortMalloc+0xfc>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	42a3      	cmp	r3, r4
 8006812:	d34a      	bcc.n	80068aa <pvPortMalloc+0xe6>
				pxBlock = xStart.pxNextFreeBlock;
 8006814:	4b2b      	ldr	r3, [pc, #172]	; (80068c4 <pvPortMalloc+0x100>)
 8006816:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006818:	e001      	b.n	800681e <pvPortMalloc+0x5a>
					pxPreviousBlock = pxBlock;
 800681a:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 800681c:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800681e:	686a      	ldr	r2, [r5, #4]
 8006820:	42a2      	cmp	r2, r4
 8006822:	d202      	bcs.n	800682a <pvPortMalloc+0x66>
 8006824:	682a      	ldr	r2, [r5, #0]
 8006826:	2a00      	cmp	r2, #0
 8006828:	d1f7      	bne.n	800681a <pvPortMalloc+0x56>
				if( pxBlock != pxEnd )
 800682a:	4a23      	ldr	r2, [pc, #140]	; (80068b8 <pvPortMalloc+0xf4>)
 800682c:	6812      	ldr	r2, [r2, #0]
 800682e:	42aa      	cmp	r2, r5
 8006830:	d03d      	beq.n	80068ae <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006832:	681e      	ldr	r6, [r3, #0]
 8006834:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006836:	682a      	ldr	r2, [r5, #0]
 8006838:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800683a:	686b      	ldr	r3, [r5, #4]
 800683c:	1b1b      	subs	r3, r3, r4
 800683e:	2b10      	cmp	r3, #16
 8006840:	d910      	bls.n	8006864 <pvPortMalloc+0xa0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006842:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006844:	f010 0f07 	tst.w	r0, #7
 8006848:	d008      	beq.n	800685c <pvPortMalloc+0x98>
 800684a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800684e:	f383 8811 	msr	BASEPRI, r3
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	f3bf 8f4f 	dsb	sy
 800685a:	e7fe      	b.n	800685a <pvPortMalloc+0x96>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800685c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800685e:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006860:	f7ff ff84 	bl	800676c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006864:	686a      	ldr	r2, [r5, #4]
 8006866:	4916      	ldr	r1, [pc, #88]	; (80068c0 <pvPortMalloc+0xfc>)
 8006868:	680b      	ldr	r3, [r1, #0]
 800686a:	1a9b      	subs	r3, r3, r2
 800686c:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800686e:	4916      	ldr	r1, [pc, #88]	; (80068c8 <pvPortMalloc+0x104>)
 8006870:	6809      	ldr	r1, [r1, #0]
 8006872:	428b      	cmp	r3, r1
 8006874:	d201      	bcs.n	800687a <pvPortMalloc+0xb6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006876:	4914      	ldr	r1, [pc, #80]	; (80068c8 <pvPortMalloc+0x104>)
 8006878:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800687a:	4b10      	ldr	r3, [pc, #64]	; (80068bc <pvPortMalloc+0xf8>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4313      	orrs	r3, r2
 8006880:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006882:	2300      	movs	r3, #0
 8006884:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8006886:	f7ff f803 	bl	8005890 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800688a:	f016 0f07 	tst.w	r6, #7
 800688e:	d010      	beq.n	80068b2 <pvPortMalloc+0xee>
 8006890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006894:	f383 8811 	msr	BASEPRI, r3
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	f3bf 8f4f 	dsb	sy
 80068a0:	e7fe      	b.n	80068a0 <pvPortMalloc+0xdc>
void *pvReturn = NULL;
 80068a2:	2600      	movs	r6, #0
 80068a4:	e7ef      	b.n	8006886 <pvPortMalloc+0xc2>
 80068a6:	2600      	movs	r6, #0
 80068a8:	e7ed      	b.n	8006886 <pvPortMalloc+0xc2>
 80068aa:	2600      	movs	r6, #0
 80068ac:	e7eb      	b.n	8006886 <pvPortMalloc+0xc2>
 80068ae:	2600      	movs	r6, #0
 80068b0:	e7e9      	b.n	8006886 <pvPortMalloc+0xc2>
}
 80068b2:	4630      	mov	r0, r6
 80068b4:	bd70      	pop	{r4, r5, r6, pc}
 80068b6:	bf00      	nop
 80068b8:	20000d24 	.word	0x20000d24
 80068bc:	200020b0 	.word	0x200020b0
 80068c0:	200020b4 	.word	0x200020b4
 80068c4:	200020bc 	.word	0x200020bc
 80068c8:	200020b8 	.word	0x200020b8

080068cc <vPortFree>:
	if( pv != NULL )
 80068cc:	b380      	cbz	r0, 8006930 <vPortFree+0x64>
{
 80068ce:	b538      	push	{r3, r4, r5, lr}
 80068d0:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 80068d2:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80068d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80068da:	4916      	ldr	r1, [pc, #88]	; (8006934 <vPortFree+0x68>)
 80068dc:	6809      	ldr	r1, [r1, #0]
 80068de:	420a      	tst	r2, r1
 80068e0:	d108      	bne.n	80068f4 <vPortFree+0x28>
 80068e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e6:	f383 8811 	msr	BASEPRI, r3
 80068ea:	f3bf 8f6f 	isb	sy
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	e7fe      	b.n	80068f2 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80068f4:	f850 0c08 	ldr.w	r0, [r0, #-8]
 80068f8:	b140      	cbz	r0, 800690c <vPortFree+0x40>
 80068fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	e7fe      	b.n	800690a <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800690c:	ea22 0201 	bic.w	r2, r2, r1
 8006910:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
 8006914:	f7fe ff22 	bl	800575c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006918:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800691c:	4a06      	ldr	r2, [pc, #24]	; (8006938 <vPortFree+0x6c>)
 800691e:	6813      	ldr	r3, [r2, #0]
 8006920:	440b      	add	r3, r1
 8006922:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006924:	4628      	mov	r0, r5
 8006926:	f7ff ff21 	bl	800676c <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 800692a:	f7fe ffb1 	bl	8005890 <xTaskResumeAll>
}
 800692e:	bd38      	pop	{r3, r4, r5, pc}
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	200020b0 	.word	0x200020b0
 8006938:	200020b4 	.word	0x200020b4

0800693c <__libc_init_array>:
 800693c:	b570      	push	{r4, r5, r6, lr}
 800693e:	4e0d      	ldr	r6, [pc, #52]	; (8006974 <__libc_init_array+0x38>)
 8006940:	4c0d      	ldr	r4, [pc, #52]	; (8006978 <__libc_init_array+0x3c>)
 8006942:	1ba4      	subs	r4, r4, r6
 8006944:	10a4      	asrs	r4, r4, #2
 8006946:	2500      	movs	r5, #0
 8006948:	42a5      	cmp	r5, r4
 800694a:	d109      	bne.n	8006960 <__libc_init_array+0x24>
 800694c:	4e0b      	ldr	r6, [pc, #44]	; (800697c <__libc_init_array+0x40>)
 800694e:	4c0c      	ldr	r4, [pc, #48]	; (8006980 <__libc_init_array+0x44>)
 8006950:	f000 f82c 	bl	80069ac <_init>
 8006954:	1ba4      	subs	r4, r4, r6
 8006956:	10a4      	asrs	r4, r4, #2
 8006958:	2500      	movs	r5, #0
 800695a:	42a5      	cmp	r5, r4
 800695c:	d105      	bne.n	800696a <__libc_init_array+0x2e>
 800695e:	bd70      	pop	{r4, r5, r6, pc}
 8006960:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006964:	4798      	blx	r3
 8006966:	3501      	adds	r5, #1
 8006968:	e7ee      	b.n	8006948 <__libc_init_array+0xc>
 800696a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800696e:	4798      	blx	r3
 8006970:	3501      	adds	r5, #1
 8006972:	e7f2      	b.n	800695a <__libc_init_array+0x1e>
 8006974:	08006a4c 	.word	0x08006a4c
 8006978:	08006a4c 	.word	0x08006a4c
 800697c:	08006a4c 	.word	0x08006a4c
 8006980:	08006a50 	.word	0x08006a50

08006984 <memcpy>:
 8006984:	b510      	push	{r4, lr}
 8006986:	1e43      	subs	r3, r0, #1
 8006988:	440a      	add	r2, r1
 800698a:	4291      	cmp	r1, r2
 800698c:	d100      	bne.n	8006990 <memcpy+0xc>
 800698e:	bd10      	pop	{r4, pc}
 8006990:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006994:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006998:	e7f7      	b.n	800698a <memcpy+0x6>

0800699a <memset>:
 800699a:	4402      	add	r2, r0
 800699c:	4603      	mov	r3, r0
 800699e:	4293      	cmp	r3, r2
 80069a0:	d100      	bne.n	80069a4 <memset+0xa>
 80069a2:	4770      	bx	lr
 80069a4:	f803 1b01 	strb.w	r1, [r3], #1
 80069a8:	e7f9      	b.n	800699e <memset+0x4>
	...

080069ac <_init>:
 80069ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ae:	bf00      	nop
 80069b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069b2:	bc08      	pop	{r3}
 80069b4:	469e      	mov	lr, r3
 80069b6:	4770      	bx	lr

080069b8 <_fini>:
 80069b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ba:	bf00      	nop
 80069bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069be:	bc08      	pop	{r3}
 80069c0:	469e      	mov	lr, r3
 80069c2:	4770      	bx	lr
