INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/practica2-2/practica2-2.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test'
