{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 14:43:29 2018 " "Info: Processing started: Thu Jun 21 14:43:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "light\[1\]\$latch " "Warning: Node \"light\[1\]\$latch\" is a latch" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "light\[6\]\$latch " "Warning: Node \"light\[6\]\$latch\" is a latch" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "light\[0\]\$latch " "Warning: Node \"light\[0\]\$latch\" is a latch" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "light\[7\]\$latch " "Warning: Node \"light\[7\]\$latch\" is a latch" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "light\[5\]\$latch " "Warning: Node \"light\[5\]\$latch\" is a latch" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "light\[2\]\$latch " "Warning: Node \"light\[2\]\$latch\" is a latch" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Info" "ITAN_SCC_LOOP" "2 " "Info: Found combinational loop of 2 nodes" { { "Info" "ITAN_SCC_NODE" "stop " "Info: Node \"stop\"" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "ITAN_SCC_NODE" "stop~160 " "Info: Node \"stop~160\"" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1khz " "Info: Assuming node \"clk1khz\" is an undefined clock" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk1khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1hz " "Info: Assuming node \"clk1hz\" is an undefined clock" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk1hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk1khz register register temp data\[1\] 360.1 MHz Internal " "Info: Clock \"clk1khz\" Internal fmax is restricted to 360.1 MHz between source register \"temp\" and destination register \"data\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.199 ns + Longest register register " "Info: + Longest register to register delay is 1.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp 1 REG LCFF_X3_Y4_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 7; REG Node = 'temp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { temp } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.624 ns) 1.091 ns data~49 2 COMB LCCOMB_X3_Y4_N28 1 " "Info: 2: + IC(0.467 ns) + CELL(0.624 ns) = 1.091 ns; Loc. = LCCOMB_X3_Y4_N28; Fanout = 1; COMB Node = 'data~49'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.091 ns" { temp data~49 } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.199 ns data\[1\] 3 REG LCFF_X3_Y4_N29 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.199 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 7; REG Node = 'data\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "0.108 ns" { data~49 data[1] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 61.05 % ) " "Info: Total cell delay = 0.732 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.467 ns ( 38.95 % ) " "Info: Total interconnect delay = 0.467 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.199 ns" { temp data~49 data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.199 ns" { temp data~49 data[1] } { 0.000ns 0.467ns 0.000ns } { 0.000ns 0.624ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.985 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1khz\" to destination register is 3.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1khz 1 CLK PIN_70 5 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'clk1khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { clk1khz } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.666 ns) 3.985 ns data\[1\] 2 REG LCFF_X3_Y4_N29 7 " "Info: 2: + IC(2.375 ns) + CELL(0.666 ns) = 3.985 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 7; REG Node = 'data\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.041 ns" { clk1khz data[1] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 40.40 % ) " "Info: Total cell delay = 1.610 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.375 ns ( 59.60 % ) " "Info: Total interconnect delay = 2.375 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout data[1] } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.985 ns - Longest register " "Info: - Longest clock path from clock \"clk1khz\" to source register is 3.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1khz 1 CLK PIN_70 5 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'clk1khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { clk1khz } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.666 ns) 3.985 ns temp 2 REG LCFF_X3_Y4_N15 7 " "Info: 2: + IC(2.375 ns) + CELL(0.666 ns) = 3.985 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 7; REG Node = 'temp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.041 ns" { clk1khz temp } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 40.40 % ) " "Info: Total cell delay = 1.610 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.375 ns ( 59.60 % ) " "Info: Total interconnect delay = 2.375 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz temp } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout temp } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout data[1] } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz temp } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout temp } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.199 ns" { temp data~49 data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.199 ns" { temp data~49 data[1] } { 0.000ns 0.467ns 0.000ns } { 0.000ns 0.624ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout data[1] } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz temp } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout temp } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { data[1] } {  } {  } } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1hz register time1\[1\] register time2\[2\] 284.33 MHz 3.517 ns Internal " "Info: Clock \"clk1hz\" has Internal fmax of 284.33 MHz between source register \"time1\[1\]\" and destination register \"time2\[2\]\" (period= 3.517 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.244 ns + Longest register register " "Info: + Longest register to register delay is 3.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time1\[1\] 1 REG LCFF_X4_Y4_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y4_N9; Fanout = 6; REG Node = 'time1\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { time1[1] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.370 ns) 0.846 ns rtl~53 2 COMB LCCOMB_X4_Y4_N2 1 " "Info: 2: + IC(0.476 ns) + CELL(0.370 ns) = 0.846 ns; Loc. = LCCOMB_X4_Y4_N2; Fanout = 1; COMB Node = 'rtl~53'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "0.846 ns" { time1[1] rtl~53 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.421 ns time2\[0\]~94 3 COMB LCCOMB_X4_Y4_N6 5 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X4_Y4_N6; Fanout = 5; COMB Node = 'time2\[0\]~94'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "0.575 ns" { rtl~53 time2[0]~94 } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.855 ns) 3.244 ns time2\[2\] 4 REG LCFF_X3_Y4_N23 5 " "Info: 4: + IC(0.968 ns) + CELL(0.855 ns) = 3.244 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 5; REG Node = 'time2\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.823 ns" { time2[0]~94 time2[2] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.431 ns ( 44.11 % ) " "Info: Total cell delay = 1.431 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.813 ns ( 55.89 % ) " "Info: Total interconnect delay = 1.813 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.244 ns" { time1[1] rtl~53 time2[0]~94 time2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.244 ns" { time1[1] rtl~53 time2[0]~94 time2[2] } { 0.000ns 0.476ns 0.369ns 0.968ns } { 0.000ns 0.370ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz destination 4.059 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1hz\" to destination register is 4.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1hz 1 CLK PIN_71 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { clk1hz } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.666 ns) 4.059 ns time2\[2\] 2 REG LCFF_X3_Y4_N23 5 " "Info: 2: + IC(2.449 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 5; REG Node = 'time2\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.115 ns" { clk1hz time2[2] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 39.66 % ) " "Info: Total cell delay = 1.610 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.449 ns ( 60.34 % ) " "Info: Total interconnect delay = 2.449 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.059 ns" { clk1hz time2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.059 ns" { clk1hz clk1hz~combout time2[2] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz source 4.068 ns - Longest register " "Info: - Longest clock path from clock \"clk1hz\" to source register is 4.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1hz 1 CLK PIN_71 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { clk1hz } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.458 ns) + CELL(0.666 ns) 4.068 ns time1\[1\] 2 REG LCFF_X4_Y4_N9 6 " "Info: 2: + IC(2.458 ns) + CELL(0.666 ns) = 4.068 ns; Loc. = LCFF_X4_Y4_N9; Fanout = 6; REG Node = 'time1\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.124 ns" { clk1hz time1[1] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 39.58 % ) " "Info: Total cell delay = 1.610 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.458 ns ( 60.42 % ) " "Info: Total interconnect delay = 2.458 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.068 ns" { clk1hz time1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.068 ns" { clk1hz clk1hz~combout time1[1] } { 0.000ns 0.000ns 2.458ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.059 ns" { clk1hz time2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.059 ns" { clk1hz clk1hz~combout time2[2] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.068 ns" { clk1hz time1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.068 ns" { clk1hz clk1hz~combout time1[1] } { 0.000ns 0.000ns 2.458ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.244 ns" { time1[1] rtl~53 time2[0]~94 time2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.244 ns" { time1[1] rtl~53 time2[0]~94 time2[2] } { 0.000ns 0.476ns 0.369ns 0.968ns } { 0.000ns 0.370ns 0.206ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.059 ns" { clk1hz time2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.059 ns" { clk1hz clk1hz~combout time2[2] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.068 ns" { clk1hz time1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.068 ns" { clk1hz clk1hz~combout time1[1] } { 0.000ns 0.000ns 2.458ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "time2\[0\] zhu clk1hz 10.147 ns register " "Info: tsu for register \"time2\[0\]\" (data pin = \"zhu\", clock pin = \"clk1hz\") is 10.147 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.246 ns + Longest pin register " "Info: + Longest pin to register delay is 14.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns zhu 1 PIN PIN_65 3 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_65; Fanout = 3; PIN Node = 'zhu'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { zhu } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.834 ns) + CELL(0.370 ns) 8.138 ns stop~158 2 COMB LCCOMB_X9_Y1_N6 1 " "Info: 2: + IC(6.834 ns) + CELL(0.370 ns) = 8.138 ns; Loc. = LCCOMB_X9_Y1_N6; Fanout = 1; COMB Node = 'stop~158'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "7.204 ns" { zhu stop~158 } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 8.707 ns stop~159 3 COMB LCCOMB_X9_Y1_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 8.707 ns; Loc. = LCCOMB_X9_Y1_N2; Fanout = 2; COMB Node = 'stop~159'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "0.569 ns" { stop~158 stop~159 } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.749 ns) 10.456 ns stop 4 COMB LOOP LCCOMB_X9_Y1_N8 6 " "Info: 4: + IC(0.000 ns) + CELL(1.749 ns) = 10.456 ns; Loc. = LCCOMB_X9_Y1_N8; Fanout = 6; COMB LOOP Node = 'stop'" { { "Info" "ITDB_PART_OF_SCC" "stop LCCOMB_X9_Y1_N8 " "Info: Loc. = LCCOMB_X9_Y1_N8; Node \"stop\"" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop } "NODE_NAME" } "" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0} { "Info" "ITDB_PART_OF_SCC" "stop~160 LCCOMB_X9_Y1_N24 " "Info: Loc. = LCCOMB_X9_Y1_N24; Node \"stop~160\"" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop~160 } "NODE_NAME" } "" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop~160 } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.749 ns" { stop~159 stop } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.499 ns) 12.423 ns time2\[0\]~94 5 COMB LCCOMB_X4_Y4_N6 5 " "Info: 5: + IC(1.468 ns) + CELL(0.499 ns) = 12.423 ns; Loc. = LCCOMB_X4_Y4_N6; Fanout = 5; COMB Node = 'time2\[0\]~94'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.967 ns" { stop time2[0]~94 } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.855 ns) 14.246 ns time2\[0\] 6 REG LCFF_X3_Y4_N31 6 " "Info: 6: + IC(0.968 ns) + CELL(0.855 ns) = 14.246 ns; Loc. = LCFF_X3_Y4_N31; Fanout = 6; REG Node = 'time2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.823 ns" { time2[0]~94 time2[0] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.613 ns ( 32.38 % ) " "Info: Total cell delay = 4.613 ns ( 32.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.633 ns ( 67.62 % ) " "Info: Total interconnect delay = 9.633 ns ( 67.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "14.246 ns" { zhu stop~158 stop~159 stop time2[0]~94 time2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.246 ns" { zhu zhu~combout stop~158 stop~159 stop time2[0]~94 time2[0] } { 0.000ns 0.000ns 6.834ns 0.363ns 0.000ns 1.468ns 0.968ns } { 0.000ns 0.934ns 0.370ns 0.206ns 1.749ns 0.499ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz destination 4.059 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1hz\" to destination register is 4.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1hz 1 CLK PIN_71 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { clk1hz } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.666 ns) 4.059 ns time2\[0\] 2 REG LCFF_X3_Y4_N31 6 " "Info: 2: + IC(2.449 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X3_Y4_N31; Fanout = 6; REG Node = 'time2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.115 ns" { clk1hz time2[0] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 39.66 % ) " "Info: Total cell delay = 1.610 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.449 ns ( 60.34 % ) " "Info: Total interconnect delay = 2.449 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.059 ns" { clk1hz time2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.059 ns" { clk1hz clk1hz~combout time2[0] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "14.246 ns" { zhu stop~158 stop~159 stop time2[0]~94 time2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.246 ns" { zhu zhu~combout stop~158 stop~159 stop time2[0]~94 time2[0] } { 0.000ns 0.000ns 6.834ns 0.363ns 0.000ns 1.468ns 0.968ns } { 0.000ns 0.934ns 0.370ns 0.206ns 1.749ns 0.499ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.059 ns" { clk1hz time2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.059 ns" { clk1hz clk1hz~combout time2[0] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1khz dout\[6\] data\[2\] 10.100 ns register " "Info: tco from clock \"clk1khz\" to destination pin \"dout\[6\]\" through register \"data\[2\]\" is 10.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.985 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to source register is 3.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1khz 1 CLK PIN_70 5 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'clk1khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { clk1khz } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.666 ns) 3.985 ns data\[2\] 2 REG LCFF_X3_Y4_N13 7 " "Info: 2: + IC(2.375 ns) + CELL(0.666 ns) = 3.985 ns; Loc. = LCFF_X3_Y4_N13; Fanout = 7; REG Node = 'data\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.041 ns" { clk1khz data[2] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 40.40 % ) " "Info: Total cell delay = 1.610 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.375 ns ( 59.60 % ) " "Info: Total interconnect delay = 2.375 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz data[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout data[2] } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.811 ns + Longest register pin " "Info: + Longest register to pin delay is 5.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[2\] 1 REG LCFF_X3_Y4_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N13; Fanout = 7; REG Node = 'data\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { data[2] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.651 ns) 1.207 ns reduce_or~122 2 COMB LCCOMB_X3_Y4_N20 1 " "Info: 2: + IC(0.556 ns) + CELL(0.651 ns) = 1.207 ns; Loc. = LCCOMB_X3_Y4_N20; Fanout = 1; COMB Node = 'reduce_or~122'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "1.207 ns" { data[2] reduce_or~122 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(3.220 ns) 5.811 ns dout\[6\] 3 PIN PIN_31 0 " "Info: 3: + IC(1.384 ns) + CELL(3.220 ns) = 5.811 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'dout\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.604 ns" { reduce_or~122 dout[6] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.871 ns ( 66.62 % ) " "Info: Total cell delay = 3.871 ns ( 66.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.940 ns ( 33.38 % ) " "Info: Total interconnect delay = 1.940 ns ( 33.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "5.811 ns" { data[2] reduce_or~122 dout[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.811 ns" { data[2] reduce_or~122 dout[6] } { 0.000ns 0.556ns 1.384ns } { 0.000ns 0.651ns 3.220ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.985 ns" { clk1khz data[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.985 ns" { clk1khz clk1khz~combout data[2] } { 0.000ns 0.000ns 2.375ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "5.811 ns" { data[2] reduce_or~122 dout[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.811 ns" { data[2] reduce_or~122 dout[6] } { 0.000ns 0.556ns 1.384ns } { 0.000ns 0.651ns 3.220ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "time1\[0\] reset clk1hz -6.177 ns register " "Info: th for register \"time1\[0\]\" (data pin = \"reset\", clock pin = \"clk1hz\") is -6.177 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz destination 4.068 ns + Longest register " "Info: + Longest clock path from clock \"clk1hz\" to destination register is 4.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1hz 1 CLK PIN_71 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { clk1hz } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.458 ns) + CELL(0.666 ns) 4.068 ns time1\[0\] 2 REG LCFF_X4_Y4_N31 6 " "Info: 2: + IC(2.458 ns) + CELL(0.666 ns) = 4.068 ns; Loc. = LCFF_X4_Y4_N31; Fanout = 6; REG Node = 'time1\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "3.124 ns" { clk1hz time1[0] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 39.58 % ) " "Info: Total cell delay = 1.610 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.458 ns ( 60.42 % ) " "Info: Total interconnect delay = 2.458 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.068 ns" { clk1hz time1[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.068 ns" { clk1hz clk1hz~combout time1[0] } { 0.000ns 0.000ns 2.458ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.551 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_63 15 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_63; Fanout = 15; PIN Node = 'reset'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { reset } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.367 ns) 8.301 ns stop 2 COMB LOOP LCCOMB_X9_Y1_N8 6 " "Info: 2: + IC(0.000 ns) + CELL(7.367 ns) = 8.301 ns; Loc. = LCCOMB_X9_Y1_N8; Fanout = 6; COMB LOOP Node = 'stop'" { { "Info" "ITDB_PART_OF_SCC" "stop LCCOMB_X9_Y1_N8 " "Info: Loc. = LCCOMB_X9_Y1_N8; Node \"stop\"" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop } "NODE_NAME" } "" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0} { "Info" "ITDB_PART_OF_SCC" "stop~160 LCCOMB_X9_Y1_N24 " "Info: Loc. = LCCOMB_X9_Y1_N24; Node \"stop~160\"" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop~160 } "NODE_NAME" } "" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "" { stop~160 } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "7.367 ns" { reset stop } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.855 ns) 10.551 ns time1\[0\] 3 REG LCFF_X4_Y4_N31 6 " "Info: 3: + IC(1.395 ns) + CELL(0.855 ns) = 10.551 ns; Loc. = LCFF_X4_Y4_N31; Fanout = 6; REG Node = 'time1\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "2.250 ns" { stop time1[0] } "NODE_NAME" } "" } } { "traffic.v" "" { Text "E:/traffic/traffic.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.156 ns ( 86.78 % ) " "Info: Total cell delay = 9.156 ns ( 86.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 13.22 % ) " "Info: Total interconnect delay = 1.395 ns ( 13.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "10.551 ns" { reset stop time1[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.551 ns" { reset reset~combout stop time1[0] } { 0.000ns 0.000ns 0.000ns 1.395ns } { 0.000ns 0.934ns 7.367ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "4.068 ns" { clk1hz time1[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.068 ns" { clk1hz clk1hz~combout time1[0] } { 0.000ns 0.000ns 2.458ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "traffic" "UNKNOWN" "V1" "E:/traffic/db/traffic.quartus_db" { Floorplan "E:/traffic/" "" "10.551 ns" { reset stop time1[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.551 ns" { reset reset~combout stop time1[0] } { 0.000ns 0.000ns 0.000ns 1.395ns } { 0.000ns 0.934ns 7.367ns 0.855ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 14:43:29 2018 " "Info: Processing ended: Thu Jun 21 14:43:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
