{"vcs1":{"timestamp_begin":1751082208.779031323, "rt":0.34, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1751082209.186761229, "rt":0.21, "ut":0.11, "st":0.07}}
{"link":{"timestamp_begin":1751082209.450192737, "rt":0.09, "ut":0.05, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751082208.457295416}
{"VCS_COMP_START_TIME": 1751082208.457295416}
{"VCS_COMP_END_TIME": 1751082209.795310980}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2923956}}
{"stitch_vcselab": {"peak_mem": 2923996}}
