Design an ALU/CPU which is capible of doing addition,substraction,sign extenstion, rotation
Assume a pipeline of 5 stages (Fetch,Decode,EX1,WB,RET)
Input is 32 bits of opcode =  RES[31:24] + op3[23:16] + op2[15:8] + op1[7:0]
