const resultH10B = [
  {
    "symbol": "H10B",
    "title1": "Warning: In all the new main groups and their subgroups of this subclass, reclassification of PCT Minimum Documentation published before January 1, 2023, is not yet completed! See also the Revision Concordance List (RCL) for more details."
  },
  {
    "symbol": "H10B 10/00",
    "title1": "Static random access memory [SRAM] devices [2023.01]"
  },
  {
    "symbol": "H10B 10/10",
    "title1": "•SRAM devices comprising bipolar components [2023.01]"
  },
  {
    "symbol": "H10B 12/00",
    "title1": "Dynamic random access memory [DRAM] devices [2023.01]"
  },
  {
    "symbol": "H10B 12/10",
    "title1": "•DRAM devices comprising bipolar components [2023.01]"
  },
  {
    "symbol": "H10B 20/00",
    "title1": "Read-only memory [ROM] devices [2023.01]"
  },
  {
    "symbol": "H10B 20/10",
    "title1": "•ROM devices comprising bipolar components [2023.01]"
  },
  {
    "symbol": "H10B 20/20",
    "title1": "•Programmable ROM [PROM] devices comprising field-effect components (H10B 20/10 takes precedence) [2023.01]"
  },
  {
    "symbol": "H10B 20/25",
    "title1": "••One-time programmable ROM [OTPROM] devices, e.g. using electrically-fusible links [2023.01]"
  },
  {
    "symbol": "H10B 41/00",
    "title1": "Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates [2023.01]"
  },
  {
    "symbol": "H10B 41/10",
    "title1": "•characterised by the top-view layout [2023.01]"
  },
  {
    "symbol": "H10B 41/20",
    "title1": "•characterised by three-dimensional arrangements, e.g. with cells on different height levels [2023.01]"
  },
  {
    "symbol": "H10B 41/23",
    "title1": "••with source and drain on different levels, e.g. with sloping channels [2023.01]"
  },
  {
    "symbol": "H10B 41/27",
    "title1": "•••the channels comprising vertical portions, e.g. U-shaped channels [2023.01]"
  },
  {
    "symbol": "H10B 41/30",
    "title1": "•characterised by the memory core region [2023.01]"
  },
  {
    "symbol": "H10B 41/35",
    "title1": "••with a cell select transistor, e.g. NAND [2023.01]"
  },
  {
    "symbol": "H10B 41/40",
    "title1": "•characterised by the peripheral circuit region [2023.01]"
  },
  {
    "symbol": "H10B 41/41",
    "title1": "••of a memory region comprising a cell select transistor, e.g. NAND [2023.01]"
  },
  {
    "symbol": "H10B 41/42",
    "title1": "••Simultaneous manufacture of periphery and memory cells [2023.01]"
  },
  {
    "symbol": "H10B 41/43",
    "title1": "•••comprising only one type of peripheral transistor [2023.01]"
  },
  {
    "symbol": "H10B 41/44",
    "title1": "••••with a control gate layer also being used as part of the peripheral transistor [2023.01]"
  },
  {
    "symbol": "H10B 41/46",
    "title1": "••••with an inter-gate dielectric layer also being used as part of the peripheral transistor [2023.01]"
  },
  {
    "symbol": "H10B 41/47",
    "title1": "••••with a floating-gate layer also being used as part of the peripheral transistor [2023.01]"
  },
  {
    "symbol": "H10B 41/48",
    "title1": "••••with a tunnel dielectric layer also being used as part of the peripheral transistor [2023.01]"
  },
  {
    "symbol": "H10B 41/49",
    "title1": "•••comprising different types of peripheral transistor [2023.01]"
  },
  {
    "symbol": "H10B 41/50",
    "title1": "•characterised by the boundary region between the core region and the peripheral circuit region [2023.01]"
  },
  {
    "symbol": "H10B 41/60",
    "title1": "•the control gate being a doped region, e.g. single-poly memory cell [2023.01]"
  },
  {
    "symbol": "H10B 41/70",
    "title1": "•the floating gate being an electrode shared by two or more components [2023.01]"
  },
  {
    "symbol": "H10B 43/00",
    "title1": "EEPROM devices comprising charge-trapping gate insulators [2023.01]"
  },
  {
    "symbol": "H10B 43/10",
    "title1": "•characterised by the top-view layout [2023.01]"
  },
  {
    "symbol": "H10B 43/20",
    "title1": "•characterised by three-dimensional arrangements, e.g. with cells on different height levels [2023.01]"
  },
  {
    "symbol": "H10B 43/23",
    "title1": "••with source and drain on different levels, e.g. with sloping channels [2023.01]"
  },
  {
    "symbol": "H10B 43/27",
    "title1": "•••the channels comprising vertical portions, e.g. U-shaped channels [2023.01]"
  },
  {
    "symbol": "H10B 43/30",
    "title1": "•characterised by the memory core region [2023.01]"
  },
  {
    "symbol": "H10B 43/35",
    "title1": "••with cell select transistors, e.g. NAND [2023.01]"
  },
  {
    "symbol": "H10B 43/40",
    "title1": "•characterised by the peripheral circuit region [2023.01]"
  },
  {
    "symbol": "H10B 43/50",
    "title1": "•characterised by the boundary region between the core and peripheral circuit regions [2023.01]"
  },
  {
    "symbol": "H10B 51/00",
    "title1": "Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors [2023.01]"
  },
  {
    "symbol": "H10B 51/10",
    "title1": "•characterised by the top-view layout [2023.01]"
  },
  {
    "symbol": "H10B 51/20",
    "title1": "•characterised by the three-dimensional arrangements, e.g. with cells on different height levels [2023.01]"
  },
  {
    "symbol": "H10B 51/30",
    "title1": "•characterised by the memory core region [2023.01]"
  }
]; {
    "symbol": "H10B 51/40",
    "title1": "•characterised by the peripheral circuit region [2023.01]"
  },
  {
    "symbol": "H10B 51/50",
    "title1": "•characterised by the boundary region between the core and peripheral circuit regions [2023.01]"
  },
  {
    "symbol": "H10B 53/00",
    "title1": "Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors [2023.01]"
  },
  {
    "symbol": "H10B 53/10",
    "title1": "•characterised by the top-view layout [2023.01]"
  },
  {
    "symbol": "H10B 53/20",
    "title1": "•characterised by the three-dimensional arrangements, e.g. with cells on different height levels [2023.01]"
  },
  {
    "symbol": "H10B 53/30",
    "title1": "•characterised by the memory core region [2023.01]"
  },
  {
    "symbol": "H10B 53/40",
    "title1": "•characterised by the peripheral circuit region [2023.01]"
  },
  {
    "symbol": "H10B 53/50",
    "title1": "•characterised by the boundary region between the core and peripheral circuit regions [2023.01]"
  },
  {
    "symbol": "H10B 61/00",
    "title1": "Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices [2023.01]"
  },
  {
    "symbol": "H10B 63/00",
    "title1": "Resistance change memory devices, e.g. resistive RAM [ReRAM] devices [2023.01]"
  },
  {
    "symbol": "H10B 63/10",
    "title1": "•Phase change RAM [PCRAM, PRAM] devices [2023.01]"
  },
  {
    "symbol": "H10B 69/00",
    "title1": "Erasable-and-programmable ROM [EPROM] devices not provided for in groups  H10B 41/00-H10B 63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices [2023.01]"
  },
  {
    "symbol": "H10B 80/00",
    "title1": "Assemblies of multiple devices comprising at least one memory device covered by this subclass [2023.01]"
  }
]; {
    "symbol": "H10B 99/00",
    "title1": "Subject matter not provided for in other groups of this subclass [2023.01]"
  }
];