/*
 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "sm6150-lpi.dtsi"
#include <dt-bindings/clock/qcom,audio-ext-clk.h>
#include <dt-bindings/sound/audio-codec-port-types.h>

&bolero {
	qcom,num-macros = <3>;
	qcom,va-without-decimation;
	slew_rate_reg1 = <0x62B6F000 0x0>;
	slew_rate_reg2 = <0x62B6F004 0x0>;
	slew_rate_val1 = <0x3333 0x0>;
	slew_rate_val2 = <0xF 0x0>;
	tx_macro: tx-macro@62ec0000 {
		compatible = "qcom,tx-macro";
		reg = <0x62ec0000 0x0>;
		clock-names = "tx_core_clk", "tx_npl_clk";
		clocks = <&clock_audio_tx_1 0>,
			 <&clock_audio_tx_2 0>;
		qcom,tx-swr-gpios = <&tx_swr_gpios>;
		qcom,tx-dmic-sample-rate = <2400000>;
		swr2: tx_swr_master {
			compatible = "qcom,swr-mstr";
			#address-cells = <2>;
			#size-cells = <0>;
			qcom,swr_master_id = <3>;
			swrm-io-base = <0x62ed0000 0x0>;
			interrupts = <0 137 0>, <0 623 0>;
			interrupt-names = "swr_master_irq", "swr_wake_irq";
			qcom,swr-wakeup-required = <1>;
			qcom,swr-num-ports = <5>;
			qcom,swr-port-mapping = <1 PCM_OUT1 0xF>,
				<2 ADC1 0x1>, <2 ADC2 0x2>,
				<3 ADC3 0x1>, <3 ADC4 0x2>,
				<4 DMIC0 0x1>, <4 DMIC1 0x2>,
				<4 DMIC2 0x4>, <4 DMIC3 0x8>,
				<5 DMIC4 0x1>, <5 DMIC5 0x2>,
				<5 DMIC6 0x4>, <5 DMIC7 0x8>;
			qcom,swr-num-dev = <1>;
			qcom,swr-clock-stop-mode0 = <1>;
			qcom,swr-mstr-irq-wakeup-capable = <1>;
		};
	};

	rx_macro: rx-macro@62ee0000 {
		compatible = "qcom,rx-macro";
		reg = <0x62ee0000 0x0>;
		clock-names = "rx_core_clk", "rx_npl_clk";
		clocks = <&clock_audio_rx_1 0>,
			 <&clock_audio_rx_2 0>;
		qcom,rx-swr-gpios = <&rx_swr_gpios>;
		qcom,rx_mclk_mode_muxsel = <0x62c25020>;
		qcom,rx-bcl-pmic-params = /bits/ 8 <0x00 0x00 0x1E>;
		swr1: rx_swr_master {
			compatible = "qcom,swr-mstr";
			#address-cells = <2>;
			#size-cells = <0>;
			qcom,swr_master_id = <2>;
			swrm-io-base = <0x62ef0000 0x0>;
			interrupts = <0 138 0>;
			interrupt-names = "swr_master_irq";
			qcom,swr-num-ports = <5>;
			qcom,swr-port-mapping = <1 HPH_L 0x1>,
				<1 HPH_R 0x2>, <2 CLSH 0x1>,
				<3 COMP_L 0x1>, <3 COMP_R 0x2>,
				<4 LO 0x1>, <5 DSD_L 0x1>,
				<5 DSD_R 0x2>;
			qcom,swr-num-dev = <1>;
			qcom,swr-clock-stop-mode0 = <1>;
		};
	};

	wsa_macro: wsa-macro@62f00000 {
		status="disabled";
	};

	va_macro: va-macro@62f20000 {
		compatible = "qcom,va-macro";
		reg = <0x62f20000 0x0>;
		clock-names = "va_core_clk";
		clocks = <&clock_audio_va 0>;
	};

	wcd937x_codec: wcd937x-codec {
		compatible = "qcom,wcd937x-codec";
		qcom,rx_swr_ch_map = <0 HPH_L 0x1 0 HPH_L>,
			<0 HPH_R 0x2 0 HPH_R>, <1 CLSH 0x1 0 CLSH>,
			<2 COMP_L 0x1 0 COMP_L>, <2 COMP_R 0x2 0 COMP_R>,
			<3 LO 0x1 0 LO>, <4 DSD_L 0x1 0 DSD_L>,
			<4 DSD_R 0x2 0 DSD_R>;
		qcom,tx_swr_ch_map = <0 ADC1 0x1 0 ADC1>,
			<1 ADC2 0x1 0 ADC3>, <1 ADC3 0x2 0 ADC4>,
			<2 DMIC0 0x1 0 DMIC0>, <2 DMIC1 0x2 0 DMIC1>,
			<2 MBHC 0x4 0 DMIC2>, <3 DMIC2 0x1 0 DMIC4>,
			<3 DMIC3 0x2 0 DMIC5>, <3 DMIC4 0x4 0 DMIC6>,
			<3 DMIC5 0x8 0 DMIC7>;

		qcom,wcd-rst-gpio-node = <&wcd937x_rst_gpio>;
		cdc-vdd-ldo-rxtx-supply = <&L10A>;
		qcom,cdc-vdd-ldo-rxtx-voltage = <1800000 1800000>;
		qcom,cdc-vdd-ldo-rxtx-current = <25000>;

		cdc-vddpx-1-supply = <&L10A>;
		qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
		qcom,cdc-vddpx-1-current = <10000>;

		cdc-vdd-buck-supply = <&L15A>;
		qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
		qcom,cdc-vdd-buck-current = <650000>;

		cdc-vdd-mic-bias-supply = <&BOB>;
		qcom,cdc-vdd-mic-bias-voltage = <3296000 3296000>;
		qcom,cdc-vdd-mic-bias-current = <25000>;

		qcom,cdc-micbias1-mv = <1800>;
		qcom,cdc-micbias2-mv = <1800>;
		qcom,cdc-micbias3-mv = <1800>;

		qcom,cdc-static-supplies = "cdc-vdd-ldo-rxtx",
					   "cdc-vddpx-1",
					   "cdc-vdd-mic-bias";
		qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
	};

};

&sm6150_snd {
	status="okay";
	qcom,model = "sm6150-idp-snd-card";
	qcom,msm-mi2s-master = <0>, <1>, <1>, <1>, <1>;
	qcom,ext-disp-audio-rx = <1>;
	qcom,audio-routing =
		"AMIC2", "MIC BIAS2",
		"MIC BIAS2", "Analog Mic2",
		"TX DMIC0", "Digital Mic0",
		"TX DMIC1", "Digital Mic1",
		"TX DMIC2", "Digital Mic2",
		"TX DMIC3", "Digital Mic3",
		"TX_AIF1 CAP", "VA_MCLK",
		"TX_AIF2 CAP", "VA_MCLK",
		"RX AIF1 PB", "VA_MCLK",
		"RX AIF2 PB", "VA_MCLK",
		"RX AIF3 PB", "VA_MCLK",
		"RX AIF4 PB", "VA_MCLK",
		"HPHL_OUT", "VA_MCLK",
		"HPHR_OUT", "VA_MCLK",
		"AUX_OUT", "VA_MCLK",
		"IN1_HPHL", "HPHL_OUT",
		"IN2_HPHR", "HPHR_OUT",
		"IN3_AUX", "AUX_OUT",
		"TX SWR_ADC0", "ADC1_OUTPUT",
		"TX SWR_ADC2", "ADC2_OUTPUT",
		"WSA SRC0_INP", "SRC0",
		"WSA_TX DEC0_INP", "TX DEC0 MUX",
		"WSA_TX DEC1_INP", "TX DEC1 MUX",
		"RX_TX DEC0_INP", "TX DEC0 MUX",
		"RX_TX DEC1_INP", "TX DEC1 MUX",
		"RX_TX DEC2_INP", "TX DEC2 MUX",
		"RX_TX DEC3_INP", "TX DEC3 MUX",
		"SpkrLeft IN", "WSA_SPK1 OUT",
		"SpkrRight IN", "WSA_SPK2 OUT",
		"WSA_SPK1 OUT", "VA_MCLK",
		"WSA_SPK2 OUT", "VA_MCLK";
	qcom,msm-mbhc-hphl-swh = <1>;
	qcom,msm-mbhc-gnd-swh = <1>;
	qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;
	qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;
	asoc-codec  = <&stub_codec>, <&bolero>,<&cs35l41_1>,<&cs35l41_2>,<&cs35l41_3>,<&cs35l41_4>, <&ext_disp_audio_codec>;
	asoc-codec-names = "msm-stub-codec.1", "bolero_codec",
			  "cs35l41_1","cs35l41_2","cs35l41_3","cs35l41_4","msm-ext-disp-audio-codec-rx";
	qcom,wsa-max-devs = <0>;
	qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
				  "SpkrLeft", "SpkrRight";
	cirrus,prince-max-devs=<4>;
	cirrus,prince-devs=<&cs35l41_1>,<&cs35l41_2>,<&cs35l41_3>,<&cs35l41_4>;
	cirrus,prince-dev-prefix="SPK1","SPK2","SPK3","SPK4";
	qcom,codec-max-aux-devs = <0>;
	qcom,msm_audio_ssr_devs = <&audio_apr>, <&q6core>,
				<&lpi_tlmm>, <&bolero>;
};

&soc {
	cdc_dmic01_gpios: cdc_dmic01_pinctrl {
		status = "okay";
		compatible = "qcom,msm-cdc-pinctrl";
		pinctrl-names = "aud_active", "aud_sleep";
		pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
		pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
		qcom,lpi-gpios;
	};

	cdc_dmic23_gpios: cdc_dmic23_pinctrl {
		status = "okay";
		compatible = "qcom,msm-cdc-pinctrl";
		pinctrl-names = "aud_active", "aud_sleep";
		pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
		pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
		qcom,lpi-gpios;
	};

	rx_swr_gpios: rx_swr_clk_data_pinctrl {
		compatible = "qcom,msm-cdc-pinctrl";
		pinctrl-names = "aud_active", "aud_sleep";
		pinctrl-0 = <&rx_swr_clk_active &rx_swr_data_active>;
		pinctrl-1 = <&rx_swr_clk_sleep &rx_swr_data_sleep>;
		qcom,lpi-gpios;
	};

	tx_swr_gpios: tx_swr_clk_data_pinctrl {
		compatible = "qcom,msm-cdc-pinctrl";
		pinctrl-names = "aud_active", "aud_sleep";
		pinctrl-0 = <&tx_swr_clk_active &tx_swr_data1_active
			    &tx_swr_data2_active>;
		pinctrl-1 = <&tx_swr_clk_sleep &tx_swr_data1_sleep
			    &tx_swr_data2_sleep>;
		qcom,lpi-gpios;
	};


	wcd9xxx_intc: wcd9xxx-irq {
		status = "disabled";
		compatible = "qcom,wcd9xxx-irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-parent = <&tlmm>;
		qcom,gpio-connect = <&tlmm 122 0>;
		pinctrl-names = "default";
		pinctrl-0 = <&wcd_intr_default>;
	};


	wcd934x_rst_gpio: msm_cdc_pinctrl@29 {
		status = "disabled";
		compatible = "qcom,msm-cdc-pinctrl";
		pinctrl-names = "aud_active", "aud_sleep";
		pinctrl-0 = <&lpi_wcd934x_reset_active>;
		pinctrl-1 = <&lpi_wcd934x_reset_sleep>;
		qcom,lpi-gpios;
	};

	wcd937x_rst_gpio: msm_cdc_pinctrl@24 {
		compatible = "qcom,msm-cdc-pinctrl";
		pinctrl-names = "aud_active", "aud_sleep";
		pinctrl-0 = <&lpi_wcd937x_reset_active>;
		pinctrl-1 = <&lpi_wcd937x_reset_sleep>;
		qcom,lpi-gpios;
	};

	tavil_glink: qcom,wcd-dsp-glink {
		status = "disabled";
		compatible = "qcom,wcd-dsp-glink";
		qcom,wdsp-channels = "g_glink_ctrl",
				     "g_glink_persistent_data_nild",
				     "g_glink_persistent_data_ild",
				     "g_glink_audio_data";
	};

	tavil_wdsp: wcd-dsp-mgr@2 {
		status = "disabled";
		compatible = "qcom,wcd-dsp-mgr";
		qcom,wdsp-components = <&wcd934x_cdc 0>,
				       <&tavil_spi_0 1>,
				       <&glink_spi_xprt_wdsp 2>;
		qcom,img-filename = "cpe_9340";
	};

	clock_audio_wsa_1: wsa_core_clk {
		compatible = "qcom,audio-ref-clk";
		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_2>;
		qcom,codec-lpass-ext-clk-freq = <19200000>;
		qcom,codec-lpass-clk-id = <0x309>;
		#clock-cells = <1>;
	};

	clock_audio_wsa_2: wsa_npl_clk {
		compatible = "qcom,audio-ref-clk";
		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_3>;
		qcom,codec-lpass-ext-clk-freq = <19200000>;
		qcom,codec-lpass-clk-id = <0x30A>;
		#clock-cells = <1>;
	};

	clock_audio_va: va_core_clk  {
		compatible = "qcom,audio-ref-clk";
		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_1>;
		qcom,codec-lpass-ext-clk-freq = <19200000>;
		qcom,codec-lpass-clk-id = <0x30B>;
		#clock-cells = <1>;
	};

	clock_audio_rx_1: rx_core_clk {
		compatible = "qcom,audio-ref-clk";
		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_4>;
		qcom,codec-lpass-ext-clk-freq = <22579200>;
		qcom,codec-lpass-clk-id = <0x30E>;
		#clock-cells = <1>;
	};

	clock_audio_rx_2: rx_npl_clk {
		compatible = "qcom,audio-ref-clk";
		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_5>;
		qcom,codec-lpass-ext-clk-freq = <22579200>;
		qcom,codec-lpass-clk-id = <0x30F>;
		#clock-cells = <1>;
	};

	clock_audio_tx_1: tx_core_clk {
		compatible = "qcom,audio-ref-clk";
		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_6>;
		qcom,codec-lpass-ext-clk-freq = <19200000>;
		qcom,codec-lpass-clk-id = <0x30C>;
		#clock-cells = <1>;
	};

	clock_audio_tx_2: tx_npl_clk {
		compatible = "qcom,audio-ref-clk";
		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_7>;
		qcom,codec-lpass-ext-clk-freq = <19200000>;
		qcom,codec-lpass-clk-id = <0x30D>;
		#clock-cells = <1>;
	};

	clock_audio: audio_ext_clk {
		status = "disabled";
		qcom,codec-ext-clk-src = <0>;
		compatible = "qcom,audio-ref-clk";
		qcom,use-pinctrl = <1>;
		qcom,audio-ref-clk-gpio = <&pm6150_gpios 8 0>;
		clock-names = "osr_clk";
		clocks = <&pm6150_clkdiv>;
		qcom,node_has_rpm_clock;
		pmic-clock-names = "pm6150_div_clk1";
		#clock-cells = <1>;
	};

	dbu1: dbu1 {
	    compatible = "regulator-fixed";
	    regulator-name = "dbu1";
	    startup-delay-us = <0>;
	    enable-active-high;
	};
};

&slim_aud {
	wcd934x_cdc: tavil_codec {
		status = "disabled";
		compatible = "qcom,tavil-slim-pgd";
		elemental-addr = [00 01 50 02 17 02];

		interrupt-parent = <&wcd9xxx_intc>;
		interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
			      17 18 19 20 21 22 23 24 25 26 27 28 29
			      30 31>;

		qcom,wcd-rst-gpio-node = <&wcd934x_rst_gpio>;

		clock-names = "wcd_clk";
		clocks = <&clock_audio 0>;

		cdc-vdd-buck-supply = <&dbu1>;
		qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
		qcom,cdc-vdd-buck-current = <594000>;

		cdc-buck-sido-supply = <&dbu1>;
		qcom,cdc-buck-sido-voltage = <1800000 1800000>;
		qcom,cdc-buck-sido-current = <500000>;

		cdc-vdd-tx-h-supply = <&dbu1>;
		qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
		qcom,cdc-vdd-tx-h-current = <25000>;

		cdc-vdd-rx-h-supply = <&dbu1>;
		qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
		qcom,cdc-vdd-rx-h-current = <25000>;

		cdc-vddpx-1-supply = <&dbu1>;
		qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
		qcom,cdc-vddpx-1-current = <10000>;

		cdc-vdd-mic-bias-supply = <&BOB>;
		qcom,cdc-vdd-mic-bias-voltage = <3296000 3296000>;
		qcom,cdc-vdd-mic-bias-current = <30400 1000001>;

		qcom,cdc-static-supplies = "cdc-vdd-buck",
					   "cdc-buck-sido",
					   "cdc-vdd-tx-h",
					   "cdc-vdd-rx-h",
					   "cdc-vddpx-1";
		qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";

		qcom,cdc-micbias1-mv = <1800>;
		qcom,cdc-micbias2-mv = <1800>;
		qcom,cdc-micbias3-mv = <1800>;
		qcom,cdc-micbias4-mv = <1800>;

		qcom,cdc-mclk-clk-rate = <9600000>;
		qcom,cdc-slim-ifd = "tavil-slim-ifd";
		qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
		qcom,cdc-dmic-sample-rate = <4800000>;
		qcom,cdc-mad-dmic-rate = <600000>;

		qcom,wdsp-cmpnt-dev-name = "tavil_codec";
		qcom,vreg-micb-supply = <&BOB>;

		tavil_spi_0: wcd_spi {
			compatible = "qcom,wcd-spi-v2";
			qcom,master-bus-num = <0>;
			qcom,chip-select = <0>;
			qcom,max-frequency = <24000000>;
			qcom,mem-base-addr = <0x100000>;
		};
	};
};
&tlmm{
        /* PA_INT1 - I2C ADDR: 01 - 0x41 */
        cs35l41_2_irq_default:cs35l41_2_irq_default{
                config{
                        pins="gpio68";
                        drive-strength=<2>;
                        bias-no-pull;
                        };
        };

        /* PA_INT2 - I2C ADDR: 11 - 0x43 */
        cs35l41_4_irq_default:cs35l41_4_irq_default{
                config{
                        pins="gpio30";
                        drive-strength=<2>;
                        bias-no-pull;
                        };
        };

        /* PA_INT3 - I2C ADDR: 00 - 0x40 */
        cs35l41_1_irq_default:cs35l41_1_irq_default{
                config{
                        pins="gpio26";
                        drive-strength=<2>;
                        bias-no-pull;
                        };
        };

        /* PA_INT4 - I2C ADDR: 10 - 0x42 */
        cs35l41_3_irq_default:cs35l41_3_irq_default{
                config{
                        pins="gpio24";
                        drive-strength=<2>;
                        bias-no-pull;
                        };
        };

        cs35l41_reset_default:cs35l41_reset_default{
                config{
                        pins="gpio37";
                        drive-strength=<2>;
                        bias-pull-up;
                        };
        };

};

&qupv3_se1_i2c{
	status="okay";

	/* Speaker 1st Amp */
	cs35l41_1: cs35l41@40 {
		compatible = "cirrus,cs35l41";
		reg = <0x40>;

		reset-gpios = <&tlmm 37 0>;
		interrupt-parent = <&tlmm>;
		interrupts = <26 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-names = "cs35l41_1_irq";
		VA-supply = <&pm6150_l10>;	
		pinctrl-names="default";
		pinctrl-0=<&cs35l41_1_irq_default>, <&cs35l41_reset_default>;
		cirrus,boost-peak-milliamp = <3000>;
		cirrus,boost-ind-nanohenry = <1000>;
		cirrus,boost-cap-microfarad = <15>;
		cirrus,asp-sdout-hiz = <0x3>;
		cirrus,right-channel-amp;
		cirrus,runtime-channel-switch;
		cirrus,fast-switch = "spk1_fast_switch1.txt", "spk1_fast_switch2.txt", "spk1_fast_switch3.txt", "spk1_fast_switch4.txt";
		cirrus,gpio-config2 {
			cirrus,gpio-type = <1>; /* 0 indicate gpio, 1 indicate interrupt */
			cirrus,gpio-src-select = <0x4>;
			cirrus,gpio-output-enable;
		};
		adsps {
			#address-cells = <1>;
			#size-cells = <0>;
			adsp@2b80000 {
				reg = <0x2b80000>;
				firmware {
					protection {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-prot.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-prot1.bin";
					};
					calibration {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-cali.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-cali.bin";
					};
				};
			};
		};
	};

	/* Speaker 2nd Amp */
	cs35l41_2: cs35l41@41 {
		compatible = "cirrus,cs35l41";
		reg = <0x41>;

		reset-gpios = <&tlmm 37 0>;
		interrupt-parent = <&tlmm>;
		interrupts = <68 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-names = "cs35l41_2_irq";
		VA-supply = <&pm6150_l10>;
		pinctrl-names="default";
		pinctrl-0=<&cs35l41_2_irq_default>, <&cs35l41_reset_default>;
		cirrus,boost-peak-milliamp = <3000>;
		cirrus,boost-ind-nanohenry = <1000>;
		cirrus,boost-cap-microfarad = <15>;
		cirrus,asp-sdout-hiz = <0x3>;
		cirrus,runtime-channel-switch;
		cirrus,fast-switch = "spk2_fast_switch1.txt", "spk2_fast_switch2.txt", "spk2_fast_switch3.txt", "spk2_fast_switch4.txt";
	
		cirrus,gpio-config2 {
			cirrus,gpio-type = <1>; /* 0 indicate gpio, 1 indicate interrupt */
			cirrus,gpio-src-select = <0x4>;
			cirrus,gpio-output-enable;
		};
		adsps {
			#address-cells = <1>;
			#size-cells = <0>;
			adsp@2b80000 {
				reg = <0x2b80000>;
				firmware {
					protection {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-prot.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-prot2.bin";
					};
					calibration {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-cali.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-cali.bin";
					};
				};
			};
		}; 
	};

	/* Speaker 3rd Amp */
	cs35l41_3: cs35l41@42 {
		compatible = "cirrus,cs35l41";
		reg = <0x42>;

		reset-gpios = <&tlmm 37 0>;
		interrupt-parent = <&tlmm>;
		interrupts = <24 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-names = "cs35l41_3_irq";
		VA-supply = <&pm6150_l10>;
		pinctrl-names="default";
		pinctrl-0=<&cs35l41_3_irq_default>, <&cs35l41_reset_default>;
		cirrus,boost-peak-milliamp = <3000>;
		cirrus,boost-ind-nanohenry = <1000>;
		cirrus,boost-cap-microfarad = <15>;
		cirrus,asp-sdout-hiz = <0x3>;
		cirrus,right-channel-amp;
		cirrus,runtime-channel-switch;
		cirrus,fast-switch = "spk3_fast_switch1.txt", "spk3_fast_switch2.txt", "spk3_fast_switch3.txt", "spk3_fast_switch4.txt";

		cirrus,gpio-config2 {
			cirrus,gpio-type = <1>; /* 0 indicate gpio, 1 indicate interrupt */
			cirrus,gpio-src-select = <0x4>;
			cirrus,gpio-output-enable;
		};
		adsps {
			#address-cells = <1>;
			#size-cells = <0>;
			adsp@2b80000 {
				reg = <0x2b80000>;
				firmware {
					protection {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-prot.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-prot3.bin";
					};
					calibration {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-cali.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-cali.bin";
					};
				};
			};
		};
	};

	/* Speaker 4th Amp */
	cs35l41_4: cs35l41@43 {
		compatible = "cirrus,cs35l41";
		reg = <0x43>;

		reset-gpios = <&tlmm 37 0>;
		interrupt-parent = <&tlmm>;
		interrupts = <30 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-names = "cs35l41_4_irq";
		VA-supply = <&pm6150_l10>;
		pinctrl-names="default";
		pinctrl-0=<&cs35l41_4_irq_default>, <&cs35l41_reset_default>;
		cirrus,boost-peak-milliamp = <3000>;
		cirrus,boost-ind-nanohenry = <1000>;
		cirrus,boost-cap-microfarad = <15>;
		cirrus,asp-sdout-hiz = <0x3>;
		cirrus,runtime-channel-switch;
		cirrus,fast-switch = "spk4_fast_switch1.txt", "spk4_fast_switch2.txt", "spk4_fast_switch3.txt", "spk4_fast_switch4.txt";

		cirrus,gpio-config2 {
			cirrus,gpio-type = <1>; /* 0 indicate gpio, 1 indicate interrupt */
			cirrus,gpio-src-select = <0x4>;
			cirrus,gpio-output-enable;
		};
		adsps {
			#address-cells = <1>;
			#size-cells = <0>;
			adsp@2b80000 {
				reg = <0x2b80000>;
				firmware {
					protection {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-prot.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-prot4.bin";
					};
					calibration {
						cirrus,full-name;
						cirrus,wmfw-file = "cs35l41-dsp1-spk-cali.wmfw";
						cirrus,bin-file = "cs35l41-dsp1-spk-cali.bin";
					};
				};
			};
		};
	};

        //AC108 
        
       ac108@35{
            compatible = "MicArray_0";
	    reg = <0x35>;
            ac108_dvcc_1v8-supply = <&pm6150_l10>;
	    ac108_avcc_vccio_3v3-supply = <&pm6150l_l7>;
	    status = "okay";
       };
};

