{
  "constraints": {
    "clocks__count": 1,
    "clocks__details": [
      "core_clock: 9.8197"
    ]
  },
  "cts": {
    "clock__skew__hold": 0.0141326,
    "clock__skew__setup": 0.0141326,
    "cpu__total": 2.14,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7702.39,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7702.39,
    "design__instance__count": 1227,
    "design__instance__count__cover": 0,
    "design__instance__count__hold_buffer": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1227,
    "design__instance__displacement__max": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__total": 0,
    "design__instance__utilization": 0.518182,
    "design__instance__utilization__stdcell": 0.518182,
    "design__io": 36,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 138136.0,
    "power__internal__total": 0.000617436,
    "power__leakage__total": 3.44938e-09,
    "power__switching__total": 0.000256291,
    "power__total": 0.000873731,
    "route__wirelength__estimated": 16781.1,
    "runtime__total": "0:01.93",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.903931,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.492852,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 208842000.0,
    "timing__fmax__clock:core_clock": 208842000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.421322,
    "timing__setup__tns": 0,
    "timing__setup__ws": 5.03138
  },
  "design": {
    "io__hpwl": 369502,
    "violations": 0
  },
  "detailedplace": {
    "cpu__total": 1.57,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7417.11,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7417.11,
    "design__instance__count": 1211,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1211,
    "design__instance__displacement__max": 5.611,
    "design__instance__displacement__mean": 1.241,
    "design__instance__displacement__total": 1503.64,
    "design__instance__utilization": 0.49899,
    "design__instance__utilization__stdcell": 0.49899,
    "design__io": 36,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 114212.0,
    "power__internal__total": 0.000449743,
    "power__leakage__total": 3.31839e-09,
    "power__switching__total": 8.76939e-05,
    "power__total": 0.000537441,
    "route__wirelength__estimated": 16650.4,
    "runtime__total": "0:01.59",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.903931,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.492052,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 193869000.0,
    "timing__fmax__clock:core_clock": 193869000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.41133,
    "timing__setup__tns": 0,
    "timing__setup__ws": 4.66157
  },
  "detailedroute": {
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna_diodes_count": 0,
    "clock__skew__hold": 0.00204764,
    "clock__skew__setup": 0.00204764,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7702.39,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7702.39,
    "design__instance__count": 1227,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1227,
    "design__instance__utilization": 0.518182,
    "design__instance__utilization__stdcell": 0.518182,
    "design__io": 36,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "flow__errors__count": 0,
    "flow__warnings__count": 10,
    "flow__warnings__count:DRT-0349": 10,
    "flow__warnings__type_count": 1,
    "power__internal__total": 0.000614946,
    "power__leakage__total": 3.44938e-09,
    "power__switching__total": 0.000163632,
    "power__total": 0.000778581,
    "route__drc_errors": 0,
    "route__drc_errors__iter:0": 419,
    "route__drc_errors__iter:1": 195,
    "route__drc_errors__iter:2": 196,
    "route__drc_errors__iter:3": 70,
    "route__drc_errors__iter:4": 0,
    "route__net": 1102,
    "route__net__special": 2,
    "route__vias": 6554,
    "route__vias__multicut": 0,
    "route__vias__singlecut": 6554,
    "route__wirelength": 20522,
    "route__wirelength__iter:0": 20754,
    "route__wirelength__iter:1": 20609,
    "route__wirelength__iter:2": 20560,
    "route__wirelength__iter:3": 20525,
    "route__wirelength__iter:4": 20522,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.919542,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.678138,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 253225000.0,
    "timing__fmax__clock:core_clock": 253225000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.406768,
    "timing__setup__tns": 0,
    "timing__setup__ws": 5.87064
  },
  "finish": {
    "clock__skew__hold": 0.0184743,
    "clock__skew__setup": 0.0184743,
    "cpu__total": 3.6,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7702.39,
    "design__instance__area__class:clock_buffer": 225.216,
    "design__instance__area__class:clock_inverter": 60.0576,
    "design__instance__area__class:fill_cell": 7161.87,
    "design__instance__area__class:inverter": 412.896,
    "design__instance__area__class:multi_input_combinational_cell": 4276.6,
    "design__instance__area__class:sequential_cell": 2422.32,
    "design__instance__area__class:tap_cell": 235.226,
    "design__instance__area__class:timing_repair_buffer": 70.0672,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7702.39,
    "design__instance__count": 1227,
    "design__instance__count__class:clock_buffer": 9,
    "design__instance__count__class:clock_inverter": 7,
    "design__instance__count__class:fill_cell": 1507,
    "design__instance__count__class:inverter": 110,
    "design__instance__count__class:multi_input_combinational_cell": 815,
    "design__instance__count__class:sequential_cell": 89,
    "design__instance__count__class:tap_cell": 188,
    "design__instance__count__class:timing_repair_buffer": 9,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1227,
    "design__instance__utilization": 0.518182,
    "design__instance__utilization__stdcell": 0.518182,
    "design__io": 36,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
    "design_powergrid__drop__average__net:VSS__corner:default": 1.25097e-05,
    "design_powergrid__drop__worst__net:VDD__corner:default": 8.25336e-05,
    "design_powergrid__drop__worst__net:VSS__corner:default": 8.50499e-05,
    "design_powergrid__voltage__worst__net:VDD__corner:default": 1.79992,
    "design_powergrid__voltage__worst__net:VSS__corner:default": 8.50499e-05,
    "flow__errors__count": 0,
    "flow__warnings__count": 1,
    "flow__warnings__count:GUI-0076": 1,
    "flow__warnings__type_count": 1,
    "mem__peak": 183948.0,
    "power__internal__total": 0.000617476,
    "power__leakage__total": 3.44938e-09,
    "power__switching__total": 0.000249686,
    "power__total": 0.000867165,
    "runtime__total": "0:04.37",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.91139,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.509449,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 206609000.0,
    "timing__fmax__clock:core_clock": 206609000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.42327,
    "timing__setup__tns": 0,
    "timing__setup__ws": 4.97965,
    "timing__wns_percent_delay": 102.191713
  },
  "finish_merge": {
    "cpu__total": 2.25,
    "mem__peak": 438448.0,
    "runtime__total": "0:02.95"
  },
  "floorplan": {
    "cpu__total": 1.46,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7467.16,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7467.16,
    "design__instance__count": 1066,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1066,
    "design__instance__utilization": 0.502357,
    "design__instance__utilization__stdcell": 0.502357,
    "design__io": 34,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "flow__errors__count": 0,
    "flow__warnings__count": 3,
    "flow__warnings__count:EST-0027": 1,
    "flow__warnings__count:IFP-0028": 1,
    "flow__warnings__count:STA-0347": 1,
    "flow__warnings__type_count": 3,
    "mem__peak": 134776.0,
    "power__internal__total": 0.000448295,
    "power__leakage__total": 3.53008e-09,
    "power__switching__total": 6.07508e-05,
    "power__total": 0.000509049,
    "runtime__total": "0:02.06",
    "timing__fmax": 259241000.0,
    "timing__fmax__clock:core_clock": 259241000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.399219,
    "timing__setup__tns": 0,
    "timing__setup__ws": 5.9623
  },
  "flow": {
    "errors__count": 0,
    "warnings__count": 0,
    "warnings__type_count": 0
  },
  "globalplace": {
    "cpu__total": 66.72,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7417.11,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7417.11,
    "design__instance__count": 1211,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1211,
    "design__instance__utilization": 0.49899,
    "design__instance__utilization__stdcell": 0.49899,
    "design__io": 36,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 195500.0,
    "power__internal__total": 0.000449755,
    "power__leakage__total": 3.31839e-09,
    "power__switching__total": 8.76085e-05,
    "power__total": 0.000537367,
    "runtime__total": "0:06.05",
    "timing__fmax": 195237000.0,
    "timing__fmax__clock:core_clock": 195237000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.41272,
    "timing__setup__tns": 0,
    "timing__setup__ws": 4.69771
  },
  "globalplace_io": {
    "cpu__total": 0.38,
    "mem__peak": 107316.0,
    "runtime__total": "0:00.44"
  },
  "globalplace_skip_io": {
    "cpu__total": 317.34,
    "mem__peak": 108220.0,
    "runtime__total": "0:38.79"
  },
  "globalroute": {
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna_diodes_count": 0,
    "clock__skew__hold": 0.0146083,
    "clock__skew__setup": 0.0146083,
    "cpu__total": 79.01,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7702.39,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7702.39,
    "design__instance__count": 1227,
    "design__instance__count__cover": 0,
    "design__instance__count__hold_buffer": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1227,
    "design__instance__displacement__max": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__total": 0,
    "design__instance__utilization": 0.518182,
    "design__instance__utilization__stdcell": 0.518182,
    "design__io": 36,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 10,
    "flow__warnings__count:DRT-0349": 10,
    "flow__warnings__type_count": 1,
    "global_route__vias": 6205,
    "global_route__wirelength": 32919,
    "mem__peak": 211592.0,
    "power__internal__total": 0.000618665,
    "power__leakage__total": 3.44938e-09,
    "power__switching__total": 0.000285988,
    "power__total": 0.000904657,
    "route__net": 1102,
    "route__net__special": 2,
    "route__wirelength__estimated": 16781.1,
    "runtime__total": "0:17.91",
    "timing__clock__slack": 4.709,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.77038,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.424653,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 195660000.0,
    "timing__fmax__clock:core_clock": 195660000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.42648,
    "timing__setup__tns": 0,
    "timing__setup__ws": 4.7088
  },
  "placeopt": {
    "cpu__total": 1.06,
    "design__core__area": 14864.3,
    "design__die__area": 16295.9,
    "design__instance__area": 7417.11,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7417.11,
    "design__instance__count": 1211,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1211,
    "design__instance__utilization": 0.49899,
    "design__instance__utilization__stdcell": 0.49899,
    "design__io": 36,
    "design__rows": 45,
    "design__rows:unithd": 45,
    "design__sites": 11880,
    "design__sites:unithd": 11880,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 129520.0,
    "power__internal__total": 0.000449755,
    "power__leakage__total": 3.31839e-09,
    "power__switching__total": 8.76085e-05,
    "power__total": 0.000537367,
    "runtime__total": "0:01.14",
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.912588,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.500808,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 195237000.0,
    "timing__fmax__clock:core_clock": 195237000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.41272,
    "timing__setup__tns": 0,
    "timing__setup__ws": 4.69771
  },
  "run": {
    "flow__design": "miniRISC",
    "flow__generate_date": "2025-12-26 12:23",
    "flow__metrics_version": "Metrics_2.1.2",
    "flow__openroad_commit": "N/A",
    "flow__openroad_version": "24Q3-10178-g83ff256997",
    "flow__platform": "sky130hd",
    "flow__platform__capacitance_units": "1pF",
    "flow__platform__current_units": "1mA",
    "flow__platform__distance_units": "1um",
    "flow__platform__power_units": "1nW",
    "flow__platform__resistance_units": "1kohm",
    "flow__platform__time_units": "1ns",
    "flow__platform__voltage_units": "1v",
    "flow__platform_commit": "N/A",
    "flow__scripts_commit": "not a git repo",
    "flow__uuid": "eaff9de1-84f4-497e-8c21-20c9154cce93",
    "flow__variant": "miniRISC_tune-tune/variant-AutoTunerBase-a97c4ce2-or-0"
  },
  "synth": {
    "cpu__total": 3.86,
    "design__instance__area__stdcell": 7339.5392,
    "design__instance__count__stdcell": "N/A",
    "mem__peak": 61268.0,
    "runtime__total": "0:04.38"
  }
}