Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\PIC_motores.X.production.sym \
  --cmf=dist/default/production\PIC_motores.X.production.cmf -z -Q16F887 \
  -oC:\Users\ANDYBO~1\AppData\Local\Temp\xcAs698.5 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/PIC_motores.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\xcAs698.o \
  dist/default/production\PIC_motores.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\xcAs698.o
                end_init                              C        C        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\PIC_motores.X.production.o
                cinit                                 F        F       1B        8       0
                intentry                              4        4        8        8       0
                config                             2007     2007        2        0       4
                text4                                DC       DC       18        8       0
                text3                                AD       AD       2F        8       0
                text2                                F4       F4       16        8       0
                text1                                73       73       3A        8       0
                maintext                             2A       2A       49        8       0
                cstackBANK0                          2C       2C        2       20       1
                cstackCOMMON                         79       79        3       70       1
                bssBANK0                             20       20        C       20       1
                bssCOMMON                            70       70        9       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              C        C        3         0
                cinit                                 F        F       1B         0
                intentry                              4        4        8         0
                reset_vec                             0        0        3         0
                text4                                DC       DC       18         0
                text3                                AD       AD       2F         0
                text2                                F4       F4       16         0
                text1                                73       73       3A         0
                maintext                             2A       2A       49         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         79       79        3         1
                bssCOMMON                            70       70        9         1

        CLASS   BANK0          
                cstackBANK0                          2C       2C        2         1
                bssBANK0                             20       20        C         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000106  00010A         8       0  CODE        2
                bssBANK0                       000020  00000E  00002E        20       1  BANK0       1
                bssCOMMON                      000070  00000C  00007C        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            002E-006F             42           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         010A-1FFF            800
        COMMON           007C-007D              2           1
        CONST            0003-0003              1           2
                         010A-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         010A-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              002E-006F             42           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         010A-1FFF           1EF6
        STRING           0003-0003              1           2
                         010A-1FFF            100

                                  Symbol Table

_ANSEL                   (abs)        0188
_ANSELH                  (abs)        0189
_BAUDCTLbits             (abs)        0187
_GIE                     (abs)        005F
_INTCONbits              (abs)        000B
_IOCBbits                (abs)        0096
_OPTION_REGbits          (abs)        0081
_OSCCONbits              (abs)        008F
_PEIE                    (abs)        005E
_PORTAbits               (abs)        0005
_PORTB                   (abs)        0006
_PORTBbits               (abs)        0006
_PORTC                   (abs)        0007
_PORTD                   (abs)        0008
_PORTDbits               (abs)        0008
_PORTE                   (abs)        0009
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_SPBRGH                  (abs)        009A
_SSPADD                  (abs)        0093
_SSPBUF                  (abs)        0013
_SSPCON                  (abs)        0014
_SSPCON2                 (abs)        0091
_SSPCON2bits             (abs)        0091
_SSPIE                   (abs)        0463
_SSPIF                   (abs)        0063
_SSPSTAT                 (abs)        0094
_T1CONbits               (abs)        0010
_T1H                     bssCOMMON    0072
_T1L                     bssCOMMON    0070
_TMR0                    (abs)        0001
_TMR1H                   (abs)        000F
_TMR1L                   (abs)        000E
_TRISBbits               (abs)        0086
_TRISC                   (abs)        0087
_TRISC3                  (abs)        043B
_TRISC4                  (abs)        043C
_TRISCbits               (abs)        0087
_TRISDbits               (abs)        0088
_TRISEbits               (abs)        0089
_TXSTAbits               (abs)        0098
_WPUBbits                (abs)        0095
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        002A
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     000F
__Hfunctab               functab      0000
__Hinit                  init         000C
__Hintentry              intentry     000C
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        010A
__Hspace_1               (abs)        007C
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        000F
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000C
__Lfunctab               functab      0000
__Linit                  init         000C
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        010A
__S1                     (abs)        007C
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of__initialization cinit        0026
__end_of_isr             text4        00F4
__end_of_main            maintext     0073
__end_of_osc_config      text3        00DC
__end_of_setup           text1        00AD
__end_of_uart_config     text2        010A
__initialization         cinit        000F
__pbssBANK0              bssBANK0     0020
__pbssCOMMON             bssCOMMON    0070
__pcstackBANK0           cstackBANK0  002C
__pcstackCOMMON          cstackCOMMON 0079
__pintentry              intentry     0004
__pmaintext              maintext     002A
__ptext1                 text1        0073
__ptext2                 text2        00F4
__ptext3                 text3        00AD
__ptext4                 text4        00DC
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
__size_of_osc_config     (abs)        0000
__size_of_setup          (abs)        0000
__size_of_uart_config    (abs)        0000
_antirrebote             bssCOMMON    0078
_botonazo                bssCOMMON    0077
_duracion                bssCOMMON    0074
_isr                     text4        00DC
_main                    maintext     002A
_osc_config              text3        00AD
_setup                   text1        0073
_talanquera              bssBANK0     0020
_uart_config             text2        00F4
btemp                    (abs)        007E
end_of_initialization    cinit        0026
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
osc_config@freq          cstackCOMMON 007B
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
start                    init         000C
start_initialization     cinit        000F
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c
		_osc_config    		CODE           	00AD	0000	47

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c estimated size: 47

shared
		__initialization		CODE           	000F	0000	23

shared estimated size: 23

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c
		_uart_config   		CODE           	00F4	0000	22

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c estimated size: 22

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c
		_main          		CODE           	002A	0000	73
		_isr           		CODE           	00DC	0000	24
		_setup         		CODE           	0073	0000	58

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c estimated size: 155

