{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 08:18:42 2011 " "Info: Processing started: Sun Feb 20 08:18:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_lcd1602.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_lcd1602 " "Info: Found entity 1: ps2_lcd1602" {  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_1602 " "Info: Found entity 1: LCD_1602" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ps2_Module " "Info: Found entity 1: Ps2_Module" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep_mocule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file beep_mocule.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beep_Module " "Info: Found entity 1: Beep_Module" {  } { { "beep_mocule.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/beep_mocule.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_lcd1602 " "Info: Elaborating entity \"ps2_lcd1602\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ps2_Module Ps2_Module:Ps2_Init " "Info: Elaborating entity \"Ps2_Module\" for hierarchy \"Ps2_Module:Ps2_Init\"" {  } { { "ps2_lcd1602.v" "Ps2_Init" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_1602 LCD_1602:LCD_1602_Init " "Info: Elaborating entity \"LCD_1602\" for hierarchy \"LCD_1602:LCD_1602_Init\"" {  } { { "ps2_lcd1602.v" "LCD_1602_Init" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LcdBuf lcd1602.v(101) " "Warning (10036): Verilog HDL or VHDL warning at lcd1602.v(101): object \"LcdBuf\" assigned a value but never read" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flash_count lcd1602.v(102) " "Warning (10036): Verilog HDL or VHDL warning at lcd1602.v(102): object \"Flash_count\" assigned a value but never read" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLOCK_1s lcd1602.v(65) " "Warning (10240): Verilog HDL Always Construct warning at lcd1602.v(65): inferring latch(es) for variable \"CLOCK_1s\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602.v(179) " "Warning (10230): Verilog HDL assignment warning at lcd1602.v(179): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd1602.v(268) " "Warning (10272): Verilog HDL Case Statement warning at lcd1602.v(268): case item expression covers a value already covered by a previous case item" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 268 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW lcd1602.v(20) " "Warning (10034): Output port \"LCD_RW\" at lcd1602.v(20) has no driver" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beep_Module Beep_Module:Beep_Init " "Info: Elaborating entity \"Beep_Module\" for hierarchy \"Beep_Module:Beep_Init\"" {  } { { "ps2_lcd1602.v" "Beep_Init" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.00100000 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.00100000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~10 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~11 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~12 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~13 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~14 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~15 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~16 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~17 " "Info: Register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_1602:LCD_1602_Init\|state~31 " "Info: Register \"LCD_1602:LCD_1602_Init\|state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Info: Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Info: Implemented 408 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 08:18:45 2011 " "Info: Processing ended: Sun Feb 20 08:18:45 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 08:18:46 2011 " "Info: Processing started: Sun Feb 20 08:18:46 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ps2_lcd1602 EP2C5T144C6 " "Info: Selected device EP2C5T144C6 for design \"ps2_lcd1602\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_20M (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_20M (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_1602:LCD_1602_Init\|LCD_CLOCK " "Info: Destination node LCD_1602:LCD_1602_Init\|LCD_CLOCK" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK_20M } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_20M" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_1602:LCD_1602_Init\|LCD_CLOCK  " "Info: Automatically promoted node LCD_1602:LCD_1602_Init\|LCD_CLOCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_1602:LCD_1602_Init\|LCD_CLOCK~0 " "Info: Destination node LCD_1602:LCD_1602_Init\|LCD_CLOCK~0" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_CLOCK~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_EN " "Info: Destination node LCD_EN" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_EN } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node RST_N (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RST_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_N } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Ps2_Module:Ps2_Init\|o_ps2_data\[2\] register LCD_1602:LCD_1602_Init\|char_count\[0\] -10.12 ns " "Info: Slack time is -10.12 ns between source register \"Ps2_Module:Ps2_Init\|o_ps2_data\[2\]\" and destination register \"LCD_1602:LCD_1602_Init\|char_count\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.028 ns + Largest register register " "Info: + Largest register to register requirement is 3.028 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.362 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_20M\" to destination register is 4.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.787 ns) 2.151 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG Unassigned 3 " "Info: 2: + IC(0.604 ns) + CELL(0.787 ns) = 2.151 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.000 ns) 3.123 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB Unassigned 69 " "Info: 3: + IC(0.972 ns) + CELL(0.000 ns) = 3.123 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 4.362 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(0.702 ns) + CELL(0.537 ns) = 4.362 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 47.78 % ) " "Info: Total cell delay = 2.084 ns ( 47.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 52.22 % ) " "Info: Total interconnect delay = 2.278 ns ( 52.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.362 ns   Longest register " "Info:   Longest clock path from clock \"CLK_20M\" to destination register is 4.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.787 ns) 2.151 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG Unassigned 3 " "Info: 2: + IC(0.604 ns) + CELL(0.787 ns) = 2.151 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.000 ns) 3.123 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB Unassigned 69 " "Info: 3: + IC(0.972 ns) + CELL(0.000 ns) = 3.123 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 4.362 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(0.702 ns) + CELL(0.537 ns) = 4.362 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 47.78 % ) " "Info: Total cell delay = 2.084 ns ( 47.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 52.22 % ) " "Info: Total interconnect delay = 2.278 ns ( 52.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_20M\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK_20M~clkctrl 2 COMB Unassigned 109 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 3 REG Unassigned 40 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.120 ns   Longest register " "Info:   Longest clock path from clock \"CLK_20M\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK_20M~clkctrl 2 COMB Unassigned 109 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 3 REG Unassigned 40 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.148 ns - Longest register register " "Info: - Longest register to register delay is 13.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 1 REG Unassigned 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns LCD_1602:LCD_1602_Init\|Equal8~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 1.570 ns LCD_1602:LCD_1602_Init\|Equal8~1 3 COMB Unassigned 3 " "Info: 3: + IC(0.606 ns) + CELL(0.150 ns) = 1.570 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.135 ns LCD_1602:LCD_1602_Init\|always6~188 4 COMB Unassigned 3 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 2.135 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~188'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 3.179 ns LCD_1602:LCD_1602_Init\|always6~15 5 COMB Unassigned 5 " "Info: 5: + IC(0.894 ns) + CELL(0.150 ns) = 3.179 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.371 ns) 3.695 ns LCD_1602:LCD_1602_Init\|always6~189 6 COMB Unassigned 3 " "Info: 6: + IC(0.145 ns) + CELL(0.371 ns) = 3.695 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.260 ns LCD_1602:LCD_1602_Init\|always6~190 7 COMB Unassigned 4 " "Info: 7: + IC(0.127 ns) + CELL(0.438 ns) = 4.260 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.825 ns LCD_1602:LCD_1602_Init\|always6~191 8 COMB Unassigned 3 " "Info: 8: + IC(0.127 ns) + CELL(0.438 ns) = 4.825 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.390 ns LCD_1602:LCD_1602_Init\|always6~217 9 COMB Unassigned 2 " "Info: 9: + IC(0.127 ns) + CELL(0.438 ns) = 5.390 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~217'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.955 ns LCD_1602:LCD_1602_Init\|always6~218 10 COMB Unassigned 3 " "Info: 10: + IC(0.127 ns) + CELL(0.438 ns) = 5.955 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~218'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.520 ns LCD_1602:LCD_1602_Init\|always6~200 11 COMB Unassigned 4 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 6.520 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~200'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.438 ns) 7.808 ns LCD_1602:LCD_1602_Init\|WideOr25~5 12 COMB Unassigned 1 " "Info: 12: + IC(0.850 ns) + CELL(0.438 ns) = 7.808 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.438 ns) 8.852 ns LCD_1602:LCD_1602_Init\|WideOr25~20 13 COMB Unassigned 1 " "Info: 13: + IC(0.606 ns) + CELL(0.438 ns) = 8.852 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.417 ns LCD_1602:LCD_1602_Init\|WideOr25~21 14 COMB Unassigned 1 " "Info: 14: + IC(0.145 ns) + CELL(0.420 ns) = 9.417 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.982 ns LCD_1602:LCD_1602_Init\|WideOr25~22 15 COMB Unassigned 1 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 9.982 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.547 ns LCD_1602:LCD_1602_Init\|WideOr25~23 16 COMB Unassigned 1 " "Info: 16: + IC(0.145 ns) + CELL(0.420 ns) = 10.547 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.112 ns LCD_1602:LCD_1602_Init\|WideOr25~24 17 COMB Unassigned 2 " "Info: 17: + IC(0.145 ns) + CELL(0.420 ns) = 11.112 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.677 ns LCD_1602:LCD_1602_Init\|WideOr25 18 COMB Unassigned 2 " "Info: 18: + IC(0.145 ns) + CELL(0.420 ns) = 11.677 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.241 ns LCD_1602:LCD_1602_Init\|char_count\[4\]~37 19 COMB Unassigned 5 " "Info: 19: + IC(0.145 ns) + CELL(0.419 ns) = 12.241 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|char_count\[4\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 13.148 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 20 REG Unassigned 3 " "Info: 20: + IC(0.247 ns) + CELL(0.660 ns) = 13.148 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.323 ns ( 55.70 % ) " "Info: Total cell delay = 7.323 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.825 ns ( 44.30 % ) " "Info: Total interconnect delay = 5.825 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.148 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.148 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.148 ns register register " "Info: Estimated most critical path is register to register delay of 13.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 1 REG LAB_X20_Y8 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y8; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns LCD_1602:LCD_1602_Init\|Equal8~0 2 COMB LAB_X19_Y8 1 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 1.570 ns LCD_1602:LCD_1602_Init\|Equal8~1 3 COMB LAB_X20_Y8 3 " "Info: 3: + IC(0.606 ns) + CELL(0.150 ns) = 1.570 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.135 ns LCD_1602:LCD_1602_Init\|always6~188 4 COMB LAB_X20_Y8 3 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 2.135 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~188'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 3.179 ns LCD_1602:LCD_1602_Init\|always6~15 5 COMB LAB_X20_Y7 5 " "Info: 5: + IC(0.894 ns) + CELL(0.150 ns) = 3.179 ns; Loc. = LAB_X20_Y7; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.371 ns) 3.695 ns LCD_1602:LCD_1602_Init\|always6~189 6 COMB LAB_X20_Y7 3 " "Info: 6: + IC(0.145 ns) + CELL(0.371 ns) = 3.695 ns; Loc. = LAB_X20_Y7; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.260 ns LCD_1602:LCD_1602_Init\|always6~190 7 COMB LAB_X20_Y7 4 " "Info: 7: + IC(0.127 ns) + CELL(0.438 ns) = 4.260 ns; Loc. = LAB_X20_Y7; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.825 ns LCD_1602:LCD_1602_Init\|always6~191 8 COMB LAB_X20_Y7 3 " "Info: 8: + IC(0.127 ns) + CELL(0.438 ns) = 4.825 ns; Loc. = LAB_X20_Y7; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.390 ns LCD_1602:LCD_1602_Init\|always6~217 9 COMB LAB_X20_Y7 2 " "Info: 9: + IC(0.127 ns) + CELL(0.438 ns) = 5.390 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~217'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.955 ns LCD_1602:LCD_1602_Init\|always6~218 10 COMB LAB_X20_Y7 3 " "Info: 10: + IC(0.127 ns) + CELL(0.438 ns) = 5.955 ns; Loc. = LAB_X20_Y7; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~218'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.520 ns LCD_1602:LCD_1602_Init\|always6~200 11 COMB LAB_X20_Y7 4 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 6.520 ns; Loc. = LAB_X20_Y7; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~200'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.438 ns) 7.808 ns LCD_1602:LCD_1602_Init\|WideOr25~5 12 COMB LAB_X18_Y8 1 " "Info: 12: + IC(0.850 ns) + CELL(0.438 ns) = 7.808 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.438 ns) 8.852 ns LCD_1602:LCD_1602_Init\|WideOr25~20 13 COMB LAB_X18_Y7 1 " "Info: 13: + IC(0.606 ns) + CELL(0.438 ns) = 8.852 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.417 ns LCD_1602:LCD_1602_Init\|WideOr25~21 14 COMB LAB_X18_Y7 1 " "Info: 14: + IC(0.145 ns) + CELL(0.420 ns) = 9.417 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.982 ns LCD_1602:LCD_1602_Init\|WideOr25~22 15 COMB LAB_X18_Y7 1 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 9.982 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.547 ns LCD_1602:LCD_1602_Init\|WideOr25~23 16 COMB LAB_X18_Y7 1 " "Info: 16: + IC(0.145 ns) + CELL(0.420 ns) = 10.547 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.112 ns LCD_1602:LCD_1602_Init\|WideOr25~24 17 COMB LAB_X18_Y7 2 " "Info: 17: + IC(0.145 ns) + CELL(0.420 ns) = 11.112 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.677 ns LCD_1602:LCD_1602_Init\|WideOr25 18 COMB LAB_X18_Y7 2 " "Info: 18: + IC(0.145 ns) + CELL(0.420 ns) = 11.677 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.241 ns LCD_1602:LCD_1602_Init\|char_count\[4\]~37 19 COMB LAB_X18_Y7 5 " "Info: 19: + IC(0.145 ns) + CELL(0.419 ns) = 12.241 ns; Loc. = LAB_X18_Y7; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|char_count\[4\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 13.148 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 20 REG LAB_X18_Y7 3 " "Info: 20: + IC(0.247 ns) + CELL(0.660 ns) = 13.148 ns; Loc. = LAB_X18_Y7; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.323 ns ( 55.70 % ) " "Info: Total cell delay = 7.323 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.825 ns ( 44.30 % ) " "Info: Total interconnect delay = 5.825 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.148 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BEEP 0 " "Info: Pin \"BEEP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 08:18:48 2011 " "Info: Processing ended: Sun Feb 20 08:18:48 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 08:18:49 2011 " "Info: Processing started: Sun Feb 20 08:18:49 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 08:18:51 2011 " "Info: Processing ended: Sun Feb 20 08:18:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 08:18:52 2011 " "Info: Processing started: Sun Feb 20 08:18:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_20M " "Info: Assuming node \"CLK_20M\" is an undefined clock" {  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_20M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_1602:LCD_1602_Init\|LCD_CLOCK " "Info: Detected ripple clock \"LCD_1602:LCD_1602_Init\|LCD_CLOCK\" as buffer" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_1602:LCD_1602_Init\|LCD_CLOCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_20M register Ps2_Module:Ps2_Init\|o_ps2_data\[5\] register LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en 102.46 MHz 9.76 ns Internal " "Info: Clock \"CLK_20M\" has Internal fmax of 102.46 MHz between source register \"Ps2_Module:Ps2_Init\|o_ps2_data\[5\]\" and destination register \"LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en\" (period= 9.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.594 ns + Longest register register " "Info: + Longest register to register delay is 11.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[5\] 1 REG LCFF_X20_Y8_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N23; Fanout = 11; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.438 ns) 0.980 ns LCD_1602:LCD_1602_Init\|Equal2~2 2 COMB LCCOMB_X20_Y8_N30 16 " "Info: 2: + IC(0.542 ns) + CELL(0.438 ns) = 0.980 ns; Loc. = LCCOMB_X20_Y8_N30; Fanout = 16; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] LCD_1602:LCD_1602_Init|Equal2~2 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.410 ns) 1.853 ns LCD_1602:LCD_1602_Init\|Equal7~1 3 COMB LCCOMB_X20_Y8_N0 4 " "Info: 3: + IC(0.463 ns) + CELL(0.410 ns) = 1.853 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { LCD_1602:LCD_1602_Init|Equal2~2 LCD_1602:LCD_1602_Init|Equal7~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.371 ns) 2.476 ns LCD_1602:LCD_1602_Init\|WideOr5~2 4 COMB LCCOMB_X20_Y8_N14 3 " "Info: 4: + IC(0.252 ns) + CELL(0.371 ns) = 2.476 ns; Loc. = LCCOMB_X20_Y8_N14; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr5~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|WideOr5~2 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.150 ns) 3.375 ns LCD_1602:LCD_1602_Init\|always6~15 5 COMB LCCOMB_X20_Y7_N0 5 " "Info: 5: + IC(0.749 ns) + CELL(0.150 ns) = 3.375 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { LCD_1602:LCD_1602_Init|WideOr5~2 LCD_1602:LCD_1602_Init|always6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.775 ns LCD_1602:LCD_1602_Init\|always6~189 6 COMB LCCOMB_X20_Y7_N10 3 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 3.775 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 4.178 ns LCD_1602:LCD_1602_Init\|always6~190 7 COMB LCCOMB_X20_Y7_N12 4 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 4.178 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 4.590 ns LCD_1602:LCD_1602_Init\|always6~191 8 COMB LCCOMB_X20_Y7_N6 3 " "Info: 8: + IC(0.262 ns) + CELL(0.150 ns) = 4.590 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 4.995 ns LCD_1602:LCD_1602_Init\|always6~217 9 COMB LCCOMB_X20_Y7_N28 2 " "Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 4.995 ns; Loc. = LCCOMB_X20_Y7_N28; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~217'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 5.410 ns LCD_1602:LCD_1602_Init\|always6~218 10 COMB LCCOMB_X20_Y7_N30 3 " "Info: 10: + IC(0.265 ns) + CELL(0.150 ns) = 5.410 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~218'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 5.828 ns LCD_1602:LCD_1602_Init\|always6~192 11 COMB LCCOMB_X20_Y7_N8 4 " "Info: 11: + IC(0.268 ns) + CELL(0.150 ns) = 5.828 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~192'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~192 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 6.366 ns LCD_1602:LCD_1602_Init\|always6~193 12 COMB LCCOMB_X20_Y7_N26 4 " "Info: 12: + IC(0.263 ns) + CELL(0.275 ns) = 6.366 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~193'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { LCD_1602:LCD_1602_Init|always6~192 LCD_1602:LCD_1602_Init|always6~193 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 6.788 ns LCD_1602:LCD_1602_Init\|always6~194 13 COMB LCCOMB_X20_Y7_N20 4 " "Info: 13: + IC(0.272 ns) + CELL(0.150 ns) = 6.788 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~194'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { LCD_1602:LCD_1602_Init|always6~193 LCD_1602:LCD_1602_Init|always6~194 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 7.330 ns LCD_1602:LCD_1602_Init\|always6~202 14 COMB LCCOMB_X20_Y7_N18 2 " "Info: 14: + IC(0.267 ns) + CELL(0.275 ns) = 7.330 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~202'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { LCD_1602:LCD_1602_Init|always6~194 LCD_1602:LCD_1602_Init|always6~202 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.150 ns) 8.159 ns LCD_1602:LCD_1602_Init\|always6~203 15 COMB LCCOMB_X17_Y7_N28 3 " "Info: 15: + IC(0.679 ns) + CELL(0.150 ns) = 8.159 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~203'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { LCD_1602:LCD_1602_Init|always6~202 LCD_1602:LCD_1602_Init|always6~203 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.572 ns LCD_1602:LCD_1602_Init\|always6~205 16 COMB LCCOMB_X17_Y7_N2 4 " "Info: 16: + IC(0.263 ns) + CELL(0.150 ns) = 8.572 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~205'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { LCD_1602:LCD_1602_Init|always6~203 LCD_1602:LCD_1602_Init|always6~205 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.150 ns) 9.004 ns LCD_1602:LCD_1602_Init\|always6~206 17 COMB LCCOMB_X17_Y7_N20 4 " "Info: 17: + IC(0.282 ns) + CELL(0.150 ns) = 9.004 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~206'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { LCD_1602:LCD_1602_Init|always6~205 LCD_1602:LCD_1602_Init|always6~206 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.275 ns) 9.738 ns LCD_1602:LCD_1602_Init\|WideOr25~0 18 COMB LCCOMB_X18_Y7_N20 2 " "Info: 18: + IC(0.459 ns) + CELL(0.275 ns) = 9.738 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { LCD_1602:LCD_1602_Init|always6~206 LCD_1602:LCD_1602_Init|WideOr25~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.242 ns) 10.245 ns LCD_1602:LCD_1602_Init\|Selector37~0 19 COMB LCCOMB_X18_Y7_N18 17 " "Info: 19: + IC(0.265 ns) + CELL(0.242 ns) = 10.245 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 17; COMB Node = 'LCD_1602:LCD_1602_Init\|Selector37~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { LCD_1602:LCD_1602_Init|WideOr25~0 LCD_1602:LCD_1602_Init|Selector37~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.660 ns) 11.594 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en 20 REG LCFF_X17_Y8_N9 1 " "Info: 20: + IC(0.689 ns) + CELL(0.660 ns) = 11.594 ns; Loc. = LCFF_X17_Y8_N9; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { LCD_1602:LCD_1602_Init|Selector37~0 LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.596 ns ( 39.64 % ) " "Info: Total cell delay = 4.596 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.998 ns ( 60.36 % ) " "Info: Total interconnect delay = 6.998 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] LCD_1602:LCD_1602_Init|Equal2~2 LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|WideOr5~2 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~192 LCD_1602:LCD_1602_Init|always6~193 LCD_1602:LCD_1602_Init|always6~194 LCD_1602:LCD_1602_Init|always6~202 LCD_1602:LCD_1602_Init|always6~203 LCD_1602:LCD_1602_Init|always6~205 LCD_1602:LCD_1602_Init|always6~206 LCD_1602:LCD_1602_Init|WideOr25~0 LCD_1602:LCD_1602_Init|Selector37~0 LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] {} LCD_1602:LCD_1602_Init|Equal2~2 {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|WideOr5~2 {} LCD_1602:LCD_1602_Init|always6~15 {} LCD_1602:LCD_1602_Init|always6~189 {} LCD_1602:LCD_1602_Init|always6~190 {} LCD_1602:LCD_1602_Init|always6~191 {} LCD_1602:LCD_1602_Init|always6~217 {} LCD_1602:LCD_1602_Init|always6~218 {} LCD_1602:LCD_1602_Init|always6~192 {} LCD_1602:LCD_1602_Init|always6~193 {} LCD_1602:LCD_1602_Init|always6~194 {} LCD_1602:LCD_1602_Init|always6~202 {} LCD_1602:LCD_1602_Init|always6~203 {} LCD_1602:LCD_1602_Init|always6~205 {} LCD_1602:LCD_1602_Init|always6~206 {} LCD_1602:LCD_1602_Init|WideOr25~0 {} LCD_1602:LCD_1602_Init|Selector37~0 {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.542ns 0.463ns 0.252ns 0.749ns 0.250ns 0.253ns 0.262ns 0.255ns 0.265ns 0.268ns 0.263ns 0.272ns 0.267ns 0.679ns 0.263ns 0.282ns 0.459ns 0.265ns 0.689ns } { 0.000ns 0.438ns 0.410ns 0.371ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.242ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.048 ns - Smallest " "Info: - Smallest clock skew is 2.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.404 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_20M\" to destination register is 4.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.326 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.326 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.161 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB CLKCTRL_G1 69 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.161 ns; Loc. = CLKCTRL_G1; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.537 ns) 4.404 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en 4 REG LCFF_X17_Y8_N9 1 " "Info: 4: + IC(0.706 ns) + CELL(0.537 ns) = 4.404 ns; Loc. = LCFF_X17_Y8_N9; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.52 % ) " "Info: Total cell delay = 2.313 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 47.48 % ) " "Info: Total interconnect delay = 2.091 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.356 ns - Longest register " "Info: - Longest clock path from clock \"CLK_20M\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns Ps2_Module:Ps2_Init\|o_ps2_data\[5\] 3 REG LCFF_X20_Y8_N23 11 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X20_Y8_N23; Fanout = 11; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[5] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[5] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] LCD_1602:LCD_1602_Init|Equal2~2 LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|WideOr5~2 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~192 LCD_1602:LCD_1602_Init|always6~193 LCD_1602:LCD_1602_Init|always6~194 LCD_1602:LCD_1602_Init|always6~202 LCD_1602:LCD_1602_Init|always6~203 LCD_1602:LCD_1602_Init|always6~205 LCD_1602:LCD_1602_Init|always6~206 LCD_1602:LCD_1602_Init|WideOr25~0 LCD_1602:LCD_1602_Init|Selector37~0 LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] {} LCD_1602:LCD_1602_Init|Equal2~2 {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|WideOr5~2 {} LCD_1602:LCD_1602_Init|always6~15 {} LCD_1602:LCD_1602_Init|always6~189 {} LCD_1602:LCD_1602_Init|always6~190 {} LCD_1602:LCD_1602_Init|always6~191 {} LCD_1602:LCD_1602_Init|always6~217 {} LCD_1602:LCD_1602_Init|always6~218 {} LCD_1602:LCD_1602_Init|always6~192 {} LCD_1602:LCD_1602_Init|always6~193 {} LCD_1602:LCD_1602_Init|always6~194 {} LCD_1602:LCD_1602_Init|always6~202 {} LCD_1602:LCD_1602_Init|always6~203 {} LCD_1602:LCD_1602_Init|always6~205 {} LCD_1602:LCD_1602_Init|always6~206 {} LCD_1602:LCD_1602_Init|WideOr25~0 {} LCD_1602:LCD_1602_Init|Selector37~0 {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.542ns 0.463ns 0.252ns 0.749ns 0.250ns 0.253ns 0.262ns 0.255ns 0.265ns 0.268ns 0.263ns 0.272ns 0.267ns 0.679ns 0.263ns 0.282ns 0.459ns 0.265ns 0.689ns } { 0.000ns 0.438ns 0.410ns 0.371ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.242ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[5] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_20M 50 " "Warning: Circuit may not operate. Detected 50 non-operational path(s) clocked by clock \"CLK_20M\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Ps2_Module:Ps2_Init\|o_ps2_data\[4\] LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111 CLK_20M 1.161 ns " "Info: Found hold time violation between source  pin or register \"Ps2_Module:Ps2_Init\|o_ps2_data\[4\]\" and destination pin or register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111\" for clock \"CLK_20M\" (Hold time is 1.161 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.050 ns + Largest " "Info: + Largest clock skew is 2.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.406 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to destination register is 4.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.326 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.326 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.161 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB CLKCTRL_G1 69 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.161 ns; Loc. = CLKCTRL_G1; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 4.406 ns LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111 4 REG LCFF_X20_Y8_N1 1 " "Info: 4: + IC(0.708 ns) + CELL(0.537 ns) = 4.406 ns; Loc. = LCFF_X20_Y8_N1; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.50 % ) " "Info: Total cell delay = 2.313 ns ( 52.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 47.50 % ) " "Info: Total interconnect delay = 2.093 ns ( 47.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.406 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.708ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.356 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_20M\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns Ps2_Module:Ps2_Init\|o_ps2_data\[4\] 3 REG LCFF_X20_Y8_N5 36 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 36; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[4] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.406 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.708ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[4] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.905 ns - Shortest register register " "Info: - Shortest register to register delay is 0.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[4\] 1 REG LCFF_X20_Y8_N5 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 36; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.275 ns) 0.821 ns LCD_1602:LCD_1602_Init\|Equal7~1 2 COMB LCCOMB_X20_Y8_N0 4 " "Info: 2: + IC(0.546 ns) + CELL(0.275 ns) = 0.821 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] LCD_1602:LCD_1602_Init|Equal7~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.905 ns LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111 3 REG LCFF_X20_Y8_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.905 ns; Loc. = LCFF_X20_Y8_N1; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 39.67 % ) " "Info: Total cell delay = 0.359 ns ( 39.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.546 ns ( 60.33 % ) " "Info: Total interconnect delay = 0.546 ns ( 60.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 217 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.406 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.708ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[4] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Ps2_Module:Ps2_Init\|bit_shift\[10\] PS2_DATA CLK_20M 3.715 ns register " "Info: tsu for register \"Ps2_Module:Ps2_Init\|bit_shift\[10\]\" (data pin = \"PS2_DATA\", clock pin = \"CLK_20M\") is 3.715 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.116 ns + Longest pin register " "Info: + Longest pin to register delay is 6.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PS2_DATA 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'PS2_DATA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DATA } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.245 ns) 6.032 ns Ps2_Module:Ps2_Init\|bit_shift\[10\]~feeder 2 COMB LCCOMB_X22_Y9_N6 1 " "Info: 2: + IC(4.945 ns) + CELL(0.245 ns) = 6.032 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 1; COMB Node = 'Ps2_Module:Ps2_Init\|bit_shift\[10\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.190 ns" { PS2_DATA Ps2_Module:Ps2_Init|bit_shift[10]~feeder } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.116 ns Ps2_Module:Ps2_Init\|bit_shift\[10\] 3 REG LCFF_X22_Y9_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.116 ns; Loc. = LCFF_X22_Y9_N7; Fanout = 1; REG Node = 'Ps2_Module:Ps2_Init\|bit_shift\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ps2_Module:Ps2_Init|bit_shift[10]~feeder Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.171 ns ( 19.15 % ) " "Info: Total cell delay = 1.171 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.945 ns ( 80.85 % ) " "Info: Total interconnect delay = 4.945 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { PS2_DATA Ps2_Module:Ps2_Init|bit_shift[10]~feeder Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { PS2_DATA {} PS2_DATA~combout {} Ps2_Module:Ps2_Init|bit_shift[10]~feeder {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 4.945ns 0.000ns } { 0.000ns 0.842ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 2.365 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_20M\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 2.365 ns Ps2_Module:Ps2_Init\|bit_shift\[10\] 3 REG LCFF_X22_Y9_N7 1 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X22_Y9_N7; Fanout = 1; REG Node = 'Ps2_Module:Ps2_Init\|bit_shift\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.52 % ) " "Info: Total cell delay = 1.526 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.839 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { PS2_DATA Ps2_Module:Ps2_Init|bit_shift[10]~feeder Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { PS2_DATA {} PS2_DATA~combout {} Ps2_Module:Ps2_Init|bit_shift[10]~feeder {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 4.945ns 0.000ns } { 0.000ns 0.842ns 0.245ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_20M LCD_DATA\[1\] LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0 9.291 ns register " "Info: tco from clock \"CLK_20M\" to destination pin \"LCD_DATA\[1\]\" through register \"LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0\" is 9.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 4.404 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to source register is 4.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.326 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.326 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.161 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB CLKCTRL_G1 69 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.161 ns; Loc. = CLKCTRL_G1; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.537 ns) 4.404 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0 4 REG LCFF_X17_Y8_N11 1 " "Info: 4: + IC(0.706 ns) + CELL(0.537 ns) = 4.404 ns; Loc. = LCFF_X17_Y8_N11; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.52 % ) " "Info: Total cell delay = 2.313 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 47.48 % ) " "Info: Total interconnect delay = 2.091 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.637 ns + Longest register pin " "Info: + Longest register to pin delay is 4.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0 1 REG LCFF_X17_Y8_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N11; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/lcd1602.v" 126 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(2.788 ns) 4.637 ns LCD_DATA\[1\] 2 PIN PIN_57 0 " "Info: 2: + IC(1.849 ns) + CELL(2.788 ns) = 4.637 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'LCD_DATA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 LCD_DATA[1] } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 60.13 % ) " "Info: Total cell delay = 2.788 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 39.87 % ) " "Info: Total interconnect delay = 1.849 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 LCD_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} LCD_DATA[1] {} } { 0.000ns 1.849ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 LCD_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} LCD_DATA[1] {} } { 0.000ns 1.849ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Ps2_Module:Ps2_Init\|detect_edge\[0\] PS2_CLK CLK_20M -3.252 ns register " "Info: th for register \"Ps2_Module:Ps2_Init\|detect_edge\[0\]\" (data pin = \"PS2_CLK\", clock pin = \"CLK_20M\") is -3.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 2.370 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to destination register is 2.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.537 ns) 2.370 ns Ps2_Module:Ps2_Init\|detect_edge\[0\] 3 REG LCFF_X26_Y9_N3 2 " "Info: 3: + IC(0.722 ns) + CELL(0.537 ns) = 2.370 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'Ps2_Module:Ps2_Init\|detect_edge\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.39 % ) " "Info: Total cell delay = 1.526 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.844 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.844 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.370 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 0.122ns 0.722ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.888 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PS2_CLK 1 PIN PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_lcd1602.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.687 ns) + CELL(0.275 ns) 5.804 ns Ps2_Module:Ps2_Init\|detect_edge\[0\]~0 2 COMB LCCOMB_X26_Y9_N2 1 " "Info: 2: + IC(4.687 ns) + CELL(0.275 ns) = 5.804 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 1; COMB Node = 'Ps2_Module:Ps2_Init\|detect_edge\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { PS2_CLK Ps2_Module:Ps2_Init|detect_edge[0]~0 } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.888 ns Ps2_Module:Ps2_Init\|detect_edge\[0\] 3 REG LCFF_X26_Y9_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.888 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'Ps2_Module:Ps2_Init\|detect_edge\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ps2_Module:Ps2_Init|detect_edge[0]~0 Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps2/ps2_module.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 20.40 % ) " "Info: Total cell delay = 1.201 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.687 ns ( 79.60 % ) " "Info: Total interconnect delay = 4.687 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { PS2_CLK Ps2_Module:Ps2_Init|detect_edge[0]~0 Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { PS2_CLK {} PS2_CLK~combout {} Ps2_Module:Ps2_Init|detect_edge[0]~0 {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 4.687ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.370 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 0.122ns 0.722ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { PS2_CLK Ps2_Module:Ps2_Init|detect_edge[0]~0 Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { PS2_CLK {} PS2_CLK~combout {} Ps2_Module:Ps2_Init|detect_edge[0]~0 {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 4.687ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 08:18:53 2011 " "Info: Processing ended: Sun Feb 20 08:18:53 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
