{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713753110058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713753110059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 20:31:49 2024 " "Processing started: Sun Apr 21 20:31:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713753110059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753110059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753110059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713753110979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713753110979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytobinary.sv 1 1 " "Found 1 design units, including 1 entities, in source file graytobinary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grayToBinary " "Found entity 1: grayToBinary" {  } { { "grayToBinary.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/grayToBinary.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1 " "Found entity 1: Tarea1" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytobinary_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file graytobinary_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grayToBinary_tb " "Found entity 1: grayToBinary_tb" {  } { { "grayToBinary_tb.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/grayToBinary_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytoexcess3.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytoexcess3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToExcess3 " "Found entity 1: binaryToExcess3" {  } { { "binaryToExcess3.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/binaryToExcess3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytoexcess3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytoexcess3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToExcess3_tb " "Found entity 1: binaryToExcess3_tb" {  } { { "binaryToExcess3_tb.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/binaryToExcess3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/segmentOutput.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancetogray.sv 1 1 " "Found 1 design units, including 1 entities, in source file distancetogray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distanceToGray " "Found entity 1: distanceToGray" {  } { { "distanceToGray.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/distanceToGray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancetogray_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file distancetogray_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distanceToGray_tb " "Found entity 1: distanceToGray_tb" {  } { { "distanceToGray_tb.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/distanceToGray_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motorsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file motorsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motorSignal " "Found entity 1: motorSignal" {  } { { "motorSignal.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/motorSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753128842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753128842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd Tarea1.sv(22) " "Verilog HDL Implicit Net warning at Tarea1.sv(22): created implicit net for \"bcd\"" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753128843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea1 " "Elaborating entity \"Tarea1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713753128904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distanceToGray distanceToGray:distanceGray " "Elaborating entity \"distanceToGray\" for hierarchy \"distanceToGray:distanceGray\"" {  } { { "Tarea1.sv" "distanceGray" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753128922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorSignal motorSignal:motor " "Elaborating entity \"motorSignal\" for hierarchy \"motorSignal:motor\"" {  } { { "Tarea1.sv" "motor" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753128925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayToBinary grayToBinary:grayBinary " "Elaborating entity \"grayToBinary\" for hierarchy \"grayToBinary:grayBinary\"" {  } { { "Tarea1.sv" "grayBinary" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753128938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToExcess3 binaryToExcess3:binaryExcess " "Elaborating entity \"binaryToExcess3\" for hierarchy \"binaryToExcess3:binaryExcess\"" {  } { { "Tarea1.sv" "binaryExcess" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753128940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentOutput segmentOutput:segment " "Elaborating entity \"segmentOutput\" for hierarchy \"segmentOutput:segment\"" {  } { { "Tarea1.sv" "segment" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753128942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713753129764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753129783 "|Tarea1|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753129783 "|Tarea1|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753129783 "|Tarea1|seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713753129783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713753130012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753130012 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "distance\[0\] " "No output dependent on input pin \"distance\[0\]\"" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753130071 "|Tarea1|distance[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "distance\[1\] " "No output dependent on input pin \"distance\[1\]\"" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753130071 "|Tarea1|distance[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "distance\[4\] " "No output dependent on input pin \"distance\[4\]\"" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753130071 "|Tarea1|distance[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713753130071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713753130072 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713753130072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713753130072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713753130099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 20:32:10 2024 " "Processing ended: Sun Apr 21 20:32:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713753130099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713753130099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713753130099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753130099 ""}
