============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  06:59:35 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                      launch                                  0 R 
(AddShift.sdc_line_11_14_1)      ext delay                    +100     100 R 
InputVector[5]                   in port         6 80.9    0    +0     100 R 
MULT/A4[24] 
  g1908__7654/B                                                 +0     100   
  g1908__7654/SUM                ADDF_E          2 37.7  172  +303     403 R 
  g1887__9867/B                                                 +0     403   
  g1887__9867/Z                  XNOR2_C         2 33.2  205  +156     558 F 
  g1860__6789/B                                                 +0     558   
  g1860__6789/Z                  XOR2_C          2 29.4  243  +188     746 R 
  CPA_1_g1323__1377/A                                           +0     746   
  CPA_1_g1323__1377/Z            AND2_H          1 19.8   72  +110     856 R 
  CPA_1_g1321__7654/CIN                                         +0     856   
  CPA_1_g1321__7654/COUT         ADDF_E          1 19.8  108  +149    1005 R 
  CPA_1_g1320__7557/CIN                                         +0    1005   
  CPA_1_g1320__7557/COUT         ADDF_E          1 19.8  109  +152    1157 R 
  CPA_1_g1319__7837/CIN                                         +0    1157   
  CPA_1_g1319__7837/COUT         ADDF_E          1 19.8  109  +152    1309 R 
  CPA_1_g1318__6179/CIN                                         +0    1309   
  CPA_1_g1318__6179/COUT         ADDF_E          1 19.8  109  +152    1461 R 
  CPA_1_g1317__1279/CIN                                         +0    1461   
  CPA_1_g1317__1279/COUT         ADDF_E          1 19.8  109  +152    1614 R 
  CPA_1_g1316__3457/CIN                                         +0    1614   
  CPA_1_g1316__3457/COUT         ADDF_E          1 19.8  109  +152    1766 R 
  CPA_1_g1315__9771/CIN                                         +0    1766   
  CPA_1_g1315__9771/COUT         ADDF_E          1 19.8  109  +152    1918 R 
  CPA_1_g1314__2005/CIN                                         +0    1918   
  CPA_1_g1314__2005/COUT         ADDF_E          1 19.8  109  +152    2070 R 
  CPA_1_g1313__1122/CIN                                         +0    2070   
  CPA_1_g1313__1122/COUT         ADDF_E          1 19.8  109  +152    2222 R 
  CPA_1_g1312__2001/CIN                                         +0    2222   
  CPA_1_g1312__2001/COUT         ADDF_E          1 19.8  109  +152    2375 R 
  CPA_1_g1311__5927/CIN                                         +0    2375   
  CPA_1_g1311__5927/COUT         ADDF_E          1 19.8  109  +152    2527 R 
  CPA_1_g1310__6789/CIN                                         +0    2527   
  CPA_1_g1310__6789/COUT         ADDF_E          1 19.8  109  +152    2679 R 
  CPA_1_g1309__1591/CIN                                         +0    2679   
  CPA_1_g1309__1591/COUT         ADDF_E          1 19.8  109  +152    2831 R 
  CPA_1_g1308__9719/CIN                                         +0    2831   
  CPA_1_g1308__9719/COUT         ADDF_E          1 19.8  109  +152    2983 R 
  CPA_1_g1307__3377/CIN                                         +0    2983   
  CPA_1_g1307__3377/COUT         ADDF_E          1 19.8  109  +152    3136 R 
  CPA_1_g1306__9867/CIN                                         +0    3136   
  CPA_1_g1306__9867/COUT         ADDF_E          1 19.8  109  +152    3288 R 
  CPA_1_g1305__7765/CIN                                         +0    3288   
  CPA_1_g1305__7765/COUT         ADDF_E          1 19.8  109  +152    3440 R 
  CPA_1_g1304__7547/CIN                                         +0    3440   
  CPA_1_g1304__7547/COUT         ADDF_E          1 19.8  109  +152    3592 R 
  CPA_1_g1303__2833/CIN                                         +0    3592   
  CPA_1_g1303__2833/COUT         ADDF_E          1 19.8  109  +152    3744 R 
  CPA_1_g1302__2006/CIN                                         +0    3744   
  CPA_1_g1302__2006/COUT         ADDF_E          1 19.8  109  +152    3897 R 
  CPA_1_g1301__1297/CIN                                         +0    3897   
  CPA_1_g1301__1297/COUT         ADDF_E          1 19.8  109  +152    4049 R 
  CPA_1_g1300__1237/CIN                                         +0    4049   
  CPA_1_g1300__1237/COUT         ADDF_E          1 19.8  109  +152    4201 R 
  CPA_1_g1299__2007/CIN                                         +0    4201   
  CPA_1_g1299__2007/COUT         ADDF_E          1 19.8  109  +152    4353 R 
  CPA_1_g1298__3779/CIN                                         +0    4353   
  CPA_1_g1298__3779/COUT         ADDF_E          1 19.8  109  +152    4505 R 
  CPA_1_g1297__4599/CIN                                         +0    4505   
  CPA_1_g1297__4599/COUT         ADDF_E          1 19.8  109  +152    4658 R 
  CPA_1_g1296__3717/CIN                                         +0    4658   
  CPA_1_g1296__3717/COUT         ADDF_E          1 19.8  109  +152    4810 R 
  CPA_1_g1295__1377/CIN                                         +0    4810   
  CPA_1_g1295__1377/COUT         ADDF_E          1 19.8  109  +152    4962 R 
  CPA_1_g1294__8867/CIN                                         +0    4962   
  CPA_1_g1294__8867/COUT         ADDF_E          1 19.8  109  +152    5114 R 
  CPA_1_g1293__7654/CIN                                         +0    5114   
  CPA_1_g1293__7654/COUT         ADDF_E          1 19.8  109  +152    5266 R 
  CPA_1_g1292__7557/CIN                                         +0    5266   
  CPA_1_g1292__7557/COUT         ADDF_E          2 29.4  144  +170    5437 R 
  CPA_1_g1290__6179/B                                           +0    5437   
  CPA_1_g1290__6179/Z            XOR2_C          1  8.8  132   +92    5529 R 
MULT/OutputVector[38] 
OutputVector[38]            <<<  out port                       +0    5529 R 
(AddShift.sdc_line_12_21_1)      ext delay                    +200    5729 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                             20000 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   14271ps 
Start-point  : InputVector[5]
End-point    : OutputVector[38]
