
optimization_main_app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cd0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012ccc  08007e80  08007e80  00008e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ab4c  0801ab4c  0001c468  2**0
                  CONTENTS
  4 .ARM          00000008  0801ab4c  0801ab4c  0001bb4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ab54  0801ab54  0001c468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ab54  0801ab54  0001bb54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ab58  0801ab58  0001bb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000468  20000000  0801ab5c  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f18  20000468  0801afc4  0001c468  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002380  0801afc4  0001d380  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c468  2**0
                  CONTENTS, READONLY
 12 .debug_info   000420a5  00000000  00000000  0001c498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007bfb  00000000  00000000  0005e53d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00016d3c  00000000  00000000  00066138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018a0  00000000  00000000  0007ce78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002c22  00000000  00000000  0007e718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030ee0  00000000  00000000  0008133a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003a9b3  00000000  00000000  000b221a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001239fb  00000000  00000000  000ecbcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  002105c8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000510c  00000000  00000000  00210684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00215790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00008d97  00000000  00000000  002157f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000012c0  00000000  00000000  0021e58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000468 	.word	0x20000468
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007e68 	.word	0x08007e68

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000046c 	.word	0x2000046c
 80001ec:	08007e68 	.word	0x08007e68

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000582:	4826      	ldr	r0, [pc, #152]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000584:	4a26      	ldr	r2, [pc, #152]	@ (8000620 <MX_ADC1_Init+0xa0>)
 8000586:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000588:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
  ADC_MultiModeTypeDef multimode = {0};
 800058c:	2300      	movs	r3, #0
{
 800058e:	b08a      	sub	sp, #40	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000590:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000592:	2204      	movs	r2, #4
 8000594:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 8000598:	2201      	movs	r2, #1
  ADC_MultiModeTypeDef multimode = {0};
 800059a:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800059e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80005a2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80005a6:	e9cd 3307 	strd	r3, r3, [sp, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005aa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ae:	9309      	str	r3, [sp, #36]	@ 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005b0:	8303      	strh	r3, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 80005b2:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005b4:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b8:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005bc:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005be:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005c2:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80005c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005ca:	e9c0 230a 	strd	r2, r3, [r0, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005ce:	f002 f977 	bl	80028c0 <HAL_ADC_Init>
 80005d2:	b9c0      	cbnz	r0, 8000606 <MX_ADC1_Init+0x86>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005d4:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005d6:	4811      	ldr	r0, [pc, #68]	@ (800061c <MX_ADC1_Init+0x9c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005d8:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005da:	a901      	add	r1, sp, #4
 80005dc:	f002 fe5a 	bl	8003294 <HAL_ADCEx_MultiModeConfigChannel>
 80005e0:	b9c0      	cbnz	r0, 8000614 <MX_ADC1_Init+0x94>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80005e2:	4a10      	ldr	r2, [pc, #64]	@ (8000624 <MX_ADC1_Init+0xa4>)
 80005e4:	9204      	str	r2, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005e6:	227f      	movs	r2, #127	@ 0x7f
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005e8:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ea:	2406      	movs	r4, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ec:	9207      	str	r2, [sp, #28]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ee:	480b      	ldr	r0, [pc, #44]	@ (800061c <MX_ADC1_Init+0x9c>)
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f0:	2204      	movs	r2, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f2:	a904      	add	r1, sp, #16
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005f4:	e9cd 4305 	strd	r4, r3, [sp, #20]
  sConfig.Offset = 0;
 80005f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fc:	f002 fa8a 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8000600:	b920      	cbnz	r0, 800060c <MX_ADC1_Init+0x8c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000602:	b00a      	add	sp, #40	@ 0x28
 8000604:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000606:	f000 fc5b 	bl	8000ec0 <Error_Handler>
 800060a:	e7e3      	b.n	80005d4 <MX_ADC1_Init+0x54>
    Error_Handler();
 800060c:	f000 fc58 	bl	8000ec0 <Error_Handler>
}
 8000610:	b00a      	add	sp, #40	@ 0x28
 8000612:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000614:	f000 fc54 	bl	8000ec0 <Error_Handler>
 8000618:	e7e3      	b.n	80005e2 <MX_ADC1_Init+0x62>
 800061a:	bf00      	nop
 800061c:	200004cc 	.word	0x200004cc
 8000620:	50040000 	.word	0x50040000
 8000624:	14f00020 	.word	0x14f00020

08000628 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	4604      	mov	r4, r0
 800062c:	b0aa      	sub	sp, #168	@ 0xa8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000630:	228c      	movs	r2, #140	@ 0x8c
 8000632:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000634:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8000638:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800063c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063e:	f006 ff2f 	bl	80074a0 <memset>
  if(adcHandle->Instance==ADC1)
 8000642:	4b27      	ldr	r3, [pc, #156]	@ (80006e0 <HAL_ADC_MspInit+0xb8>)
 8000644:	6822      	ldr	r2, [r4, #0]
 8000646:	429a      	cmp	r2, r3
 8000648:	d001      	beq.n	800064e <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800064a:	b02a      	add	sp, #168	@ 0xa8
 800064c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800064e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000652:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000656:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000658:	9207      	str	r2, [sp, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800065a:	9326      	str	r3, [sp, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800065c:	f004 f9c8 	bl	80049f0 <HAL_RCCEx_PeriphCLKConfig>
 8000660:	2800      	cmp	r0, #0
 8000662:	d136      	bne.n	80006d2 <HAL_ADC_MspInit+0xaa>
    __HAL_RCC_ADC_CLK_ENABLE();
 8000664:	4b1f      	ldr	r3, [pc, #124]	@ (80006e4 <HAL_ADC_MspInit+0xbc>)
    hdma_adc1.Instance = DMA1_Channel1;
 8000666:	4d20      	ldr	r5, [pc, #128]	@ (80006e8 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8000668:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800066a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800066e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000670:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000672:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000676:	9200      	str	r2, [sp, #0]
 8000678:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800067c:	f042 0201 	orr.w	r2, r2, #1
 8000680:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000682:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000684:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800068c:	2201      	movs	r2, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000692:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000696:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800069c:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069e:	f003 faab 	bl	8003bf8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80006a2:	4a12      	ldr	r2, [pc, #72]	@ (80006ec <HAL_ADC_MspInit+0xc4>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006a4:	2380      	movs	r3, #128	@ 0x80
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80006a6:	e9c5 2600 	strd	r2, r6, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006aa:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006b4:	e9c5 2305 	strd	r2, r3, [r5, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006b8:	4628      	mov	r0, r5
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006ba:	2320      	movs	r3, #32
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006bc:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006c0:	e9c5 3607 	strd	r3, r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006c4:	f003 f99a 	bl	80039fc <HAL_DMA_Init>
 80006c8:	b930      	cbnz	r0, 80006d8 <HAL_ADC_MspInit+0xb0>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006ca:	6525      	str	r5, [r4, #80]	@ 0x50
 80006cc:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80006ce:	b02a      	add	sp, #168	@ 0xa8
 80006d0:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80006d2:	f000 fbf5 	bl	8000ec0 <Error_Handler>
 80006d6:	e7c5      	b.n	8000664 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 80006d8:	f000 fbf2 	bl	8000ec0 <Error_Handler>
 80006dc:	e7f5      	b.n	80006ca <HAL_ADC_MspInit+0xa2>
 80006de:	bf00      	nop
 80006e0:	50040000 	.word	0x50040000
 80006e4:	40021000 	.word	0x40021000
 80006e8:	20000484 	.word	0x20000484
 80006ec:	40020008 	.word	0x40020008

080006f0 <send_spectrogram>:
		Error_Handler();
	}
}

// Function to create and send the packet
static void send_spectrogram() {
 80006f0:	b510      	push	{r4, lr}
 80006f2:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
	uint8_t packet[PACKET_LENGTH];

	START_CYCLE_COUNT_ENCODE_PACKET();
 80006f6:	f002 f85b 	bl	80027b0 <start_cycle_count>
	for (size_t i=0; i<N_MELVECS; i++) {
 80006fa:	4918      	ldr	r1, [pc, #96]	@ (800075c <send_spectrogram+0x6c>)
 80006fc:	466b      	mov	r3, sp
 80006fe:	f50d 7e48 	add.w	lr, sp, #800	@ 0x320
static void send_spectrogram() {
 8000702:	4608      	mov	r0, r1
 8000704:	f103 0c28 	add.w	ip, r3, #40	@ 0x28
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 8000708:	f930 2f02 	ldrsh.w	r2, [r0, #2]!
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2+1] = mel_vectors[i][j] & 0xFF;
 800070c:	725a      	strb	r2, [r3, #9]
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 800070e:	1212      	asrs	r2, r2, #8
 8000710:	721a      	strb	r2, [r3, #8]
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 8000712:	3302      	adds	r3, #2
 8000714:	4563      	cmp	r3, ip
 8000716:	d1f7      	bne.n	8000708 <send_spectrogram+0x18>
	for (size_t i=0; i<N_MELVECS; i++) {
 8000718:	459e      	cmp	lr, r3
 800071a:	f101 0128 	add.w	r1, r1, #40	@ 0x28
 800071e:	d1f0      	bne.n	8000702 <send_spectrogram+0x12>
	make_packet(packet, PAYLOAD_LENGTH, 0, *packet_cnt);
 8000720:	4c0f      	ldr	r4, [pc, #60]	@ (8000760 <send_spectrogram+0x70>)
 8000722:	2200      	movs	r2, #0
 8000724:	6823      	ldr	r3, [r4, #0]
 8000726:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800072a:	4668      	mov	r0, sp
 800072c:	f000 fce4 	bl	80010f8 <make_packet>
	*packet_cnt += 1;
 8000730:	6823      	ldr	r3, [r4, #0]
 8000732:	3301      	adds	r3, #1
 8000734:	6023      	str	r3, [r4, #0]
	if (*packet_cnt == 0) {
 8000736:	b153      	cbz	r3, 800074e <send_spectrogram+0x5e>
	encode_packet(packet, &packet_cnt);
	STOP_CYCLE_COUNT_ENCODE_PACKET("Encode Packet");
 8000738:	480a      	ldr	r0, [pc, #40]	@ (8000764 <send_spectrogram+0x74>)
 800073a:	f002 f83b 	bl	80027b4 <stop_cycle_count>

	START_CYCLE_COUNT_SEND_PACKET();
	S2LP_Send(packet, PACKET_LENGTH);
 800073e:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000742:	4668      	mov	r0, sp
 8000744:	f000 fe60 	bl	8001408 <S2LP_Send>
	STOP_CYCLE_COUNT_SEND_PACKET("Send Packet");

	print_encoded_packet(packet);
}
 8000748:	f50d 7d4e 	add.w	sp, sp, #824	@ 0x338
 800074c:	bd10      	pop	{r4, pc}
		DEBUG_PRINT("Packet counter overflow.\r\n");
 800074e:	4806      	ldr	r0, [pc, #24]	@ (8000768 <send_spectrogram+0x78>)
 8000750:	f006 fd12 	bl	8007178 <puts>
		Error_Handler();
 8000754:	f000 fbb4 	bl	8000ec0 <Error_Handler>
 8000758:	e7ee      	b.n	8000738 <send_spectrogram+0x48>
 800075a:	bf00      	nop
 800075c:	2000053a 	.word	0x2000053a
 8000760:	20000538 	.word	0x20000538
 8000764:	08008140 	.word	0x08008140
 8000768:	08008124 	.word	0x08008124

0800076c <StartADCAcq>:
int StartADCAcq(int32_t n_bufs) {
 800076c:	b508      	push	{r3, lr}
	cur_melvec = 0;
 800076e:	4a07      	ldr	r2, [pc, #28]	@ (800078c <StartADCAcq+0x20>)
	rem_n_bufs = n_bufs;
 8000770:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <StartADCAcq+0x24>)
	cur_melvec = 0;
 8000772:	2100      	movs	r1, #0
	rem_n_bufs = n_bufs;
 8000774:	6018      	str	r0, [r3, #0]
	cur_melvec = 0;
 8000776:	7011      	strb	r1, [r2, #0]
	if (rem_n_bufs != 0) {
 8000778:	6818      	ldr	r0, [r3, #0]
 800077a:	b900      	cbnz	r0, 800077e <StartADCAcq+0x12>
}
 800077c:	bd08      	pop	{r3, pc}
		return HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 800077e:	4905      	ldr	r1, [pc, #20]	@ (8000794 <StartADCAcq+0x28>)
 8000780:	4805      	ldr	r0, [pc, #20]	@ (8000798 <StartADCAcq+0x2c>)
 8000782:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000786:	f002 fc83 	bl	8003090 <HAL_ADC_Start_DMA>
}
 800078a:	bd08      	pop	{r3, pc}
 800078c:	2000085c 	.word	0x2000085c
 8000790:	20000534 	.word	0x20000534
 8000794:	20000c64 	.word	0x20000c64
 8000798:	200004cc 	.word	0x200004cc

0800079c <IsADCFinished>:
	return (rem_n_bufs == 0);
 800079c:	4b02      	ldr	r3, [pc, #8]	@ (80007a8 <IsADCFinished+0xc>)
 800079e:	6818      	ldr	r0, [r3, #0]
}
 80007a0:	fab0 f080 	clz	r0, r0
 80007a4:	0940      	lsrs	r0, r0, #5
 80007a6:	4770      	bx	lr
 80007a8:	20000534 	.word	0x20000534

080007ac <HAL_ADC_ConvCpltCallback>:
        #endif
    }
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80007ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (rem_n_bufs != -1) {
 80007b0:	4f31      	ldr	r7, [pc, #196]	@ (8000878 <HAL_ADC_ConvCpltCallback+0xcc>)
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	3301      	adds	r3, #1
{
 80007b6:	b08b      	sub	sp, #44	@ 0x2c
    if (rem_n_bufs != -1) {
 80007b8:	d002      	beq.n	80007c0 <HAL_ADC_ConvCpltCallback+0x14>
        rem_n_bufs--;
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	3b01      	subs	r3, #1
 80007be:	603b      	str	r3, [r7, #0]
    if (ADCDataRdy[1-buf_cplt]) {
 80007c0:	4c2e      	ldr	r4, [pc, #184]	@ (800087c <HAL_ADC_ConvCpltCallback+0xd0>)
 80007c2:	7823      	ldrb	r3, [r4, #0]
 80007c4:	bb1b      	cbnz	r3, 800080e <HAL_ADC_ConvCpltCallback+0x62>
    ADCDataRdy[buf_cplt] = 1;
 80007c6:	2301      	movs	r3, #1
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80007c8:	492d      	ldr	r1, [pc, #180]	@ (8000880 <HAL_ADC_ConvCpltCallback+0xd4>)
	Spectrogram_Compute((q15_t *)ADCProcessBuf, mel_vectors[cur_melvec]);
 80007ca:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ 8000894 <HAL_ADC_ConvCpltCallback+0xe8>
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80007ce:	482d      	ldr	r0, [pc, #180]	@ (8000884 <HAL_ADC_ConvCpltCallback+0xd8>)
    ADCDataRdy[buf_cplt] = 1;
 80007d0:	7063      	strb	r3, [r4, #1]
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80007d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007d6:	f006 feee 	bl	80075b6 <memcpy>
	Spectrogram_Format((q15_t *)ADCProcessBuf);
 80007da:	482a      	ldr	r0, [pc, #168]	@ (8000884 <HAL_ADC_ConvCpltCallback+0xd8>)
	Spectrogram_Compute((q15_t *)ADCProcessBuf, mel_vectors[cur_melvec]);
 80007dc:	4e2a      	ldr	r6, [pc, #168]	@ (8000888 <HAL_ADC_ConvCpltCallback+0xdc>)
	Spectrogram_Format((q15_t *)ADCProcessBuf);
 80007de:	f001 fdef 	bl	80023c0 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCProcessBuf, mel_vectors[cur_melvec]);
 80007e2:	f898 1000 	ldrb.w	r1, [r8]
 80007e6:	4827      	ldr	r0, [pc, #156]	@ (8000884 <HAL_ADC_ConvCpltCallback+0xd8>)
 80007e8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80007ec:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
 80007f0:	f001 fdfa 	bl	80023e8 <Spectrogram_Compute>
    cur_melvec++;
 80007f4:	f898 3000 	ldrb.w	r3, [r8]
 80007f8:	3301      	adds	r3, #1
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	f888 3000 	strb.w	r3, [r8]
    ADCDataRdy[buf_cplt] = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	7063      	strb	r3, [r4, #1]
    if (rem_n_bufs == 0) {
 8000804:	683c      	ldr	r4, [r7, #0]
 8000806:	b144      	cbz	r4, 800081a <HAL_ADC_ConvCpltCallback+0x6e>
	ADC_Callback(1);
}
 8000808:	b00b      	add	sp, #44	@ 0x2c
 800080a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        DEBUG_PRINT("Error: ADC Data buffer full\r\n");
 800080e:	481f      	ldr	r0, [pc, #124]	@ (800088c <HAL_ADC_ConvCpltCallback+0xe0>)
 8000810:	f006 fcb2 	bl	8007178 <puts>
        Error_Handler();
 8000814:	f000 fb54 	bl	8000ec0 <Error_Handler>
 8000818:	e7d5      	b.n	80007c6 <HAL_ADC_ConvCpltCallback+0x1a>
	START_CYCLE_COUNT_THRESHOLD();
 800081a:	f001 ffc9 	bl	80027b0 <start_cycle_count>
		for (size_t i = 0; i < N_MELVECS; i++) {
 800081e:	f506 7948 	add.w	r9, r6, #800	@ 0x320
 8000822:	f10d 0526 	add.w	r5, sp, #38	@ 0x26
			arm_copy_q15(mel_vectors[i], temp_buf, MELVEC_LENGTH);
 8000826:	2214      	movs	r2, #20
 8000828:	4669      	mov	r1, sp
 800082a:	4630      	mov	r0, r6
 800082c:	f005 fa12 	bl	8005c54 <arm_copy_q15>
			arm_abs_q15(temp_buf, temp_buf, MELVEC_LENGTH);
 8000830:	2214      	movs	r2, #20
 8000832:	4669      	mov	r1, sp
 8000834:	4668      	mov	r0, sp
 8000836:	f005 fdbd 	bl	80063b4 <arm_abs_q15>
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 800083a:	f1ad 0302 	sub.w	r3, sp, #2
				total_sum += temp_buf[j];
 800083e:	f933 2f02 	ldrsh.w	r2, [r3, #2]!
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 8000842:	42ab      	cmp	r3, r5
				total_sum += temp_buf[j];
 8000844:	4414      	add	r4, r2
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 8000846:	d1fa      	bne.n	800083e <HAL_ADC_ConvCpltCallback+0x92>
			if (total_sum > corrected_threshold) {
 8000848:	f5b4 7fc8 	cmp.w	r4, #400	@ 0x190
 800084c:	dc0d      	bgt.n	800086a <HAL_ADC_ConvCpltCallback+0xbe>
		for (size_t i = 0; i < N_MELVECS; i++) {
 800084e:	3628      	adds	r6, #40	@ 0x28
 8000850:	454e      	cmp	r6, r9
 8000852:	d1e8      	bne.n	8000826 <HAL_ADC_ConvCpltCallback+0x7a>
        STOP_CYCLE_COUNT_THRESHOLD("Hard Full Threshold");
 8000854:	480e      	ldr	r0, [pc, #56]	@ (8000890 <HAL_ADC_ConvCpltCallback+0xe4>)
 8000856:	f001 ffad 	bl	80027b4 <stop_cycle_count>
            cur_melvec = 0;
 800085a:	2200      	movs	r2, #0
            rem_n_bufs = N_MELVECS; // Reset to collect next set of vectors
 800085c:	2314      	movs	r3, #20
            cur_melvec = 0;
 800085e:	f888 2000 	strb.w	r2, [r8]
            rem_n_bufs = N_MELVECS; // Reset to collect next set of vectors
 8000862:	603b      	str	r3, [r7, #0]
}
 8000864:	b00b      	add	sp, #44	@ 0x2c
 8000866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				STOP_CYCLE_COUNT_THRESHOLD("Hard Full Threshold");
 800086a:	4809      	ldr	r0, [pc, #36]	@ (8000890 <HAL_ADC_ConvCpltCallback+0xe4>)
 800086c:	f001 ffa2 	bl	80027b4 <stop_cycle_count>
				send_spectrogram();
 8000870:	f7ff ff3e 	bl	80006f0 <send_spectrogram>
 8000874:	e7f1      	b.n	800085a <HAL_ADC_ConvCpltCallback+0xae>
 8000876:	bf00      	nop
 8000878:	20000534 	.word	0x20000534
 800087c:	20000c60 	.word	0x20000c60
 8000880:	20001064 	.word	0x20001064
 8000884:	20000860 	.word	0x20000860
 8000888:	2000053c 	.word	0x2000053c
 800088c:	08008164 	.word	0x08008164
 8000890:	08008150 	.word	0x08008150
 8000894:	2000085c 	.word	0x2000085c

08000898 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000898:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (rem_n_bufs != -1) {
 800089c:	4f31      	ldr	r7, [pc, #196]	@ (8000964 <HAL_ADC_ConvHalfCpltCallback+0xcc>)
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	3301      	adds	r3, #1
{
 80008a2:	b08b      	sub	sp, #44	@ 0x2c
    if (rem_n_bufs != -1) {
 80008a4:	d002      	beq.n	80008ac <HAL_ADC_ConvHalfCpltCallback+0x14>
        rem_n_bufs--;
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	3b01      	subs	r3, #1
 80008aa:	603b      	str	r3, [r7, #0]
    if (ADCDataRdy[1-buf_cplt]) {
 80008ac:	4c2e      	ldr	r4, [pc, #184]	@ (8000968 <HAL_ADC_ConvHalfCpltCallback+0xd0>)
 80008ae:	7863      	ldrb	r3, [r4, #1]
 80008b0:	bb1b      	cbnz	r3, 80008fa <HAL_ADC_ConvHalfCpltCallback+0x62>
    ADCDataRdy[buf_cplt] = 1;
 80008b2:	2301      	movs	r3, #1
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80008b4:	492d      	ldr	r1, [pc, #180]	@ (800096c <HAL_ADC_ConvHalfCpltCallback+0xd4>)
	Spectrogram_Compute((q15_t *)ADCProcessBuf, mel_vectors[cur_melvec]);
 80008b6:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ 8000980 <HAL_ADC_ConvHalfCpltCallback+0xe8>
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80008ba:	482d      	ldr	r0, [pc, #180]	@ (8000970 <HAL_ADC_ConvHalfCpltCallback+0xd8>)
    ADCDataRdy[buf_cplt] = 1;
 80008bc:	7023      	strb	r3, [r4, #0]
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80008be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008c2:	f006 fe78 	bl	80075b6 <memcpy>
	Spectrogram_Format((q15_t *)ADCProcessBuf);
 80008c6:	482a      	ldr	r0, [pc, #168]	@ (8000970 <HAL_ADC_ConvHalfCpltCallback+0xd8>)
	Spectrogram_Compute((q15_t *)ADCProcessBuf, mel_vectors[cur_melvec]);
 80008c8:	4e2a      	ldr	r6, [pc, #168]	@ (8000974 <HAL_ADC_ConvHalfCpltCallback+0xdc>)
	Spectrogram_Format((q15_t *)ADCProcessBuf);
 80008ca:	f001 fd79 	bl	80023c0 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCProcessBuf, mel_vectors[cur_melvec]);
 80008ce:	f898 1000 	ldrb.w	r1, [r8]
 80008d2:	4827      	ldr	r0, [pc, #156]	@ (8000970 <HAL_ADC_ConvHalfCpltCallback+0xd8>)
 80008d4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80008d8:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
 80008dc:	f001 fd84 	bl	80023e8 <Spectrogram_Compute>
    cur_melvec++;
 80008e0:	f898 3000 	ldrb.w	r3, [r8]
 80008e4:	3301      	adds	r3, #1
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	f888 3000 	strb.w	r3, [r8]
    ADCDataRdy[buf_cplt] = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	7023      	strb	r3, [r4, #0]
    if (rem_n_bufs == 0) {
 80008f0:	683c      	ldr	r4, [r7, #0]
 80008f2:	b144      	cbz	r4, 8000906 <HAL_ADC_ConvHalfCpltCallback+0x6e>
	ADC_Callback(0);
}
 80008f4:	b00b      	add	sp, #44	@ 0x2c
 80008f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        DEBUG_PRINT("Error: ADC Data buffer full\r\n");
 80008fa:	481f      	ldr	r0, [pc, #124]	@ (8000978 <HAL_ADC_ConvHalfCpltCallback+0xe0>)
 80008fc:	f006 fc3c 	bl	8007178 <puts>
        Error_Handler();
 8000900:	f000 fade 	bl	8000ec0 <Error_Handler>
 8000904:	e7d5      	b.n	80008b2 <HAL_ADC_ConvHalfCpltCallback+0x1a>
	START_CYCLE_COUNT_THRESHOLD();
 8000906:	f001 ff53 	bl	80027b0 <start_cycle_count>
		for (size_t i = 0; i < N_MELVECS; i++) {
 800090a:	f506 7948 	add.w	r9, r6, #800	@ 0x320
 800090e:	f10d 0526 	add.w	r5, sp, #38	@ 0x26
			arm_copy_q15(mel_vectors[i], temp_buf, MELVEC_LENGTH);
 8000912:	2214      	movs	r2, #20
 8000914:	4669      	mov	r1, sp
 8000916:	4630      	mov	r0, r6
 8000918:	f005 f99c 	bl	8005c54 <arm_copy_q15>
			arm_abs_q15(temp_buf, temp_buf, MELVEC_LENGTH);
 800091c:	2214      	movs	r2, #20
 800091e:	4669      	mov	r1, sp
 8000920:	4668      	mov	r0, sp
 8000922:	f005 fd47 	bl	80063b4 <arm_abs_q15>
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 8000926:	f1ad 0302 	sub.w	r3, sp, #2
				total_sum += temp_buf[j];
 800092a:	f933 2f02 	ldrsh.w	r2, [r3, #2]!
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 800092e:	42ab      	cmp	r3, r5
				total_sum += temp_buf[j];
 8000930:	4414      	add	r4, r2
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 8000932:	d1fa      	bne.n	800092a <HAL_ADC_ConvHalfCpltCallback+0x92>
			if (total_sum > corrected_threshold) {
 8000934:	f5b4 7fc8 	cmp.w	r4, #400	@ 0x190
 8000938:	dc0d      	bgt.n	8000956 <HAL_ADC_ConvHalfCpltCallback+0xbe>
		for (size_t i = 0; i < N_MELVECS; i++) {
 800093a:	3628      	adds	r6, #40	@ 0x28
 800093c:	454e      	cmp	r6, r9
 800093e:	d1e8      	bne.n	8000912 <HAL_ADC_ConvHalfCpltCallback+0x7a>
        STOP_CYCLE_COUNT_THRESHOLD("Hard Full Threshold");
 8000940:	480e      	ldr	r0, [pc, #56]	@ (800097c <HAL_ADC_ConvHalfCpltCallback+0xe4>)
 8000942:	f001 ff37 	bl	80027b4 <stop_cycle_count>
            cur_melvec = 0;
 8000946:	2200      	movs	r2, #0
            rem_n_bufs = N_MELVECS; // Reset to collect next set of vectors
 8000948:	2314      	movs	r3, #20
            cur_melvec = 0;
 800094a:	f888 2000 	strb.w	r2, [r8]
            rem_n_bufs = N_MELVECS; // Reset to collect next set of vectors
 800094e:	603b      	str	r3, [r7, #0]
}
 8000950:	b00b      	add	sp, #44	@ 0x2c
 8000952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				STOP_CYCLE_COUNT_THRESHOLD("Hard Full Threshold");
 8000956:	4809      	ldr	r0, [pc, #36]	@ (800097c <HAL_ADC_ConvHalfCpltCallback+0xe4>)
 8000958:	f001 ff2c 	bl	80027b4 <stop_cycle_count>
				send_spectrogram();
 800095c:	f7ff fec8 	bl	80006f0 <send_spectrogram>
 8000960:	e7f1      	b.n	8000946 <HAL_ADC_ConvHalfCpltCallback+0xae>
 8000962:	bf00      	nop
 8000964:	20000534 	.word	0x20000534
 8000968:	20000c60 	.word	0x20000c60
 800096c:	20000c64 	.word	0x20000c64
 8000970:	20000860 	.word	0x20000860
 8000974:	2000053c 	.word	0x2000053c
 8000978:	08008164 	.word	0x08008164
 800097c:	08008150 	.word	0x08008150
 8000980:	2000085c 	.word	0x2000085c
 8000984:	00000000 	.word	0x00000000

08000988 <MX_AES_Init>:
/* AES init function */
void MX_AES_Init(void)
{

  /* USER CODE BEGIN AES_Init 0 */
  __HAL_RCC_AES_CLK_ENABLE();
 8000988:	4b17      	ldr	r3, [pc, #92]	@ (80009e8 <MX_AES_Init+0x60>)

  // only possible configuration for CMAC
  //hcryp.Init.OperatingMode = CRYP_ALGOMODE_TAG_GENERATION;

  /* USER CODE END AES_Init 1 */
  hcryp.Instance = AES;
 800098a:	4818      	ldr	r0, [pc, #96]	@ (80009ec <MX_AES_Init+0x64>)
  __HAL_RCC_AES_CLK_ENABLE();
 800098c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  hcryp.Instance = AES;
 800098e:	4918      	ldr	r1, [pc, #96]	@ (80009f0 <MX_AES_Init+0x68>)
{
 8000990:	b510      	push	{r4, lr}
  __HAL_RCC_AES_CLK_ENABLE();
 8000992:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000996:	64da      	str	r2, [r3, #76]	@ 0x4c
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000998:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 80009d8 <MX_AES_Init+0x50>
  __HAL_RCC_AES_CLK_ENABLE();
 800099c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
  hcryp.Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
  hcryp.Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
  hcryp.Init.pKey = (uint8_t *)pKeyAES;
 800099e:	4a15      	ldr	r2, [pc, #84]	@ (80009f4 <MX_AES_Init+0x6c>)
  hcryp.Instance = AES;
 80009a0:	6001      	str	r1, [r0, #0]
{
 80009a2:	b082      	sub	sp, #8
  __HAL_RCC_AES_CLK_ENABLE();
 80009a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 80009a8:	ed80 7b02 	vstr	d7, [r0, #8]
 80009ac:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 80009e0 <MX_AES_Init+0x58>
  __HAL_RCC_AES_CLK_ENABLE();
 80009b0:	9301      	str	r3, [sp, #4]
  hcryp.Init.pInitVect = (uint8_t *)pInitVectAES;
 80009b2:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <MX_AES_Init+0x70>)
  __HAL_RCC_AES_CLK_ENABLE();
 80009b4:	9c01      	ldr	r4, [sp, #4]
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 80009b6:	2100      	movs	r1, #0
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 80009b8:	ed80 7b04 	vstr	d7, [r0, #16]
  hcryp.Init.pInitVect = (uint8_t *)pInitVectAES;
 80009bc:	e9c0 2308 	strd	r2, r3, [r0, #32]
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 80009c0:	6181      	str	r1, [r0, #24]
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 80009c2:	f002 fd75 	bl	80034b0 <HAL_CRYP_Init>
 80009c6:	b908      	cbnz	r0, 80009cc <MX_AES_Init+0x44>
  }
  /* USER CODE BEGIN AES_Init 2 */

  /* USER CODE END AES_Init 2 */

}
 80009c8:	b002      	add	sp, #8
 80009ca:	bd10      	pop	{r4, pc}
 80009cc:	b002      	add	sp, #8
 80009ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80009d2:	f000 ba75 	b.w	8000ec0 <Error_Handler>
 80009d6:	bf00      	nop
 80009d8:	00000004 	.word	0x00000004
	...
 80009e4:	00000020 	.word	0x00000020
 80009e8:	40021000 	.word	0x40021000
 80009ec:	20001468 	.word	0x20001468
 80009f0:	50060000 	.word	0x50060000
 80009f4:	08008194 	.word	0x08008194
 80009f8:	08008184 	.word	0x08008184

080009fc <HAL_CRYP_MspInit>:

void HAL_CRYP_MspInit(CRYP_HandleTypeDef* crypHandle)
{

  if(crypHandle->Instance==AES)
 80009fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <HAL_CRYP_MspInit+0x2c>)
 80009fe:	6802      	ldr	r2, [r0, #0]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d000      	beq.n	8000a06 <HAL_CRYP_MspInit+0xa>
 8000a04:	4770      	bx	lr
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* AES clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 8000a06:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8000a0a:	f5a3 337c 	sub.w	r3, r3, #258048	@ 0x3f000
{
 8000a0e:	b082      	sub	sp, #8
    __HAL_RCC_AES_CLK_ENABLE();
 8000a10:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a12:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000a16:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a1e:	9301      	str	r3, [sp, #4]
 8000a20:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }
}
 8000a22:	b002      	add	sp, #8
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	50060000 	.word	0x50060000

08000a2c <HAL_CRYP_MspDeInit>:

void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef* crypHandle)
{

  if(crypHandle->Instance==AES)
 8000a2c:	4b05      	ldr	r3, [pc, #20]	@ (8000a44 <HAL_CRYP_MspDeInit+0x18>)
 8000a2e:	6802      	ldr	r2, [r0, #0]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d000      	beq.n	8000a36 <HAL_CRYP_MspDeInit+0xa>
    __HAL_RCC_AES_CLK_DISABLE();
  /* USER CODE BEGIN AES_MspDeInit 1 */

  /* USER CODE END AES_MspDeInit 1 */
  }
}
 8000a34:	4770      	bx	lr
    __HAL_RCC_AES_CLK_DISABLE();
 8000a36:	4a04      	ldr	r2, [pc, #16]	@ (8000a48 <HAL_CRYP_MspDeInit+0x1c>)
 8000a38:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8000a3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	50060000 	.word	0x50060000
 8000a48:	40021000 	.word	0x40021000

08000a4c <arm_absmax_q15>:
void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 8000a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
  /* Load first input value that act as reference value for comparision */                                  \
  out = *pSrc++;                                                                                            \
 8000a50:	4680      	mov	r8, r0
 8000a52:	f938 cb02 	ldrsh.w	ip, [r8], #2
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 8000a56:	f1bc 0f00 	cmp.w	ip, #0
 8000a5a:	dc04      	bgt.n	8000a66 <arm_absmax_q15+0x1a>

__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8000a5c:	2400      	movs	r4, #0
 8000a5e:	fad4 f41c 	qsub16	r4, r4, ip
 8000a62:	fa0f fc84 	sxth.w	ip, r4
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 8000a66:	f101 39ff 	add.w	r9, r1, #4294967295
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8000a6a:	ea5f 0a99 	movs.w	sl, r9, lsr #2
 8000a6e:	d07c      	beq.n	8000b6a <arm_absmax_q15+0x11e>
  index = 0U;                                                                                               \
 8000a70:	2400      	movs	r4, #0
 8000a72:	300a      	adds	r0, #10
 8000a74:	ea4f 078a 	mov.w	r7, sl, lsl #2
  outIndex = 0U;                                                                                            \
 8000a78:	4625      	mov	r5, r4
 8000a7a:	4626      	mov	r6, r4
  {                                                                                                         \
    /* Initialize cur_absmax to next consecutive values one by one */                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8000a7c:	f930 ec08 	ldrsh.w	lr, [r0, #-8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8000a80:	f1be 0f00 	cmp.w	lr, #0
 8000a84:	dc03      	bgt.n	8000a8e <arm_absmax_q15+0x42>
 8000a86:	fad6 fe1e 	qsub16	lr, r6, lr
 8000a8a:	fa0f fe8e 	sxth.w	lr, lr
    /* compare for the extrema value */                                                                     \
    if (cur_absmax > out)                                                                         \
 8000a8e:	45e6      	cmp	lr, ip
    {                                                                                                       \
      /* Update the extrema value and it's index */                                                         \
      out = cur_absmax;                                                                                       \
      outIndex = index + 1U;                                                                                \
 8000a90:	bfc8      	it	gt
 8000a92:	46f4      	movgt	ip, lr
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8000a94:	f930 ec06 	ldrsh.w	lr, [r0, #-6]
      outIndex = index + 1U;                                                                                \
 8000a98:	bfc8      	it	gt
 8000a9a:	1c65      	addgt	r5, r4, #1
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8000a9c:	f1be 0f00 	cmp.w	lr, #0
 8000aa0:	dc03      	bgt.n	8000aaa <arm_absmax_q15+0x5e>
 8000aa2:	fad6 fe1e 	qsub16	lr, r6, lr
 8000aa6:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                         \
 8000aaa:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 2U;                                                                                \
 8000aac:	bfb8      	it	lt
 8000aae:	46f4      	movlt	ip, lr
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8000ab0:	f930 ec04 	ldrsh.w	lr, [r0, #-4]
      outIndex = index + 2U;                                                                                \
 8000ab4:	bfb8      	it	lt
 8000ab6:	1ca5      	addlt	r5, r4, #2
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8000ab8:	f1be 0f00 	cmp.w	lr, #0
 8000abc:	dc03      	bgt.n	8000ac6 <arm_absmax_q15+0x7a>
 8000abe:	fad6 fe1e 	qsub16	lr, r6, lr
 8000ac2:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                          \
 8000ac6:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 3U;                                                                                \
 8000ac8:	bfa8      	it	ge
 8000aca:	46e6      	movge	lr, ip
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8000acc:	f930 cc02 	ldrsh.w	ip, [r0, #-2]
      outIndex = index + 3U;                                                                                \
 8000ad0:	bfb8      	it	lt
 8000ad2:	1ce5      	addlt	r5, r4, #3
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000ad4:	f1bc 0f00 	cmp.w	ip, #0
 8000ad8:	dc03      	bgt.n	8000ae2 <arm_absmax_q15+0x96>
 8000ada:	fad6 fc1c 	qsub16	ip, r6, ip
 8000ade:	fa0f fc8c 	sxth.w	ip, ip
    if (cur_absmax > out)                                                                          \
 8000ae2:	45e6      	cmp	lr, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 4U;                                                                                \
 8000ae4:	f104 0404 	add.w	r4, r4, #4
    if (cur_absmax > out)                                                                          \
 8000ae8:	bfac      	ite	ge
 8000aea:	46f4      	movge	ip, lr
      outIndex = index + 4U;                                                                                \
 8000aec:	4625      	movlt	r5, r4
  while (blkCnt > 0U)                                                                                       \
 8000aee:	42bc      	cmp	r4, r7
 8000af0:	f100 0008 	add.w	r0, r0, #8
 8000af4:	d1c2      	bne.n	8000a7c <arm_absmax_q15+0x30>
    cur_absmax = *pSrc++;                                                                                     \
 8000af6:	eb08 08ca 	add.w	r8, r8, sl, lsl #3
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8000afa:	f019 0403 	ands.w	r4, r9, #3
 8000afe:	d01f      	beq.n	8000b40 <arm_absmax_q15+0xf4>
  {                                                                                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8000b00:	f9b8 0000 	ldrsh.w	r0, [r8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000b04:	2800      	cmp	r0, #0
 8000b06:	dd20      	ble.n	8000b4a <arm_absmax_q15+0xfe>
    if (cur_absmax > out)                                                                         \
 8000b08:	4560      	cmp	r0, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = blockSize - blkCnt;                                                                        \
 8000b0a:	bfc4      	itt	gt
 8000b0c:	4684      	movgt	ip, r0
 8000b0e:	1b0d      	subgt	r5, r1, r4
  while (blkCnt > 0U)                                                                                       \
 8000b10:	1e66      	subs	r6, r4, #1
 8000b12:	d015      	beq.n	8000b40 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 8000b14:	f9b8 0002 	ldrsh.w	r0, [r8, #2]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000b18:	2800      	cmp	r0, #0
 8000b1a:	dd1b      	ble.n	8000b54 <arm_absmax_q15+0x108>
    if (cur_absmax > out)                                                                         \
 8000b1c:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8000b1e:	bfbc      	itt	lt
 8000b20:	1b8d      	sublt	r5, r1, r6
 8000b22:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 8000b24:	2c02      	cmp	r4, #2
 8000b26:	d00b      	beq.n	8000b40 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 8000b28:	f9b8 1004 	ldrsh.w	r1, [r8, #4]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	dc03      	bgt.n	8000b38 <arm_absmax_q15+0xec>
 8000b30:	2000      	movs	r0, #0
 8000b32:	fad0 f111 	qsub16	r1, r0, r1
 8000b36:	b209      	sxth	r1, r1
    if (cur_absmax > out)                                                                         \
 8000b38:	4561      	cmp	r1, ip
 8000b3a:	bfc4      	itt	gt
 8000b3c:	464d      	movgt	r5, r9
 8000b3e:	468c      	movgt	ip, r1
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 8000b40:	f8a2 c000 	strh.w	ip, [r2]
  *pIndex = outIndex;
 8000b44:	601d      	str	r5, [r3, #0]
}
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	2600      	movs	r6, #0
 8000b4c:	fad6 f010 	qsub16	r0, r6, r0
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000b50:	b200      	sxth	r0, r0
 8000b52:	e7d9      	b.n	8000b08 <arm_absmax_q15+0xbc>
 8000b54:	2700      	movs	r7, #0
 8000b56:	fad7 f010 	qsub16	r0, r7, r0
 8000b5a:	b200      	sxth	r0, r0
    if (cur_absmax > out)                                                                         \
 8000b5c:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8000b5e:	bfbc      	itt	lt
 8000b60:	1b8d      	sublt	r5, r1, r6
 8000b62:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 8000b64:	2c02      	cmp	r4, #2
 8000b66:	d1df      	bne.n	8000b28 <arm_absmax_q15+0xdc>
 8000b68:	e7ea      	b.n	8000b40 <arm_absmax_q15+0xf4>
  outIndex = 0U;                                                                                            \
 8000b6a:	4655      	mov	r5, sl
 8000b6c:	e7c5      	b.n	8000afa <arm_absmax_q15+0xae>
 8000b6e:	bf00      	nop

08000b70 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b70:	4b0a      	ldr	r3, [pc, #40]	@ (8000b9c <MX_DMA_Init+0x2c>)
{
 8000b72:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b74:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8000b76:	f041 0101 	orr.w	r1, r1, #1
 8000b7a:	6499      	str	r1, [r3, #72]	@ 0x48
 8000b7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
{
 8000b7e:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000b80:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b82:	400b      	ands	r3, r1
 8000b84:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000b86:	200b      	movs	r0, #11
 8000b88:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b8a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000b8c:	f002 fc02 	bl	8003394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b90:	200b      	movs	r0, #11

}
 8000b92:	b003      	add	sp, #12
 8000b94:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b98:	f002 bc38 	b.w	800340c <HAL_NVIC_EnableIRQ>
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	2400      	movs	r4, #0
{
 8000ba6:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000bac:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bb0:	4b98      	ldr	r3, [pc, #608]	@ (8000e14 <MX_GPIO_Init+0x274>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb2:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bb4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  HAL_PWREx_EnableVddIO2();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8000bb6:	4f98      	ldr	r7, [pc, #608]	@ (8000e18 <MX_GPIO_Init+0x278>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8000bb8:	f8df a26c 	ldr.w	sl, [pc, #620]	@ 8000e28 <MX_GPIO_Init+0x288>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8000bbc:	f8df 926c 	ldr.w	r9, [pc, #620]	@ 8000e2c <MX_GPIO_Init+0x28c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000bc0:	f8df 826c 	ldr.w	r8, [pc, #620]	@ 8000e30 <MX_GPIO_Init+0x290>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000bc4:	4e95      	ldr	r6, [pc, #596]	@ (8000e1c <MX_GPIO_Init+0x27c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bc6:	f042 0210 	orr.w	r2, r2, #16
 8000bca:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000bcc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bce:	f002 0210 	and.w	r2, r2, #16
 8000bd2:	9200      	str	r2, [sp, #0]
 8000bd4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bd8:	f042 0204 	orr.w	r2, r2, #4
 8000bdc:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000bde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000be0:	f002 0204 	and.w	r2, r2, #4
 8000be4:	9201      	str	r2, [sp, #4]
 8000be6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000be8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bea:	f042 0220 	orr.w	r2, r2, #32
 8000bee:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000bf0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bf2:	f002 0220 	and.w	r2, r2, #32
 8000bf6:	9202      	str	r2, [sp, #8]
 8000bf8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bfc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000c00:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c04:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000c08:	9203      	str	r2, [sp, #12]
 8000c0a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c0e:	f042 0201 	orr.w	r2, r2, #1
 8000c12:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c14:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c16:	f002 0201 	and.w	r2, r2, #1
 8000c1a:	9204      	str	r2, [sp, #16]
 8000c1c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c20:	f042 0202 	orr.w	r2, r2, #2
 8000c24:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c28:	f002 0202 	and.w	r2, r2, #2
 8000c2c:	9205      	str	r2, [sp, #20]
 8000c2e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c36:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c3a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8000c3e:	9206      	str	r2, [sp, #24]
 8000c40:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c44:	f042 0208 	orr.w	r2, r2, #8
 8000c48:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4c:	f003 0308 	and.w	r3, r3, #8
 8000c50:	9307      	str	r3, [sp, #28]
 8000c52:	9b07      	ldr	r3, [sp, #28]
  HAL_PWREx_EnableVddIO2();
 8000c54:	f003 f94e 	bl	8003ef4 <HAL_PWREx_EnableVddIO2>
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	4638      	mov	r0, r7
 8000c5e:	f003 f8ef 	bl	8003e40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8000c62:	4650      	mov	r0, sl
 8000c64:	2201      	movs	r2, #1
 8000c66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c6a:	f003 f8e9 	bl	8003e40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8000c6e:	4648      	mov	r0, r9
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c76:	f003 f8e3 	bl	8003e40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c7a:	4622      	mov	r2, r4
 8000c7c:	4640      	mov	r0, r8
 8000c7e:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000c82:	f003 f8dd 	bl	8003e40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c86:	4622      	mov	r2, r4
 8000c88:	4630      	mov	r0, r6
 8000c8a:	2140      	movs	r1, #64	@ 0x40
 8000c8c:	f003 f8d8 	bl	8003e40 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c90:	a908      	add	r1, sp, #32
 8000c92:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000c94:	f24d 72ff 	movw	r2, #55295	@ 0xd7ff
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ca0:	f002 ffaa 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ca4:	a908      	add	r1, sp, #32
 8000ca6:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = B1_Pin;
 8000ca8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cb0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cb6:	f002 ff9f 	bl	8003bf8 <HAL_GPIO_Init>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cba:	a908      	add	r1, sp, #32
 8000cbc:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cbe:	f64d 72ff 	movw	r2, #57343	@ 0xdfff
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cca:	f002 ff95 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000cce:	2209      	movs	r2, #9
 8000cd0:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000cd2:	a908      	add	r1, sp, #32
 8000cd4:	4852      	ldr	r0, [pc, #328]	@ (8000e20 <MX_GPIO_Init+0x280>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	940a      	str	r4, [sp, #40]	@ 0x28

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_S2LP_CSN_Pin;
 8000cd8:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000cda:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cde:	f04f 0b03 	mov.w	fp, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ce2:	f002 ff89 	bl	8003bf8 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 8000ce6:	a908      	add	r1, sp, #32
 8000ce8:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cea:	e9cd 5508 	strd	r5, r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cee:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f002 ff81 	bl	8003bf8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf6:	4638      	mov	r0, r7
 8000cf8:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000cfa:	f641 72fe 	movw	r2, #8190	@ 0x1ffe
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d06:	f002 ff77 	bl	8003bf8 <HAL_GPIO_Init>
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8000d0c:	f248 0236 	movw	r2, #32822	@ 0x8036
 8000d10:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8000d16:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1c:	f002 ff6c 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000d20:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8000d22:	2208      	movs	r2, #8
 8000d24:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000d28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8000d2c:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000d32:	f002 ff61 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB15
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000d36:	f64b 7277 	movw	r2, #49015	@ 0xbf77
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3a:	a908      	add	r1, sp, #32
 8000d3c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000d3e:	2303      	movs	r3, #3
 8000d40:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d46:	f002 ff57 	bl	8003bf8 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	4650      	mov	r0, sl
 8000d4c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 8000d4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d52:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d58:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f002 ff4d 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d5e:	f64f 621f 	movw	r2, #65055	@ 0xfe1f
                          |GPIO_PIN_4|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d62:	a908      	add	r1, sp, #32
 8000d64:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d66:	2303      	movs	r3, #3
 8000d68:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d6e:	f002 ff43 	bl	8003bf8 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8000d72:	4648      	mov	r0, r9
 8000d74:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 8000d76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d7a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f002 ff39 	bl	8003bf8 <HAL_GPIO_Init>
  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d86:	4640      	mov	r0, r8
 8000d88:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000d8a:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000d8e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d94:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d96:	f002 ff2f 	bl	8003bf8 <HAL_GPIO_Init>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d9a:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000d9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000da0:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da2:	4820      	ldr	r0, [pc, #128]	@ (8000e24 <MX_GPIO_Init+0x284>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000da6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000daa:	f002 ff25 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000dae:	2220      	movs	r2, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000db0:	a908      	add	r1, sp, #32
 8000db2:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000db4:	2300      	movs	r3, #0
 8000db6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000dbc:	f002 ff1c 	bl	8003bf8 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000dc0:	a908      	add	r1, sp, #32
 8000dc2:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000dc4:	2340      	movs	r3, #64	@ 0x40
 8000dc6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dcc:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000dce:	f002 ff13 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000dd2:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000dd6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd8:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dda:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ddc:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000de2:	230a      	movs	r3, #10
 8000de4:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de6:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dea:	f002 ff05 	bl	8003bf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000dee:	4622      	mov	r2, r4
 8000df0:	4621      	mov	r1, r4
 8000df2:	2009      	movs	r0, #9
 8000df4:	f002 face 	bl	8003394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000df8:	2009      	movs	r0, #9
 8000dfa:	f002 fb07 	bl	800340c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000dfe:	4622      	mov	r2, r4
 8000e00:	4621      	mov	r1, r4
 8000e02:	2028      	movs	r0, #40	@ 0x28
 8000e04:	f002 fac6 	bl	8003394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e08:	2028      	movs	r0, #40	@ 0x28
 8000e0a:	f002 faff 	bl	800340c <HAL_NVIC_EnableIRQ>

}
 8000e0e:	b00f      	add	sp, #60	@ 0x3c
 8000e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e14:	40021000 	.word	0x40021000
 8000e18:	48000800 	.word	0x48000800
 8000e1c:	48001800 	.word	0x48001800
 8000e20:	48001c00 	.word	0x48001c00
 8000e24:	48000c00 	.word	0x48000c00
 8000e28:	48001400 	.word	0x48001400
 8000e2c:	48001000 	.word	0x48001000
 8000e30:	48000400 	.word	0x48000400

08000e34 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if (GPIO_Pin == B1_Pin) {
 8000e34:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8000e38:	d002      	beq.n	8000e40 <HAL_GPIO_EXTI_Callback+0xc>
		btn_press = 1;
	}
	else if (GPIO_Pin == RADIO_INT_Pin)
 8000e3a:	2808      	cmp	r0, #8
 8000e3c:	d004      	beq.n	8000e48 <HAL_GPIO_EXTI_Callback+0x14>
		S2LP_IRQ_Handler();
}
 8000e3e:	4770      	bx	lr
		btn_press = 1;
 8000e40:	4b02      	ldr	r3, [pc, #8]	@ (8000e4c <HAL_GPIO_EXTI_Callback+0x18>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	701a      	strb	r2, [r3, #0]
 8000e46:	4770      	bx	lr
		S2LP_IRQ_Handler();
 8000e48:	f001 ba88 	b.w	800235c <S2LP_IRQ_Handler>
 8000e4c:	200014c8 	.word	0x200014c8

08000e50 <run>:
	}
}

void run(void)
{
	btn_press = 0;
 8000e50:	4c18      	ldr	r4, [pc, #96]	@ (8000eb4 <run+0x64>)
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 8000e52:	4e19      	ldr	r6, [pc, #100]	@ (8000eb8 <run+0x68>)
    #if NO_BUTTON == 1
      acquire_and_send_packet();
    #else
      // Wait for the button press
      while (!btn_press) {
        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000e54:	4d19      	ldr	r5, [pc, #100]	@ (8000ebc <run+0x6c>)
{
 8000e56:	b580      	push	{r7, lr}
	btn_press = 0;
 8000e58:	2700      	movs	r7, #0
 8000e5a:	7027      	strb	r7, [r4, #0]
      while (!btn_press) {
 8000e5c:	7823      	ldrb	r3, [r4, #0]
 8000e5e:	f003 08ff 	and.w	r8, r3, #255	@ 0xff
 8000e62:	b9a3      	cbnz	r3, 8000e8e <run+0x3e>
        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000e64:	2180      	movs	r1, #128	@ 0x80
 8000e66:	2201      	movs	r2, #1
 8000e68:	4628      	mov	r0, r5
 8000e6a:	f002 ffe9 	bl	8003e40 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000e6e:	20c8      	movs	r0, #200	@ 0xc8
 8000e70:	f001 fd14 	bl	800289c <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8000e74:	4642      	mov	r2, r8
 8000e76:	4628      	mov	r0, r5
 8000e78:	2180      	movs	r1, #128	@ 0x80
 8000e7a:	f002 ffe1 	bl	8003e40 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000e7e:	20c8      	movs	r0, #200	@ 0xc8
 8000e80:	f001 fd0c 	bl	800289c <HAL_Delay>
      while (!btn_press) {
 8000e84:	7823      	ldrb	r3, [r4, #0]
 8000e86:	f003 08ff 	and.w	r8, r3, #255	@ 0xff
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d0ea      	beq.n	8000e64 <run+0x14>
      }
      btn_press = 0;
 8000e8e:	7027      	strb	r7, [r4, #0]
      #if (CONTINUOUS_ACQ == 1)
        // Continuous acquisition while the button is not pressed
        while (!btn_press) {
 8000e90:	7823      	ldrb	r3, [r4, #0]
 8000e92:	b96b      	cbnz	r3, 8000eb0 <run+0x60>
	if (StartADCAcq(N_MELVECS) != HAL_OK) {
 8000e94:	2014      	movs	r0, #20
 8000e96:	f7ff fc69 	bl	800076c <StartADCAcq>
 8000e9a:	b928      	cbnz	r0, 8000ea8 <run+0x58>
	while (!IsADCFinished()) {
 8000e9c:	f7ff fc7e 	bl	800079c <IsADCFinished>
 8000ea0:	2800      	cmp	r0, #0
 8000ea2:	d1f5      	bne.n	8000e90 <run+0x40>
		__WFI();
 8000ea4:	bf30      	wfi
 8000ea6:	e7f9      	b.n	8000e9c <run+0x4c>
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 8000ea8:	4630      	mov	r0, r6
 8000eaa:	f006 f965 	bl	8007178 <puts>
 8000eae:	e7f5      	b.n	8000e9c <run+0x4c>
          acquire_and_send_packet();
        }
        btn_press = 0;
 8000eb0:	7027      	strb	r7, [r4, #0]
      while (!btn_press) {
 8000eb2:	e7d3      	b.n	8000e5c <run+0xc>
 8000eb4:	200014c8 	.word	0x200014c8
 8000eb8:	080081a4 	.word	0x080081a4
 8000ebc:	48000400 	.word	0x48000400

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  DEBUG_PRINT("Entering error Handler\r\n");
 8000ec6:	481a      	ldr	r0, [pc, #104]	@ (8000f30 <Error_Handler+0x70>)
 8000ec8:	4f1a      	ldr	r7, [pc, #104]	@ (8000f34 <Error_Handler+0x74>)
  while (1)
  {
	  // Blink LED3 (red)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000eca:	4e1b      	ldr	r6, [pc, #108]	@ (8000f38 <Error_Handler+0x78>)
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000ecc:	4d1b      	ldr	r5, [pc, #108]	@ (8000f3c <Error_Handler+0x7c>)
  DEBUG_PRINT("Entering error Handler\r\n");
 8000ece:	f006 f953 	bl	8007178 <puts>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000ed2:	2400      	movs	r4, #0
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000eda:	4630      	mov	r0, r6
 8000edc:	f002 ffb0 	bl	8003e40 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	9400      	str	r4, [sp, #0]
 8000ee4:	9900      	ldr	r1, [sp, #0]
 8000ee6:	fba5 2303 	umull	r2, r3, r5, r3
 8000eea:	ebb1 1f93 	cmp.w	r1, r3, lsr #6
 8000eee:	ea4f 1293 	mov.w	r2, r3, lsr #6
 8000ef2:	d205      	bcs.n	8000f00 <Error_Handler+0x40>
 8000ef4:	9b00      	ldr	r3, [sp, #0]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	9b00      	ldr	r3, [sp, #0]
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d3f9      	bcc.n	8000ef4 <Error_Handler+0x34>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000f00:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f04:	2200      	movs	r2, #0
 8000f06:	4630      	mov	r0, r6
 8000f08:	f002 ff9a 	bl	8003e40 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	9401      	str	r4, [sp, #4]
 8000f10:	9a01      	ldr	r2, [sp, #4]
 8000f12:	fba5 1303 	umull	r1, r3, r5, r3
 8000f16:	ebb2 1f93 	cmp.w	r2, r3, lsr #6
 8000f1a:	ea4f 1193 	mov.w	r1, r3, lsr #6
 8000f1e:	d2d9      	bcs.n	8000ed4 <Error_Handler+0x14>
 8000f20:	9b01      	ldr	r3, [sp, #4]
 8000f22:	3301      	adds	r3, #1
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	9b01      	ldr	r3, [sp, #4]
 8000f28:	428b      	cmp	r3, r1
 8000f2a:	d3f9      	bcc.n	8000f20 <Error_Handler+0x60>
 8000f2c:	e7d2      	b.n	8000ed4 <Error_Handler+0x14>
 8000f2e:	bf00      	nop
 8000f30:	080081c4 	.word	0x080081c4
 8000f34:	20000400 	.word	0x20000400
 8000f38:	48000400 	.word	0x48000400
 8000f3c:	51eb851f 	.word	0x51eb851f

08000f40 <SystemClock_Config>:
{
 8000f40:	b500      	push	{lr}
 8000f42:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f44:	2244      	movs	r2, #68	@ 0x44
 8000f46:	2100      	movs	r1, #0
 8000f48:	a806      	add	r0, sp, #24
 8000f4a:	f006 faa9 	bl	80074a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f4e:	2300      	movs	r3, #0
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f50:	f44f 7000 	mov.w	r0, #512	@ 0x200
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f54:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8000f58:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000f5c:	9305      	str	r3, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f5e:	f002 ff89 	bl	8003e74 <HAL_PWREx_ControlVoltageScaling>
 8000f62:	b9e0      	cbnz	r0, 8000f9e <SystemClock_Config+0x5e>
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f64:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8000fa8 <SystemClock_Config+0x68>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f68:	2210      	movs	r2, #16
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	9206      	str	r2, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000f70:	22b0      	movs	r2, #176	@ 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f72:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f74:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000f78:	920e      	str	r2, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7a:	f003 f863 	bl	8004044 <HAL_RCC_OscConfig>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	b968      	cbnz	r0, 8000f9e <SystemClock_Config+0x5e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f82:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f84:	2102      	movs	r1, #2
 8000f86:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000f88:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f8c:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f90:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f92:	f003 fb63 	bl	800465c <HAL_RCC_ClockConfig>
 8000f96:	b910      	cbnz	r0, 8000f9e <SystemClock_Config+0x5e>
}
 8000f98:	b019      	add	sp, #100	@ 0x64
 8000f9a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f9e:	f7ff ff8f 	bl	8000ec0 <Error_Handler>
 8000fa2:	bf00      	nop
 8000fa4:	f3af 8000 	nop.w
 8000fa8:	00000001 	.word	0x00000001
 8000fac:	00000000 	.word	0x00000000

08000fb0 <main>:
{
 8000fb0:	b508      	push	{r3, lr}
  HAL_Init();
 8000fb2:	f001 fc51 	bl	8002858 <HAL_Init>
  SystemClock_Config();
 8000fb6:	f7ff ffc3 	bl	8000f40 <SystemClock_Config>
  MX_GPIO_Init();
 8000fba:	f7ff fdf1 	bl	8000ba0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fbe:	f7ff fdd7 	bl	8000b70 <MX_DMA_Init>
  MX_SPI1_Init();
 8000fc2:	f001 faa9 	bl	8002518 <MX_SPI1_Init>
  MX_TIM3_Init();
 8000fc6:	f001 fb99 	bl	80026fc <MX_TIM3_Init>
  MX_ADC1_Init();
 8000fca:	f7ff fad9 	bl	8000580 <MX_ADC1_Init>
  MX_AES_Init();
 8000fce:	f7ff fcdb 	bl	8000988 <MX_AES_Init>
  RetargetInit(&hlpuart1);
 8000fd2:	4814      	ldr	r0, [pc, #80]	@ (8001024 <main+0x74>)
 8000fd4:	f000 f8b8 	bl	8001148 <RetargetInit>
  DEBUG_PRINT("Hello world\r\n");
 8000fd8:	4813      	ldr	r0, [pc, #76]	@ (8001028 <main+0x78>)
 8000fda:	f006 f8cd 	bl	8007178 <puts>
  HAL_StatusTypeDef err = S2LP_Init(&hspi1);
 8000fde:	4813      	ldr	r0, [pc, #76]	@ (800102c <main+0x7c>)
 8000fe0:	f001 f91a 	bl	8002218 <S2LP_Init>
  if (err)  {
 8000fe4:	b128      	cbz	r0, 8000ff2 <main+0x42>
 8000fe6:	4601      	mov	r1, r0
	  DEBUG_PRINT("[S2LP] Error while initializing: %u\r\n", err);
 8000fe8:	4811      	ldr	r0, [pc, #68]	@ (8001030 <main+0x80>)
 8000fea:	f006 f85d 	bl	80070a8 <iprintf>
	  Error_Handler();
 8000fee:	f7ff ff67 	bl	8000ec0 <Error_Handler>
	  DEBUG_PRINT("[S2LP] Init OK\r\n");
 8000ff2:	4810      	ldr	r0, [pc, #64]	@ (8001034 <main+0x84>)
 8000ff4:	f006 f8c0 	bl	8007178 <puts>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8000ff8:	480f      	ldr	r0, [pc, #60]	@ (8001038 <main+0x88>)
 8000ffa:	217f      	movs	r1, #127	@ 0x7f
 8000ffc:	f002 f8fe 	bl	80031fc <HAL_ADCEx_Calibration_Start>
 8001000:	b120      	cbz	r0, 800100c <main+0x5c>
	  DEBUG_PRINT("Error while calibrating the ADC\r\n");
 8001002:	480e      	ldr	r0, [pc, #56]	@ (800103c <main+0x8c>)
 8001004:	f006 f8b8 	bl	8007178 <puts>
	  Error_Handler();
 8001008:	f7ff ff5a 	bl	8000ec0 <Error_Handler>
  if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 800100c:	480c      	ldr	r0, [pc, #48]	@ (8001040 <main+0x90>)
 800100e:	f004 fad7 	bl	80055c0 <HAL_TIM_Base_Start>
 8001012:	b120      	cbz	r0, 800101e <main+0x6e>
	  DEBUG_PRINT("Error while enabling timer TIM3\r\n");
 8001014:	480b      	ldr	r0, [pc, #44]	@ (8001044 <main+0x94>)
 8001016:	f006 f8af 	bl	8007178 <puts>
	  Error_Handler();
 800101a:	f7ff ff51 	bl	8000ec0 <Error_Handler>
  run();
 800101e:	f7ff ff17 	bl	8000e50 <run>
 8001022:	bf00      	nop
 8001024:	200021a8 	.word	0x200021a8
 8001028:	080081dc 	.word	0x080081dc
 800102c:	200020f0 	.word	0x200020f0
 8001030:	080081ec 	.word	0x080081ec
 8001034:	08008214 	.word	0x08008214
 8001038:	200004cc 	.word	0x200004cc
 800103c:	08008224 	.word	0x08008224
 8001040:	20002158 	.word	0x20002158
 8001044:	08008248 	.word	0x08008248

08001048 <tag_cbc_mac_hardware>:
 * @brief Calculate the tag of the packet using the hardware crypto module
 * @param tag : the tag to be calculated
 * @param msg : the message to be tagged
 * @param msg_len : the length of the message
 */
void tag_cbc_mac_hardware(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8001048:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    __ALIGN_BEGIN static uint8_t iv[16] __ALIGN_END = {0};
    // Allocate enough space for all blocks
    __ALIGN_BEGIN static uint8_t *tmp_out = NULL;
    
    // Calculate number of blocks needed (rounded up)
    size_t num_blocks = (msg_len + 15) / 16;
 800104c:	f102 070f 	add.w	r7, r2, #15
void tag_cbc_mac_hardware(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8001050:	b083      	sub	sp, #12
 8001052:	4606      	mov	r6, r0
    size_t total_size = num_blocks * 16;
    
    // Allocate memory for all blocks
    tmp_out = malloc(total_size);
 8001054:	f027 000f 	bic.w	r0, r7, #15
void tag_cbc_mac_hardware(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8001058:	4615      	mov	r5, r2
 800105a:	4688      	mov	r8, r1
    tmp_out = malloc(total_size);
 800105c:	f005 fea4 	bl	8006da8 <malloc>
 8001060:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80010f4 <tag_cbc_mac_hardware+0xac>
 8001064:	f8c9 0000 	str.w	r0, [r9]
    if (tmp_out == NULL) {
 8001068:	2800      	cmp	r0, #0
 800106a:	d037      	beq.n	80010dc <tag_cbc_mac_hardware+0x94>
        Error_Handler();
        return;
    }
    
    // Step 1: reset the AES peripheral
    if (HAL_CRYP_DeInit(&hcryp) != HAL_OK) {
 800106c:	4c1e      	ldr	r4, [pc, #120]	@ (80010e8 <tag_cbc_mac_hardware+0xa0>)
 800106e:	4620      	mov	r0, r4
 8001070:	f002 facc 	bl	800360c <HAL_CRYP_DeInit>
 8001074:	bb70      	cbnz	r0, 80010d4 <tag_cbc_mac_hardware+0x8c>
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
    hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
    hcryp.Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
    hcryp.Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
    hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
    hcryp.Init.pKey = (uint8_t*)AES_Key;
 8001076:	4b1d      	ldr	r3, [pc, #116]	@ (80010ec <tag_cbc_mac_hardware+0xa4>)
 8001078:	6223      	str	r3, [r4, #32]
    hcryp.Init.pInitVect = (uint8_t*)iv;
 800107a:	4b1d      	ldr	r3, [pc, #116]	@ (80010f0 <tag_cbc_mac_hardware+0xa8>)
 800107c:	6263      	str	r3, [r4, #36]	@ 0x24
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 800107e:	2204      	movs	r2, #4
 8001080:	2300      	movs	r3, #0
 8001082:	e9c4 2302 	strd	r2, r3, [r4, #8]
    hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8001086:	61a0      	str	r0, [r4, #24]
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8001088:	2200      	movs	r2, #0
 800108a:	2320      	movs	r3, #32

    if (HAL_CRYP_Init(&hcryp) != HAL_OK) {
 800108c:	4620      	mov	r0, r4
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 800108e:	e9c4 2304 	strd	r2, r3, [r4, #16]
    if (HAL_CRYP_Init(&hcryp) != HAL_OK) {
 8001092:	f002 fa0d 	bl	80034b0 <HAL_CRYP_Init>
 8001096:	b9e8      	cbnz	r0, 80010d4 <tag_cbc_mac_hardware+0x8c>
        Error_Handler();
        return;
    }

    // Step 3: Perform CBC encryption with proper padding
    if (HAL_CRYP_AESCBC_Encrypt(&hcryp, (uint8_t *)msg, msg_len, tmp_out, 1000) != HAL_OK) {
 8001098:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	f8d9 3000 	ldr.w	r3, [r9]
 80010a2:	b2aa      	uxth	r2, r5
 80010a4:	4641      	mov	r1, r8
 80010a6:	4620      	mov	r0, r4
 80010a8:	f002 face 	bl	8003648 <HAL_CRYP_AESCBC_Encrypt>
 80010ac:	b990      	cbnz	r0, 80010d4 <tag_cbc_mac_hardware+0x8c>
        Error_Handler();
        return;
    }

    // Step 4: Copy the last block as the MAC
    memcpy(tag, tmp_out + ((num_blocks - 1) * 16), 16);
 80010ae:	f8d9 0000 	ldr.w	r0, [r9]
 80010b2:	f027 070f 	bic.w	r7, r7, #15
 80010b6:	3f10      	subs	r7, #16
 80010b8:	19c3      	adds	r3, r0, r7
 80010ba:	59c4      	ldr	r4, [r0, r7]
 80010bc:	6859      	ldr	r1, [r3, #4]
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	60f3      	str	r3, [r6, #12]
 80010c4:	6034      	str	r4, [r6, #0]
 80010c6:	6071      	str	r1, [r6, #4]
 80010c8:	60b2      	str	r2, [r6, #8]
    
    // Clean up
    free(tmp_out);
}
 80010ca:	b003      	add	sp, #12
 80010cc:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
    free(tmp_out);
 80010d0:	f005 be72 	b.w	8006db8 <free>
        free(tmp_out);
 80010d4:	f8d9 0000 	ldr.w	r0, [r9]
 80010d8:	f005 fe6e 	bl	8006db8 <free>
}
 80010dc:	b003      	add	sp, #12
 80010de:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        Error_Handler();
 80010e2:	f7ff beed 	b.w	8000ec0 <Error_Handler>
 80010e6:	bf00      	nop
 80010e8:	20001468 	.word	0x20001468
 80010ec:	0800826c 	.word	0x0800826c
 80010f0:	200014cc 	.word	0x200014cc
 80010f4:	200014dc 	.word	0x200014dc

080010f8 <make_packet>:

// Assumes payload is already in place in the packet
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 80010f8:	b510      	push	{r4, lr}
 80010fa:	460c      	mov	r4, r1
 80010fc:	4696      	mov	lr, r2
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
    // Initially, the whole packet header is set to 0s
    memset(packet, 0, PACKET_HEADER_LENGTH);
    // So is the tag
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 80010fe:	f104 0208 	add.w	r2, r4, #8
    memset(packet, 0, PACKET_HEADER_LENGTH);
 8001102:	f04f 0c00 	mov.w	ip, #0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001106:	f840 c002 	str.w	ip, [r0, r2]
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 800110a:	4601      	mov	r1, r0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 800110c:	4410      	add	r0, r2
 800110e:	f8c0 c004 	str.w	ip, [r0, #4]
 8001112:	f8c0 c008 	str.w	ip, [r0, #8]
 8001116:	f8c0 c00c 	str.w	ip, [r0, #12]

	// TO DO :  replace the two previous command by properly

	// Set the reserved field to 0
	packet[0] = 0x00;
 800111a:	f881 c000 	strb.w	ip, [r1]
	packet[1] = sender_id;
	// Set the payload_length field
	packet[2] = (payload_len >> 8) & 0xFF;
	packet[3] = payload_len & 0xFF;
	// Set the packet_serial field
	packet[4] = (serial >> 24) & 0xFF;
 800111e:	ea4f 6c13 	mov.w	ip, r3, lsr #24
	packet[5] = (serial >> 16) & 0xFF;
	packet[6] = (serial >> 8) & 0xFF;
	packet[7] = serial & 0xFF;
 8001122:	71cb      	strb	r3, [r1, #7]
	packet[4] = (serial >> 24) & 0xFF;
 8001124:	f881 c004 	strb.w	ip, [r1, #4]
	packet[5] = (serial >> 16) & 0xFF;
 8001128:	ea4f 4c13 	mov.w	ip, r3, lsr #16
	packet[6] = (serial >> 8) & 0xFF;
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	718b      	strb	r3, [r1, #6]
	packet[2] = (payload_len >> 8) & 0xFF;
 8001130:	0a23      	lsrs	r3, r4, #8
	packet[1] = sender_id;
 8001132:	f881 e001 	strb.w	lr, [r1, #1]
	packet[3] = payload_len & 0xFF;
 8001136:	70cc      	strb	r4, [r1, #3]
	packet[5] = (serial >> 16) & 0xFF;
 8001138:	f881 c005 	strb.w	ip, [r1, #5]
	packet[2] = (payload_len >> 8) & 0xFF;
 800113c:	708b      	strb	r3, [r1, #2]
	*/

	// For the tag field, you have to calculate the tag. The function call below is correct but
	// tag_cbc_mac function, calculating the tag, is not implemented.
	#if USE_CRYPTO == USE_HARDWARE_CRYPTO
    	tag_cbc_mac_hardware(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
 800113e:	f7ff ff83 	bl	8001048 <tag_cbc_mac_hardware>
	#else
		tag_cbc_mac(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
	#endif

    return packet_len;
}
 8001142:	f104 0018 	add.w	r0, r4, #24
 8001146:	bd10      	pop	{r4, pc}

08001148 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001148:	b430      	push	{r4, r5}
  gHuart = huart;

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800114a:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <RetargetInit+0x1c>)
  gHuart = huart;
 800114c:	4906      	ldr	r1, [pc, #24]	@ (8001168 <RetargetInit+0x20>)
  setvbuf(stdout, NULL, _IONBF, 0);
 800114e:	681d      	ldr	r5, [r3, #0]
void RetargetInit(UART_HandleTypeDef *huart) {
 8001150:	4604      	mov	r4, r0
  setvbuf(stdout, NULL, _IONBF, 0);
 8001152:	2300      	movs	r3, #0
  gHuart = huart;
 8001154:	600c      	str	r4, [r1, #0]
  setvbuf(stdout, NULL, _IONBF, 0);
 8001156:	68a8      	ldr	r0, [r5, #8]
 8001158:	2202      	movs	r2, #2
}
 800115a:	bc30      	pop	{r4, r5}
  setvbuf(stdout, NULL, _IONBF, 0);
 800115c:	4619      	mov	r1, r3
 800115e:	f006 b813 	b.w	8007188 <setvbuf>
 8001162:	bf00      	nop
 8001164:	20000418 	.word	0x20000418
 8001168:	200014e0 	.word	0x200014e0

0800116c <_isatty>:

int _isatty(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800116c:	2802      	cmp	r0, #2
 800116e:	d801      	bhi.n	8001174 <_isatty+0x8>
    return 1;
 8001170:	2001      	movs	r0, #1

  errno = EBADF;
  return 0;
}
 8001172:	4770      	bx	lr
int _isatty(int fd) {
 8001174:	b508      	push	{r3, lr}
  errno = EBADF;
 8001176:	f006 f9f1 	bl	800755c <__errno>
 800117a:	2309      	movs	r3, #9
 800117c:	6003      	str	r3, [r0, #0]
  return 0;
 800117e:	2000      	movs	r0, #0
}
 8001180:	bd08      	pop	{r3, pc}
 8001182:	bf00      	nop

08001184 <_write>:

int _write(int fd, char* ptr, int len) {
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001184:	3801      	subs	r0, #1
 8001186:	2801      	cmp	r0, #1
int _write(int fd, char* ptr, int len) {
 8001188:	b510      	push	{r4, lr}
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800118a:	d80c      	bhi.n	80011a6 <_write+0x22>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800118c:	4614      	mov	r4, r2
 800118e:	4a09      	ldr	r2, [pc, #36]	@ (80011b4 <_write+0x30>)
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	6810      	ldr	r0, [r2, #0]
 8001196:	b2a2      	uxth	r2, r4
 8001198:	f004 fc00 	bl	800599c <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
      return len;
 800119c:	2800      	cmp	r0, #0
 800119e:	bf0c      	ite	eq
 80011a0:	4620      	moveq	r0, r4
 80011a2:	2005      	movne	r0, #5
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 80011a4:	bd10      	pop	{r4, pc}
  errno = EBADF;
 80011a6:	f006 f9d9 	bl	800755c <__errno>
 80011aa:	2309      	movs	r3, #9
 80011ac:	6003      	str	r3, [r0, #0]
  return -1;
 80011ae:	f04f 30ff 	mov.w	r0, #4294967295
}
 80011b2:	bd10      	pop	{r4, pc}
 80011b4:	200014e0 	.word	0x200014e0

080011b8 <_close>:

int _close(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80011b8:	2802      	cmp	r0, #2
 80011ba:	d801      	bhi.n	80011c0 <_close+0x8>
    return 0;
 80011bc:	2000      	movs	r0, #0

  errno = EBADF;
  return -1;
}
 80011be:	4770      	bx	lr
int _close(int fd) {
 80011c0:	b508      	push	{r3, lr}
  errno = EBADF;
 80011c2:	f006 f9cb 	bl	800755c <__errno>
 80011c6:	2309      	movs	r3, #9
 80011c8:	6003      	str	r3, [r0, #0]
  return -1;
 80011ca:	f04f 30ff 	mov.w	r0, #4294967295
}
 80011ce:	bd08      	pop	{r3, pc}

080011d0 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80011d0:	b508      	push	{r3, lr}
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80011d2:	f006 f9c3 	bl	800755c <__errno>
 80011d6:	2309      	movs	r3, #9
 80011d8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80011da:	f04f 30ff 	mov.w	r0, #4294967295
 80011de:	bd08      	pop	{r3, pc}

080011e0 <_read>:

int _read(int fd, char* ptr, int len) {
 80011e0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80011e2:	b958      	cbnz	r0, 80011fc <_read+0x1c>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80011e4:	4a09      	ldr	r2, [pc, #36]	@ (800120c <_read+0x2c>)
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ea:	6810      	ldr	r0, [r2, #0]
 80011ec:	2201      	movs	r2, #1
 80011ee:	f004 fc45 	bl	8005a7c <HAL_UART_Receive>
    if (hstatus == HAL_OK)
      return 1;
 80011f2:	2800      	cmp	r0, #0
 80011f4:	bf14      	ite	ne
 80011f6:	2005      	movne	r0, #5
 80011f8:	2001      	moveq	r0, #1
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 80011fa:	bd08      	pop	{r3, pc}
  errno = EBADF;
 80011fc:	f006 f9ae 	bl	800755c <__errno>
 8001200:	2309      	movs	r3, #9
 8001202:	6003      	str	r3, [r0, #0]
  return -1;
 8001204:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001208:	bd08      	pop	{r3, pc}
 800120a:	bf00      	nop
 800120c:	200014e0 	.word	0x200014e0

08001210 <_fstat>:

int _fstat(int fd, struct stat* st) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001210:	2802      	cmp	r0, #2
int _fstat(int fd, struct stat* st) {
 8001212:	b508      	push	{r3, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001214:	d804      	bhi.n	8001220 <_fstat+0x10>
    st->st_mode = S_IFCHR;
 8001216:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800121a:	604b      	str	r3, [r1, #4]
    return 0;
  }

  errno = EBADF;
  return 0;
}
 800121c:	2000      	movs	r0, #0
 800121e:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8001220:	f006 f99c 	bl	800755c <__errno>
 8001224:	2309      	movs	r3, #9
 8001226:	6003      	str	r3, [r0, #0]
}
 8001228:	2000      	movs	r0, #0
 800122a:	bd08      	pop	{r3, pc}

0800122c <S2LP_Command>:
volatile uint8_t underflow = 0;

volatile uint16_t n_chunks_tx = 0;

HAL_StatusTypeDef S2LP_Command(uint8_t cmd, S2LPStatus *status)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af02      	add	r7, sp, #8
 8001232:	4603      	mov	r3, r0
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuf[2] = {0x80, cmd};
 8001238:	2380      	movs	r3, #128	@ 0x80
 800123a:	733b      	strb	r3, [r7, #12]
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	737b      	strb	r3, [r7, #13]
 8001240:	b672      	cpsid	i
}
 8001242:	bf00      	nop
	uint8_t RxBuf[2];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001244:	2200      	movs	r2, #0
 8001246:	2101      	movs	r1, #1
 8001248:	480f      	ldr	r0, [pc, #60]	@ (8001288 <S2LP_Command+0x5c>)
 800124a:	f002 fdf9 	bl	8003e40 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 2, HAL_MAX_DELAY);
 800124e:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <S2LP_Command+0x60>)
 8001250:	6818      	ldr	r0, [r3, #0]
 8001252:	f107 0208 	add.w	r2, r7, #8
 8001256:	f107 010c 	add.w	r1, r7, #12
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	2302      	movs	r3, #2
 8001262:	f003 ff8b 	bl	800517c <HAL_SPI_TransmitReceive>
 8001266:	4603      	mov	r3, r0
 8001268:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800126a:	2201      	movs	r2, #1
 800126c:	2101      	movs	r1, #1
 800126e:	4806      	ldr	r0, [pc, #24]	@ (8001288 <S2LP_Command+0x5c>)
 8001270:	f002 fde6 	bl	8003e40 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001274:	b662      	cpsie	i
}
 8001276:	bf00      	nop
	__enable_irq();

	memcpy(status, &RxBuf[0], 2);
 8001278:	893a      	ldrh	r2, [r7, #8]
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	801a      	strh	r2, [r3, #0]
	return err;
 800127e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	48000800 	.word	0x48000800
 800128c:	200014e8 	.word	0x200014e8

08001290 <S2LP_ReadReg>:

HAL_StatusTypeDef S2LP_ReadReg(uint8_t addr, uint8_t *retval, S2LPStatus *status)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af02      	add	r7, sp, #8
 8001296:	4603      	mov	r3, r0
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
 800129c:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuf[] = {0x01, addr, 0x0};
 800129e:	2301      	movs	r3, #1
 80012a0:	753b      	strb	r3, [r7, #20]
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
 80012a4:	757b      	strb	r3, [r7, #21]
 80012a6:	2300      	movs	r3, #0
 80012a8:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsid i" : : : "memory");
 80012aa:	b672      	cpsid	i
}
 80012ac:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2101      	movs	r1, #1
 80012b2:	4814      	ldr	r0, [pc, #80]	@ (8001304 <S2LP_ReadReg+0x74>)
 80012b4:	f002 fdc4 	bl	8003e40 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 80012b8:	4b13      	ldr	r3, [pc, #76]	@ (8001308 <S2LP_ReadReg+0x78>)
 80012ba:	6818      	ldr	r0, [r3, #0]
 80012bc:	f107 0210 	add.w	r2, r7, #16
 80012c0:	f107 0114 	add.w	r1, r7, #20
 80012c4:	f04f 33ff 	mov.w	r3, #4294967295
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2303      	movs	r3, #3
 80012cc:	f003 ff56 	bl	800517c <HAL_SPI_TransmitReceive>
 80012d0:	4603      	mov	r3, r0
 80012d2:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80012d4:	2201      	movs	r2, #1
 80012d6:	2101      	movs	r1, #1
 80012d8:	480a      	ldr	r0, [pc, #40]	@ (8001304 <S2LP_ReadReg+0x74>)
 80012da:	f002 fdb1 	bl	8003e40 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80012de:	b662      	cpsie	i
}
 80012e0:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d002      	beq.n	80012ee <S2LP_ReadReg+0x5e>
		memcpy(status, &RxBuf[0], 2);
 80012e8:	8a3a      	ldrh	r2, [r7, #16]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	801a      	strh	r2, [r3, #0]
	if (retval != NULL)
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d002      	beq.n	80012fa <S2LP_ReadReg+0x6a>
		*retval = RxBuf[2];
 80012f4:	7cba      	ldrb	r2, [r7, #18]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	701a      	strb	r2, [r3, #0]
	return err;
 80012fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	48000800 	.word	0x48000800
 8001308:	200014e8 	.word	0x200014e8

0800130c <S2LP_WriteReg>:

HAL_StatusTypeDef S2LP_WriteReg(uint8_t addr, uint8_t val, S2LPStatus *status)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af02      	add	r7, sp, #8
 8001312:	4603      	mov	r3, r0
 8001314:	603a      	str	r2, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	460b      	mov	r3, r1
 800131a:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuf[] = {0x00, addr, val};
 800131c:	2300      	movs	r3, #0
 800131e:	733b      	strb	r3, [r7, #12]
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	737b      	strb	r3, [r7, #13]
 8001324:	79bb      	ldrb	r3, [r7, #6]
 8001326:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8001328:	b672      	cpsid	i
}
 800132a:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	2101      	movs	r1, #1
 8001330:	4811      	ldr	r0, [pc, #68]	@ (8001378 <S2LP_WriteReg+0x6c>)
 8001332:	f002 fd85 	bl	8003e40 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <S2LP_WriteReg+0x70>)
 8001338:	6818      	ldr	r0, [r3, #0]
 800133a:	f107 0208 	add.w	r2, r7, #8
 800133e:	f107 010c 	add.w	r1, r7, #12
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	2303      	movs	r3, #3
 800134a:	f003 ff17 	bl	800517c <HAL_SPI_TransmitReceive>
 800134e:	4603      	mov	r3, r0
 8001350:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001352:	2201      	movs	r2, #1
 8001354:	2101      	movs	r1, #1
 8001356:	4808      	ldr	r0, [pc, #32]	@ (8001378 <S2LP_WriteReg+0x6c>)
 8001358:	f002 fd72 	bl	8003e40 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 800135c:	b662      	cpsie	i
}
 800135e:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <S2LP_WriteReg+0x60>
		memcpy(status, &RxBuf[0], 2);
 8001366:	893a      	ldrh	r2, [r7, #8]
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	801a      	strh	r2, [r3, #0]
	return err;
 800136c:	7bfb      	ldrb	r3, [r7, #15]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	48000800 	.word	0x48000800
 800137c:	200014e8 	.word	0x200014e8

08001380 <S2LP_WriteTxFIFO>:

HAL_StatusTypeDef S2LP_WriteTxFIFO(uint8_t *chunk, uint8_t chunk_len, S2LPStatus *status)
{
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b08d      	sub	sp, #52	@ 0x34
 8001384:	af02      	add	r7, sp, #8
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	460b      	mov	r3, r1
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	72fb      	strb	r3, [r7, #11]
	uint8_t TxBuf[FIFO_CHUNK_SIZE+2];
	uint8_t RxBuf[FIFO_CHUNK_SIZE+2];
	TxBuf[0] = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	773b      	strb	r3, [r7, #28]
	TxBuf[1] = 0xFF;
 8001392:	23ff      	movs	r3, #255	@ 0xff
 8001394:	777b      	strb	r3, [r7, #29]
	memcpy((void *)&TxBuf[2], (void *)chunk, chunk_len);
 8001396:	7afa      	ldrb	r2, [r7, #11]
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	3302      	adds	r3, #2
 800139e:	68f9      	ldr	r1, [r7, #12]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f006 f908 	bl	80075b6 <memcpy>
  __ASM volatile ("cpsid i" : : : "memory");
 80013a6:	b672      	cpsid	i
}
 80013a8:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2101      	movs	r1, #1
 80013ae:	4814      	ldr	r0, [pc, #80]	@ (8001400 <S2LP_WriteTxFIFO+0x80>)
 80013b0:	f002 fd46 	bl	8003e40 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, chunk_len+2, HAL_MAX_DELAY);
 80013b4:	4b13      	ldr	r3, [pc, #76]	@ (8001404 <S2LP_WriteTxFIFO+0x84>)
 80013b6:	6818      	ldr	r0, [r3, #0]
 80013b8:	7afb      	ldrb	r3, [r7, #11]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	3302      	adds	r3, #2
 80013be:	b29b      	uxth	r3, r3
 80013c0:	f107 0210 	add.w	r2, r7, #16
 80013c4:	f107 011c 	add.w	r1, r7, #28
 80013c8:	f04f 34ff 	mov.w	r4, #4294967295
 80013cc:	9400      	str	r4, [sp, #0]
 80013ce:	f003 fed5 	bl	800517c <HAL_SPI_TransmitReceive>
 80013d2:	4603      	mov	r3, r0
 80013d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2101      	movs	r1, #1
 80013dc:	4808      	ldr	r0, [pc, #32]	@ (8001400 <S2LP_WriteTxFIFO+0x80>)
 80013de:	f002 fd2f 	bl	8003e40 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80013e2:	b662      	cpsie	i
}
 80013e4:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d002      	beq.n	80013f2 <S2LP_WriteTxFIFO+0x72>
		memcpy(status, &RxBuf[0], 2);
 80013ec:	8a3a      	ldrh	r2, [r7, #16]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	801a      	strh	r2, [r3, #0]
	return err;
 80013f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	372c      	adds	r7, #44	@ 0x2c
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd90      	pop	{r4, r7, pc}
 80013fe:	bf00      	nop
 8001400:	48000800 	.word	0x48000800
 8001404:	200014e8 	.word	0x200014e8

08001408 <S2LP_Send>:

HAL_StatusTypeDef S2LP_Send(uint8_t *payload, uint16_t pay_len)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
	S2LPStatus radio_status;
	HAL_StatusTypeDef err;

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 8001414:	f107 030c 	add.w	r3, r7, #12
 8001418:	4619      	mov	r1, r3
 800141a:	2072      	movs	r0, #114	@ 0x72
 800141c:	f7ff ff06 	bl	800122c <S2LP_Command>
	if (radio_status.MC_STATE != MC_STATE_READY) {
 8001420:	7b7b      	ldrb	r3, [r7, #13]
 8001422:	f023 0301 	bic.w	r3, r3, #1
 8001426:	b2db      	uxtb	r3, r3
 8001428:	2b00      	cmp	r3, #0
 800142a:	d004      	beq.n	8001436 <S2LP_Send+0x2e>
		DEBUG_PRINT("[S2LP] Error: radio is not ready\r\n");
 800142c:	4864      	ldr	r0, [pc, #400]	@ (80015c0 <S2LP_Send+0x1b8>)
 800142e:	f005 fea3 	bl	8007178 <puts>
		return HAL_BUSY;
 8001432:	2302      	movs	r3, #2
 8001434:	e0c0      	b.n	80015b8 <S2LP_Send+0x1b0>
	}
	// Reset global interrupt variables
	packet_sent = 0;
 8001436:	4b63      	ldr	r3, [pc, #396]	@ (80015c4 <S2LP_Send+0x1bc>)
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
	underflow = 0;
 800143c:	4b62      	ldr	r3, [pc, #392]	@ (80015c8 <S2LP_Send+0x1c0>)
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]
	fifo_almost_empty = 0;
 8001442:	4b62      	ldr	r3, [pc, #392]	@ (80015cc <S2LP_Send+0x1c4>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]

	// Set the packet length
	S2LP_WriteReg(PCKTLEN1_ADDR, (uint8_t) (pay_len >> 8), NULL);
 8001448:	887b      	ldrh	r3, [r7, #2]
 800144a:	0a1b      	lsrs	r3, r3, #8
 800144c:	b29b      	uxth	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2200      	movs	r2, #0
 8001452:	4619      	mov	r1, r3
 8001454:	2031      	movs	r0, #49	@ 0x31
 8001456:	f7ff ff59 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(PCKTLEN0_ADDR, (uint8_t) (pay_len & 0xFF), NULL);
 800145a:	887b      	ldrh	r3, [r7, #2]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2200      	movs	r2, #0
 8001460:	4619      	mov	r1, r3
 8001462:	2032      	movs	r0, #50	@ 0x32
 8001464:	f7ff ff52 	bl	800130c <S2LP_WriteReg>

	// Switch to lock Tx state
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8001468:	e00f      	b.n	800148a <S2LP_Send+0x82>
		err = S2LP_Command(CMD_LOCKTX, &radio_status);
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	4619      	mov	r1, r3
 8001470:	2066      	movs	r0, #102	@ 0x66
 8001472:	f7ff fedb 	bl	800122c <S2LP_Command>
 8001476:	4603      	mov	r3, r0
 8001478:	73bb      	strb	r3, [r7, #14]
		if (err) {
 800147a:	7bbb      	ldrb	r3, [r7, #14]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d004      	beq.n	800148a <S2LP_Send+0x82>
			DEBUG_PRINT("[S2LP] Error: cannot lock on Tx\r\n");
 8001480:	4853      	ldr	r0, [pc, #332]	@ (80015d0 <S2LP_Send+0x1c8>)
 8001482:	f005 fe79 	bl	8007178 <puts>
			return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e096      	b.n	80015b8 <S2LP_Send+0x1b0>
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 800148a:	7b7b      	ldrb	r3, [r7, #13]
 800148c:	f023 0301 	bic.w	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b18      	cmp	r3, #24
 8001494:	d1e9      	bne.n	800146a <S2LP_Send+0x62>
		}
	}

	// Fill Tx FIFO with payload chunks
	uint8_t sending = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	75fb      	strb	r3, [r7, #23]
	uint16_t n_chunks = (pay_len / FIFO_CHUNK_SIZE) + (pay_len % FIFO_CHUNK_SIZE != 0);
 800149a:	887b      	ldrh	r3, [r7, #2]
 800149c:	08db      	lsrs	r3, r3, #3
 800149e:	b29b      	uxth	r3, r3
 80014a0:	887a      	ldrh	r2, [r7, #2]
 80014a2:	f002 0207 	and.w	r2, r2, #7
 80014a6:	b292      	uxth	r2, r2
 80014a8:	2a00      	cmp	r2, #0
 80014aa:	bf14      	ite	ne
 80014ac:	2201      	movne	r2, #1
 80014ae:	2200      	moveq	r2, #0
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	4413      	add	r3, r2
 80014b4:	823b      	strh	r3, [r7, #16]

	uint16_t free_chunks = FIFO_SIZE / FIFO_CHUNK_SIZE;
 80014b6:	2310      	movs	r3, #16
 80014b8:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i < n_chunks; i++) {
 80014ba:	2300      	movs	r3, #0
 80014bc:	827b      	strh	r3, [r7, #18]
 80014be:	e063      	b.n	8001588 <S2LP_Send+0x180>
		if (underflow) {
 80014c0:	4b41      	ldr	r3, [pc, #260]	@ (80015c8 <S2LP_Send+0x1c0>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d02f      	beq.n	800152a <S2LP_Send+0x122>
			DEBUG_PRINT("[S2LP] Error: Tx FIFO overflow or underflow!\r\n");
 80014ca:	4842      	ldr	r0, [pc, #264]	@ (80015d4 <S2LP_Send+0x1cc>)
 80014cc:	f005 fe54 	bl	8007178 <puts>
			err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	461a      	mov	r2, r3
 80014d6:	2100      	movs	r1, #0
 80014d8:	2000      	movs	r0, #0
 80014da:	f7ff fed9 	bl	8001290 <S2LP_ReadReg>
 80014de:	4603      	mov	r3, r0
 80014e0:	73bb      	strb	r3, [r7, #14]
			if (!err) {
 80014e2:	7bbb      	ldrb	r3, [r7, #14]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d105      	bne.n	80014f4 <S2LP_Send+0xec>
				S2LP_PrintStatus(&radio_status);
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f879 	bl	80015e4 <S2LP_PrintStatus>
 80014f2:	e002      	b.n	80014fa <S2LP_Send+0xf2>
			} else {
				DEBUG_PRINT("[S2LP] Error: unable to fetch radio status!\r\n");
 80014f4:	4838      	ldr	r0, [pc, #224]	@ (80015d8 <S2LP_Send+0x1d0>)
 80014f6:	f005 fe3f 	bl	8007178 <puts>
			}
			return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e05c      	b.n	80015b8 <S2LP_Send+0x1b0>
		}

		while (free_chunks == 0) {
			if (!sending) {// if FIFO is full and we are not sending yet ...
 80014fe:	7dfb      	ldrb	r3, [r7, #23]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d107      	bne.n	8001514 <S2LP_Send+0x10c>
				S2LP_Command(CMD_TX, &radio_status); // start the transmission
 8001504:	f107 030c 	add.w	r3, r7, #12
 8001508:	4619      	mov	r1, r3
 800150a:	2060      	movs	r0, #96	@ 0x60
 800150c:	f7ff fe8e 	bl	800122c <S2LP_Command>
				sending = 1;
 8001510:	2301      	movs	r3, #1
 8001512:	75fb      	strb	r3, [r7, #23]
			}

			__WFI();
 8001514:	bf30      	wfi
			if (fifo_almost_empty) {
 8001516:	4b2d      	ldr	r3, [pc, #180]	@ (80015cc <S2LP_Send+0x1c4>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	2b00      	cmp	r3, #0
 800151e:	d004      	beq.n	800152a <S2LP_Send+0x122>
				free_chunks = FIFO_SIZE/FIFO_CHUNK_SIZE - FIFO_EMPTY_THRESH;
 8001520:	230c      	movs	r3, #12
 8001522:	82bb      	strh	r3, [r7, #20]
				fifo_almost_empty = 0;
 8001524:	4b29      	ldr	r3, [pc, #164]	@ (80015cc <S2LP_Send+0x1c4>)
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]
		while (free_chunks == 0) {
 800152a:	8abb      	ldrh	r3, [r7, #20]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d0e6      	beq.n	80014fe <S2LP_Send+0xf6>
			}
		}

		uint8_t chunk_len = (i == n_chunks-1) ? pay_len-(n_chunks-1)*FIFO_CHUNK_SIZE : FIFO_CHUNK_SIZE;
 8001530:	8a7a      	ldrh	r2, [r7, #18]
 8001532:	8a3b      	ldrh	r3, [r7, #16]
 8001534:	3b01      	subs	r3, #1
 8001536:	429a      	cmp	r2, r3
 8001538:	d109      	bne.n	800154e <S2LP_Send+0x146>
 800153a:	887b      	ldrh	r3, [r7, #2]
 800153c:	b2da      	uxtb	r2, r3
 800153e:	8a3b      	ldrh	r3, [r7, #16]
 8001540:	3b01      	subs	r3, #1
 8001542:	b2db      	uxtb	r3, r3
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	b2db      	uxtb	r3, r3
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	e000      	b.n	8001550 <S2LP_Send+0x148>
 800154e:	2308      	movs	r3, #8
 8001550:	73fb      	strb	r3, [r7, #15]
		err = S2LP_WriteTxFIFO(&payload[i*FIFO_CHUNK_SIZE], chunk_len, &radio_status);
 8001552:	8a7b      	ldrh	r3, [r7, #18]
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	461a      	mov	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4413      	add	r3, r2
 800155c:	f107 020c 	add.w	r2, r7, #12
 8001560:	7bf9      	ldrb	r1, [r7, #15]
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ff0c 	bl	8001380 <S2LP_WriteTxFIFO>
 8001568:	4603      	mov	r3, r0
 800156a:	73bb      	strb	r3, [r7, #14]
		if (err) {
 800156c:	7bbb      	ldrb	r3, [r7, #14]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d004      	beq.n	800157c <S2LP_Send+0x174>
			DEBUG_PRINT("[S2LP] Error: cannot fill Tx FIFO\r\n");
 8001572:	481a      	ldr	r0, [pc, #104]	@ (80015dc <S2LP_Send+0x1d4>)
 8001574:	f005 fe00 	bl	8007178 <puts>
			return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e01d      	b.n	80015b8 <S2LP_Send+0x1b0>
		}
		free_chunks--;
 800157c:	8abb      	ldrh	r3, [r7, #20]
 800157e:	3b01      	subs	r3, #1
 8001580:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i < n_chunks; i++) {
 8001582:	8a7b      	ldrh	r3, [r7, #18]
 8001584:	3301      	adds	r3, #1
 8001586:	827b      	strh	r3, [r7, #18]
 8001588:	8a7a      	ldrh	r2, [r7, #18]
 800158a:	8a3b      	ldrh	r3, [r7, #16]
 800158c:	429a      	cmp	r2, r3
 800158e:	d397      	bcc.n	80014c0 <S2LP_Send+0xb8>
	}

	// Start transmission (for short payloads)
	if (!sending) {
 8001590:	7dfb      	ldrb	r3, [r7, #23]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d107      	bne.n	80015a6 <S2LP_Send+0x19e>
		S2LP_Command(CMD_TX, &radio_status);
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	4619      	mov	r1, r3
 800159c:	2060      	movs	r0, #96	@ 0x60
 800159e:	f7ff fe45 	bl	800122c <S2LP_Command>
	}

	while (!packet_sent) {
 80015a2:	e000      	b.n	80015a6 <S2LP_Send+0x19e>
		__WFI(); // wait until packet has been fully transmitted
 80015a4:	bf30      	wfi
	while (!packet_sent) {
 80015a6:	4b07      	ldr	r3, [pc, #28]	@ (80015c4 <S2LP_Send+0x1bc>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0f9      	beq.n	80015a4 <S2LP_Send+0x19c>
	}

	DEBUG_PRINT("[S2LP] Packet transmitted!\r\n");
 80015b0:	480b      	ldr	r0, [pc, #44]	@ (80015e0 <S2LP_Send+0x1d8>)
 80015b2:	f005 fde1 	bl	8007178 <puts>
	return HAL_OK;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	08007e80 	.word	0x08007e80
 80015c4:	200014e4 	.word	0x200014e4
 80015c8:	200014e6 	.word	0x200014e6
 80015cc:	200014e5 	.word	0x200014e5
 80015d0:	08007ea4 	.word	0x08007ea4
 80015d4:	08007ec8 	.word	0x08007ec8
 80015d8:	08007ef8 	.word	0x08007ef8
 80015dc:	08007f28 	.word	0x08007f28
 80015e0:	08007f4c 	.word	0x08007f4c

080015e4 <S2LP_PrintStatus>:

void S2LP_PrintStatus(S2LPStatus *status)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af02      	add	r7, sp, #8
 80015ea:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("=== S2LP Status ===\r\n");
 80015ec:	486f      	ldr	r0, [pc, #444]	@ (80017ac <S2LP_PrintStatus+0x1c8>)
 80015ee:	f005 fdc3 	bl	8007178 <puts>
	DEBUG_PRINT("  MC_STATE: ");
 80015f2:	486f      	ldr	r0, [pc, #444]	@ (80017b0 <S2LP_PrintStatus+0x1cc>)
 80015f4:	f005 fd58 	bl	80070a8 <iprintf>
	switch (status->MC_STATE) {
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	785b      	ldrb	r3, [r3, #1]
 80015fc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b5c      	cmp	r3, #92	@ 0x5c
 8001604:	f000 808f 	beq.w	8001726 <S2LP_PrintStatus+0x142>
 8001608:	2b5c      	cmp	r3, #92	@ 0x5c
 800160a:	f300 8094 	bgt.w	8001736 <S2LP_PrintStatus+0x152>
 800160e:	2b30      	cmp	r3, #48	@ 0x30
 8001610:	dc6a      	bgt.n	80016e8 <S2LP_PrintStatus+0x104>
 8001612:	2b00      	cmp	r3, #0
 8001614:	f2c0 808f 	blt.w	8001736 <S2LP_PrintStatus+0x152>
 8001618:	2b30      	cmp	r3, #48	@ 0x30
 800161a:	f200 808c 	bhi.w	8001736 <S2LP_PrintStatus+0x152>
 800161e:	a201      	add	r2, pc, #4	@ (adr r2, 8001624 <S2LP_PrintStatus+0x40>)
 8001620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001624:	080016ef 	.word	0x080016ef
 8001628:	08001707 	.word	0x08001707
 800162c:	080016f7 	.word	0x080016f7
 8001630:	080016ff 	.word	0x080016ff
 8001634:	08001737 	.word	0x08001737
 8001638:	08001737 	.word	0x08001737
 800163c:	08001737 	.word	0x08001737
 8001640:	08001737 	.word	0x08001737
 8001644:	08001737 	.word	0x08001737
 8001648:	08001737 	.word	0x08001737
 800164c:	08001737 	.word	0x08001737
 8001650:	08001737 	.word	0x08001737
 8001654:	0800170f 	.word	0x0800170f
 8001658:	08001737 	.word	0x08001737
 800165c:	08001737 	.word	0x08001737
 8001660:	08001737 	.word	0x08001737
 8001664:	08001737 	.word	0x08001737
 8001668:	08001737 	.word	0x08001737
 800166c:	08001737 	.word	0x08001737
 8001670:	08001737 	.word	0x08001737
 8001674:	0800171f 	.word	0x0800171f
 8001678:	08001737 	.word	0x08001737
 800167c:	08001737 	.word	0x08001737
 8001680:	08001737 	.word	0x08001737
 8001684:	08001737 	.word	0x08001737
 8001688:	08001737 	.word	0x08001737
 800168c:	08001737 	.word	0x08001737
 8001690:	08001737 	.word	0x08001737
 8001694:	08001737 	.word	0x08001737
 8001698:	08001737 	.word	0x08001737
 800169c:	08001737 	.word	0x08001737
 80016a0:	08001737 	.word	0x08001737
 80016a4:	08001737 	.word	0x08001737
 80016a8:	08001737 	.word	0x08001737
 80016ac:	08001737 	.word	0x08001737
 80016b0:	08001737 	.word	0x08001737
 80016b4:	08001737 	.word	0x08001737
 80016b8:	08001737 	.word	0x08001737
 80016bc:	08001737 	.word	0x08001737
 80016c0:	08001737 	.word	0x08001737
 80016c4:	08001737 	.word	0x08001737
 80016c8:	08001737 	.word	0x08001737
 80016cc:	08001737 	.word	0x08001737
 80016d0:	08001737 	.word	0x08001737
 80016d4:	08001737 	.word	0x08001737
 80016d8:	08001737 	.word	0x08001737
 80016dc:	08001737 	.word	0x08001737
 80016e0:	08001737 	.word	0x08001737
 80016e4:	08001717 	.word	0x08001717
 80016e8:	2b50      	cmp	r3, #80	@ 0x50
 80016ea:	d020      	beq.n	800172e <S2LP_PrintStatus+0x14a>
 80016ec:	e023      	b.n	8001736 <S2LP_PrintStatus+0x152>
		case (MC_STATE_READY):
			DEBUG_PRINT("READY");
 80016ee:	4831      	ldr	r0, [pc, #196]	@ (80017b4 <S2LP_PrintStatus+0x1d0>)
 80016f0:	f005 fcda 	bl	80070a8 <iprintf>
			break;
 80016f4:	e023      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_STANDBY):
			DEBUG_PRINT("STANDBY");
 80016f6:	4830      	ldr	r0, [pc, #192]	@ (80017b8 <S2LP_PrintStatus+0x1d4>)
 80016f8:	f005 fcd6 	bl	80070a8 <iprintf>
			break;
 80016fc:	e01f      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP):
			DEBUG_PRINT("SLEEP");
 80016fe:	482f      	ldr	r0, [pc, #188]	@ (80017bc <S2LP_PrintStatus+0x1d8>)
 8001700:	f005 fcd2 	bl	80070a8 <iprintf>
			break;
 8001704:	e01b      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP_NOFIFO):
			DEBUG_PRINT("SLEEP");
 8001706:	482d      	ldr	r0, [pc, #180]	@ (80017bc <S2LP_PrintStatus+0x1d8>)
 8001708:	f005 fcce 	bl	80070a8 <iprintf>
			break;
 800170c:	e017      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCKON):
			DEBUG_PRINT("LOCKON");
 800170e:	482c      	ldr	r0, [pc, #176]	@ (80017c0 <S2LP_PrintStatus+0x1dc>)
 8001710:	f005 fcca 	bl	80070a8 <iprintf>
			break;
 8001714:	e013      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_RX):
			DEBUG_PRINT("RX");
 8001716:	482b      	ldr	r0, [pc, #172]	@ (80017c4 <S2LP_PrintStatus+0x1e0>)
 8001718:	f005 fcc6 	bl	80070a8 <iprintf>
			break;
 800171c:	e00f      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCK_ST):
			DEBUG_PRINT("LOCK_ST");
 800171e:	482a      	ldr	r0, [pc, #168]	@ (80017c8 <S2LP_PrintStatus+0x1e4>)
 8001720:	f005 fcc2 	bl	80070a8 <iprintf>
			break;
 8001724:	e00b      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_TX):
			DEBUG_PRINT("TX");
 8001726:	4829      	ldr	r0, [pc, #164]	@ (80017cc <S2LP_PrintStatus+0x1e8>)
 8001728:	f005 fcbe 	bl	80070a8 <iprintf>
			break;
 800172c:	e007      	b.n	800173e <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SYNTH_SETUP):
			DEBUG_PRINT("SYNTH_SETUP");
 800172e:	4828      	ldr	r0, [pc, #160]	@ (80017d0 <S2LP_PrintStatus+0x1ec>)
 8001730:	f005 fcba 	bl	80070a8 <iprintf>
			break;
 8001734:	e003      	b.n	800173e <S2LP_PrintStatus+0x15a>
		default:
			DEBUG_PRINT("UNKNOWN");
 8001736:	4827      	ldr	r0, [pc, #156]	@ (80017d4 <S2LP_PrintStatus+0x1f0>)
 8001738:	f005 fcb6 	bl	80070a8 <iprintf>
			break;
 800173c:	bf00      	nop
	}
	DEBUG_PRINT("\r\n");
 800173e:	4826      	ldr	r0, [pc, #152]	@ (80017d8 <S2LP_PrintStatus+0x1f4>)
 8001740:	f005 fd1a 	bl	8007178 <puts>
	DEBUG_PRINT("  XO_ON=%u, ERROR_LOCK=%u, RX_fifo_empty=%u, TX_FIFO_FULL=%u\r\n",
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	785b      	ldrb	r3, [r3, #1]
 8001748:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800174c:	b2db      	uxtb	r3, r3
 800174e:	4619      	mov	r1, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001758:	b2db      	uxtb	r3, r3
 800175a:	461a      	mov	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001764:	b2db      	uxtb	r3, r3
 8001766:	4618      	mov	r0, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001770:	b2db      	uxtb	r3, r3
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	4603      	mov	r3, r0
 8001776:	4819      	ldr	r0, [pc, #100]	@ (80017dc <S2LP_PrintStatus+0x1f8>)
 8001778:	f005 fc96 	bl	80070a8 <iprintf>
			status->XO_ON, status->ERROR_LOCK, status->RX_FIFO_EMPTY, status->TX_FIFO_FULL);
	DEBUG_PRINT("  ANT_SELECT=%u, RCCAL_OK=%u, RES=%u\r\n", status->ANT_SELECT, status->RCCAL_OK, status->RESERVED);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001784:	b2db      	uxtb	r3, r3
 8001786:	4619      	mov	r1, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001790:	b2db      	uxtb	r3, r3
 8001792:	461a      	mov	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800179c:	b2db      	uxtb	r3, r3
 800179e:	4810      	ldr	r0, [pc, #64]	@ (80017e0 <S2LP_PrintStatus+0x1fc>)
 80017a0:	f005 fc82 	bl	80070a8 <iprintf>
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	08007f68 	.word	0x08007f68
 80017b0:	08007f80 	.word	0x08007f80
 80017b4:	08007f90 	.word	0x08007f90
 80017b8:	08007f98 	.word	0x08007f98
 80017bc:	08007fa0 	.word	0x08007fa0
 80017c0:	08007fa8 	.word	0x08007fa8
 80017c4:	08007fb0 	.word	0x08007fb0
 80017c8:	08007fb4 	.word	0x08007fb4
 80017cc:	08007fbc 	.word	0x08007fbc
 80017d0:	08007fc0 	.word	0x08007fc0
 80017d4:	08007fcc 	.word	0x08007fcc
 80017d8:	08007fd4 	.word	0x08007fd4
 80017dc:	08007fd8 	.word	0x08007fd8
 80017e0:	08008018 	.word	0x08008018
 80017e4:	00000000 	.word	0x00000000

080017e8 <S2LP_PLLConf>:
* @param  pfd_split pointer to the pfd register value.
* @param  lFc channel center frequency expressed in Hz (from 779 MHz to 915 MHz)
* @retval uint8_t Charge pump word.
*/
void S2LP_PLLConf(int32_t lFc)
{
 80017e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017ec:	b09e      	sub	sp, #120	@ 0x78
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = 4; // 779-915 MHz range
 80017f2:	2304      	movs	r3, #4
 80017f4:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
  uint8_t refdiv = 1; // REFDIV=0 (XO_RCO_CONF0) by default
 80017f8:	2301      	movs	r3, #1
 80017fa:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

  /* Calculates the syntheziser band select */
  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)lFc)<<19)*(BFactor*refdiv);
 80017fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001800:	17da      	asrs	r2, r3, #31
 8001802:	469a      	mov	sl, r3
 8001804:	4693      	mov	fp, r2
 8001806:	ea4f 396a 	mov.w	r9, sl, asr #13
 800180a:	ea4f 48ca 	mov.w	r8, sl, lsl #19
 800180e:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 8001812:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001816:	fb02 f303 	mul.w	r3, r2, r3
 800181a:	17da      	asrs	r2, r3, #31
 800181c:	623b      	str	r3, [r7, #32]
 800181e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001820:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001824:	4603      	mov	r3, r0
 8001826:	fb03 f209 	mul.w	r2, r3, r9
 800182a:	460b      	mov	r3, r1
 800182c:	fb08 f303 	mul.w	r3, r8, r3
 8001830:	4413      	add	r3, r2
 8001832:	4602      	mov	r2, r0
 8001834:	fba8 4502 	umull	r4, r5, r8, r2
 8001838:	442b      	add	r3, r5
 800183a:	461d      	mov	r5, r3
 800183c:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
 8001840:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
  synth=(uint32_t)(tgt/XTAL_FREQ);
 8001844:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001848:	a374      	add	r3, pc, #464	@ (adr r3, 8001a1c <S2LP_PLLConf+0x234>)
 800184a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184e:	f7fe fd1f 	bl	8000290 <__aeabi_uldivmod>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4613      	mov	r3, r2
 8001858:	667b      	str	r3, [r7, #100]	@ 0x64
  tgt1 = (uint64_t)XTAL_FREQ*(synth);
 800185a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800185c:	2200      	movs	r2, #0
 800185e:	61bb      	str	r3, [r7, #24]
 8001860:	61fa      	str	r2, [r7, #28]
 8001862:	4b6b      	ldr	r3, [pc, #428]	@ (8001a10 <S2LP_PLLConf+0x228>)
 8001864:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001868:	462a      	mov	r2, r5
 800186a:	fb03 f202 	mul.w	r2, r3, r2
 800186e:	2300      	movs	r3, #0
 8001870:	4621      	mov	r1, r4
 8001872:	fb01 f303 	mul.w	r3, r1, r3
 8001876:	4413      	add	r3, r2
 8001878:	4a65      	ldr	r2, [pc, #404]	@ (8001a10 <S2LP_PLLConf+0x228>)
 800187a:	4621      	mov	r1, r4
 800187c:	fba1 1202 	umull	r1, r2, r1, r2
 8001880:	637a      	str	r2, [r7, #52]	@ 0x34
 8001882:	460a      	mov	r2, r1
 8001884:	633a      	str	r2, [r7, #48]	@ 0x30
 8001886:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001888:	4413      	add	r3, r2
 800188a:	637b      	str	r3, [r7, #52]	@ 0x34
 800188c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001890:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 8001894:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
  tgt2 = (uint64_t)XTAL_FREQ*(synth+1);
 8001898:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800189a:	3301      	adds	r3, #1
 800189c:	2200      	movs	r2, #0
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	617a      	str	r2, [r7, #20]
 80018a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001a10 <S2LP_PLLConf+0x228>)
 80018a4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80018a8:	462a      	mov	r2, r5
 80018aa:	fb03 f202 	mul.w	r2, r3, r2
 80018ae:	2300      	movs	r3, #0
 80018b0:	4621      	mov	r1, r4
 80018b2:	fb01 f303 	mul.w	r3, r1, r3
 80018b6:	4413      	add	r3, r2
 80018b8:	4a55      	ldr	r2, [pc, #340]	@ (8001a10 <S2LP_PLLConf+0x228>)
 80018ba:	4621      	mov	r1, r4
 80018bc:	fba1 1202 	umull	r1, r2, r1, r2
 80018c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018c2:	460a      	mov	r2, r1
 80018c4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80018c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018c8:	4413      	add	r3, r2
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018cc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80018d0:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
 80018d4:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);
 80018d8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80018dc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80018e0:	1a84      	subs	r4, r0, r2
 80018e2:	60bc      	str	r4, [r7, #8]
 80018e4:	eb61 0303 	sbc.w	r3, r1, r3
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80018ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80018f2:	1a84      	subs	r4, r0, r2
 80018f4:	603c      	str	r4, [r7, #0]
 80018f6:	eb61 0303 	sbc.w	r3, r1, r3
 80018fa:	607b      	str	r3, [r7, #4]
 80018fc:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001900:	4623      	mov	r3, r4
 8001902:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001906:	4602      	mov	r2, r0
 8001908:	4293      	cmp	r3, r2
 800190a:	462b      	mov	r3, r5
 800190c:	460a      	mov	r2, r1
 800190e:	4193      	sbcs	r3, r2
 8001910:	d202      	bcs.n	8001918 <S2LP_PLLConf+0x130>
 8001912:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001914:	3301      	adds	r3, #1
 8001916:	e000      	b.n	800191a <S2LP_PLLConf+0x132>
 8001918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800191a:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 800191c:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001920:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001922:	fb02 f303 	mul.w	r3, r2, r3
 8001926:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Calculates the reference frequency clock */
  lFRef = XTAL_FREQ/refdiv;
 8001928:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800192c:	4a38      	ldr	r2, [pc, #224]	@ (8001a10 <S2LP_PLLConf+0x228>)
 800192e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001932:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Set the correct charge pump word */
  if (vcofreq >= VCO_CENTER_FREQ) {
 8001934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001936:	4a37      	ldr	r2, [pc, #220]	@ (8001a14 <S2LP_PLLConf+0x22c>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d911      	bls.n	8001960 <S2LP_PLLConf+0x178>
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 800193c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800193e:	4a36      	ldr	r2, [pc, #216]	@ (8001a18 <S2LP_PLLConf+0x230>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d906      	bls.n	8001952 <S2LP_PLLConf+0x16a>
      cp_isel = 0x02;
 8001944:	2302      	movs	r3, #2
 8001946:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8001950:	e017      	b.n	8001982 <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x01;
 8001952:	2301      	movs	r3, #1
 8001954:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 8001958:	2301      	movs	r3, #1
 800195a:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 800195e:	e010      	b.n	8001982 <S2LP_PLLConf+0x19a>
    }
  }
  else {
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8001960:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001962:	4a2d      	ldr	r2, [pc, #180]	@ (8001a18 <S2LP_PLLConf+0x230>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d906      	bls.n	8001976 <S2LP_PLLConf+0x18e>
      cp_isel = 0x03;
 8001968:	2303      	movs	r3, #3
 800196a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8001974:	e005      	b.n	8001982 <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x02;
 8001976:	2302      	movs	r3, #2
 8001978:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 800197c:	2301      	movs	r3, #1
 800197e:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    }
  }

  //DEBUG_PRINT("SYNT: %lu, cp_ise=%u, pfd_split=%u\r\n", synth, cp_isel, pfd_split);

  uint8_t SYNT3 = (uint8_t) ((cp_isel << 5) | (synth >> 24));
 8001982:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001986:	015b      	lsls	r3, r3, #5
 8001988:	b2da      	uxtb	r2, r3
 800198a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800198c:	0e1b      	lsrs	r3, r3, #24
 800198e:	b2db      	uxtb	r3, r3
 8001990:	4313      	orrs	r3, r2
 8001992:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t SYNT2 = (uint8_t) ((synth >> 16) & 0xFF);
 8001996:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001998:	0c1b      	lsrs	r3, r3, #16
 800199a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t SYNT1 = (uint8_t) ((synth >> 8) & 0xFF);
 800199e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019a0:	0a1b      	lsrs	r3, r3, #8
 80019a2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  uint8_t SYNT0 = (uint8_t) ((synth >> 0) & 0xFF);
 80019a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019a8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

  uint8_t SYNTH_CONFIG2 = 0xD0 + (pfd_split << 2);
 80019ac:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	3b30      	subs	r3, #48	@ 0x30
 80019b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  S2LP_WriteReg(SYNT3_ADDR, SYNT3, NULL);
 80019ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80019be:	2200      	movs	r2, #0
 80019c0:	4619      	mov	r1, r3
 80019c2:	2005      	movs	r0, #5
 80019c4:	f7ff fca2 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(SYNT2_ADDR, SYNT2, NULL);
 80019c8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80019cc:	2200      	movs	r2, #0
 80019ce:	4619      	mov	r1, r3
 80019d0:	2006      	movs	r0, #6
 80019d2:	f7ff fc9b 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(SYNT1_ADDR, SYNT1, NULL);
 80019d6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80019da:	2200      	movs	r2, #0
 80019dc:	4619      	mov	r1, r3
 80019de:	2007      	movs	r0, #7
 80019e0:	f7ff fc94 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(SYNT0_ADDR, SYNT0, NULL);
 80019e4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80019e8:	2200      	movs	r2, #0
 80019ea:	4619      	mov	r1, r3
 80019ec:	2008      	movs	r0, #8
 80019ee:	f7ff fc8d 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(SYNTH_CONFIG2_ADDR, SYNTH_CONFIG2, NULL);
 80019f2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80019f6:	2200      	movs	r2, #0
 80019f8:	4619      	mov	r1, r3
 80019fa:	2065      	movs	r0, #101	@ 0x65
 80019fc:	f7ff fc86 	bl	800130c <S2LP_WriteReg>
}
 8001a00:	bf00      	nop
 8001a02:	3778      	adds	r7, #120	@ 0x78
 8001a04:	46bd      	mov	sp, r7
 8001a06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a0a:	bf00      	nop
 8001a0c:	f3af 8000 	nop.w
 8001a10:	02faf080 	.word	0x02faf080
 8001a14:	d693a3ff 	.word	0xd693a3ff
 8001a18:	01c9c380 	.word	0x01c9c380
 8001a1c:	02faf080 	.word	0x02faf080
 8001a20:	00000000 	.word	0x00000000

08001a24 <ComputeDatarate>:

uint32_t ComputeDatarate(uint16_t cM, uint8_t cE)
{
 8001a24:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001a28:	b091      	sub	sp, #68	@ 0x44
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	460a      	mov	r2, r1
 8001a30:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a32:	4613      	mov	r3, r2
 8001a34:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint32_t f_dig=XTAL_FREQ;
 8001a38:	4b3f      	ldr	r3, [pc, #252]	@ (8001b38 <ComputeDatarate+0x114>)
 8001a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint64_t dr;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8001a3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b3c <ComputeDatarate+0x118>)
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d902      	bls.n	8001a4a <ComputeDatarate+0x26>
    f_dig >>= 1;
 8001a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a46:	085b      	lsrs	r3, r3, #1
 8001a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  if(cE==0) {
 8001a4a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d128      	bne.n	8001aa4 <ComputeDatarate+0x80>
    dr=((uint64_t)f_dig*cM);
 8001a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a54:	2200      	movs	r2, #0
 8001a56:	61bb      	str	r3, [r7, #24]
 8001a58:	61fa      	str	r2, [r7, #28]
 8001a5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	617a      	str	r2, [r7, #20]
 8001a62:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001a66:	462b      	mov	r3, r5
 8001a68:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001a6c:	4642      	mov	r2, r8
 8001a6e:	fb02 f203 	mul.w	r2, r2, r3
 8001a72:	464b      	mov	r3, r9
 8001a74:	4621      	mov	r1, r4
 8001a76:	fb01 f303 	mul.w	r3, r1, r3
 8001a7a:	4413      	add	r3, r2
 8001a7c:	4622      	mov	r2, r4
 8001a7e:	4641      	mov	r1, r8
 8001a80:	fba2 ab01 	umull	sl, fp, r2, r1
 8001a84:	445b      	add	r3, fp
 8001a86:	469b      	mov	fp, r3
 8001a88:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
 8001a8c:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
    return (uint32_t)(dr>>32);
 8001a90:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	000a      	movs	r2, r1
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	e043      	b.n	8001b2c <ComputeDatarate+0x108>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 8001aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	60fa      	str	r2, [r7, #12]
 8001aac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001aae:	2200      	movs	r2, #0
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	607a      	str	r2, [r7, #4]
 8001ab4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	f513 3380 	adds.w	r3, r3, #65536	@ 0x10000
 8001abe:	623b      	str	r3, [r7, #32]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	f143 0300 	adc.w	r3, r3, #0
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001acc:	460b      	mov	r3, r1
 8001ace:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 8001ad2:	4652      	mov	r2, sl
 8001ad4:	fb02 f203 	mul.w	r2, r2, r3
 8001ad8:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8001adc:	465b      	mov	r3, fp
 8001ade:	4682      	mov	sl, r0
 8001ae0:	468b      	mov	fp, r1
 8001ae2:	4651      	mov	r1, sl
 8001ae4:	fb01 f303 	mul.w	r3, r1, r3
 8001ae8:	4413      	add	r3, r2
 8001aea:	4652      	mov	r2, sl
 8001aec:	6a39      	ldr	r1, [r7, #32]
 8001aee:	fba2 4501 	umull	r4, r5, r2, r1
 8001af2:	442b      	add	r3, r5
 8001af4:	461d      	mov	r5, r3
 8001af6:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 8001afa:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30

  return (uint32_t)(dr>>(33-cE));
 8001afe:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001b02:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 8001b06:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b0a:	f1c1 0420 	rsb	r4, r1, #32
 8001b0e:	f1a1 0020 	sub.w	r0, r1, #32
 8001b12:	fa22 f801 	lsr.w	r8, r2, r1
 8001b16:	fa03 f404 	lsl.w	r4, r3, r4
 8001b1a:	ea48 0804 	orr.w	r8, r8, r4
 8001b1e:	fa23 f000 	lsr.w	r0, r3, r0
 8001b22:	ea48 0800 	orr.w	r8, r8, r0
 8001b26:	fa23 f901 	lsr.w	r9, r3, r1
 8001b2a:	4643      	mov	r3, r8
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3744      	adds	r7, #68	@ 0x44
 8001b30:	46bd      	mov	sp, r7
 8001b32:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001b36:	4770      	bx	lr
 8001b38:	02faf080 	.word	0x02faf080
 8001b3c:	01c9c380 	.word	0x01c9c380

08001b40 <SearchDatarateME>:

void SearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 8001b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b44:	b0ae      	sub	sp, #184	@ 0xb8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8001b4c:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001b50:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint32_t lDatarateTmp, f_dig=XTAL_FREQ;
 8001b54:	4ba5      	ldr	r3, [pc, #660]	@ (8001dec <SearchDatarateME+0x2ac>)
 8001b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8001b5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001b5e:	4ba4      	ldr	r3, [pc, #656]	@ (8001df0 <SearchDatarateME+0x2b0>)
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d904      	bls.n	8001b6e <SearchDatarateME+0x2e>
    f_dig >>= 1;
 8001b64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b68:	085b      	lsrs	r3, r3, #1
 8001b6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8001b74:	e013      	b.n	8001b9e <SearchDatarateME+0x5e>
    lDatarateTmp = ComputeDatarate(0xFFFF, uDrE);
 8001b76:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001b80:	f7ff ff50 	bl	8001a24 <ComputeDatarate>
 8001b84:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lDatarate<=lDatarateTmp)
 8001b88:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001b8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d909      	bls.n	8001ba8 <SearchDatarateME+0x68>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8001b94:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001b98:	3301      	adds	r3, #1
 8001b9a:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8001b9e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001ba2:	2b0c      	cmp	r3, #12
 8001ba4:	d1e7      	bne.n	8001b76 <SearchDatarateME+0x36>
 8001ba6:	e000      	b.n	8001baa <SearchDatarateME+0x6a>
      break;
 8001ba8:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 8001baa:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001bae:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001bb2:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 8001bb4:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d16b      	bne.n	8001c94 <SearchDatarateME+0x154>
    tgt=((uint64_t)lDatarate)<<32;
 8001bbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	663b      	str	r3, [r7, #96]	@ 0x60
 8001bc4:	667a      	str	r2, [r7, #100]	@ 0x64
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	f04f 0300 	mov.w	r3, #0
 8001bce:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001bd0:	000b      	movs	r3, r1
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8001bd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bdc:	2200      	movs	r2, #0
 8001bde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001be0:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001be2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001be6:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001bea:	f7fe fb51 	bl	8000290 <__aeabi_uldivmod>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	b293      	uxth	r3, r2
 8001bf4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001bf8:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 8001bfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bfe:	2200      	movs	r2, #0
 8001c00:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c02:	657a      	str	r2, [r7, #84]	@ 0x54
 8001c04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c10:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001c12:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001c16:	462b      	mov	r3, r5
 8001c18:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001c1c:	4642      	mov	r2, r8
 8001c1e:	fb02 f203 	mul.w	r2, r2, r3
 8001c22:	464b      	mov	r3, r9
 8001c24:	4621      	mov	r1, r4
 8001c26:	fb01 f303 	mul.w	r3, r1, r3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4622      	mov	r2, r4
 8001c2e:	4641      	mov	r1, r8
 8001c30:	fba2 1201 	umull	r1, r2, r2, r1
 8001c34:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001c36:	460a      	mov	r2, r1
 8001c38:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001c3a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001c3c:	4413      	add	r3, r2
 8001c3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001c40:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8001c44:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8001c48:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 8001c4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c50:	2200      	movs	r2, #0
 8001c52:	643b      	str	r3, [r7, #64]	@ 0x40
 8001c54:	647a      	str	r2, [r7, #68]	@ 0x44
 8001c56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	17da      	asrs	r2, r3, #31
 8001c60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c62:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001c64:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8001c68:	462b      	mov	r3, r5
 8001c6a:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001c6e:	4642      	mov	r2, r8
 8001c70:	fb02 f203 	mul.w	r2, r2, r3
 8001c74:	464b      	mov	r3, r9
 8001c76:	4621      	mov	r1, r4
 8001c78:	fb01 f303 	mul.w	r3, r1, r3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	4622      	mov	r2, r4
 8001c80:	4641      	mov	r1, r8
 8001c82:	fba2 ab01 	umull	sl, fp, r2, r1
 8001c86:	445b      	add	r3, fp
 8001c88:	469b      	mov	fp, r3
 8001c8a:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8001c8e:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8001c92:	e07d      	b.n	8001d90 <SearchDatarateME+0x250>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 8001c94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c98:	2200      	movs	r2, #0
 8001c9a:	4698      	mov	r8, r3
 8001c9c:	4691      	mov	r9, r2
 8001c9e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001ca2:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 8001ca6:	f1a1 0320 	sub.w	r3, r1, #32
 8001caa:	f1c1 0220 	rsb	r2, r1, #32
 8001cae:	fa09 f501 	lsl.w	r5, r9, r1
 8001cb2:	fa08 f303 	lsl.w	r3, r8, r3
 8001cb6:	431d      	orrs	r5, r3
 8001cb8:	fa28 f202 	lsr.w	r2, r8, r2
 8001cbc:	4315      	orrs	r5, r2
 8001cbe:	fa08 f401 	lsl.w	r4, r8, r1
 8001cc2:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 8001cc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001cca:	2200      	movs	r2, #0
 8001ccc:	633b      	str	r3, [r7, #48]	@ 0x30
 8001cce:	637a      	str	r2, [r7, #52]	@ 0x34
 8001cd0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001cd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001cd8:	f7fe fada 	bl	8000290 <__aeabi_uldivmod>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	b293      	uxth	r3, r2
 8001ce2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001ce6:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 8001ce8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001cec:	2200      	movs	r2, #0
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001cf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001cfc:	17da      	asrs	r2, r3, #31
 8001cfe:	623b      	str	r3, [r7, #32]
 8001d00:	627a      	str	r2, [r7, #36]	@ 0x24
 8001d02:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001d06:	462b      	mov	r3, r5
 8001d08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d0c:	4642      	mov	r2, r8
 8001d0e:	fb02 f203 	mul.w	r2, r2, r3
 8001d12:	464b      	mov	r3, r9
 8001d14:	4621      	mov	r1, r4
 8001d16:	fb01 f303 	mul.w	r3, r1, r3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	4622      	mov	r2, r4
 8001d1e:	4641      	mov	r1, r8
 8001d20:	fba2 1201 	umull	r1, r2, r2, r1
 8001d24:	677a      	str	r2, [r7, #116]	@ 0x74
 8001d26:	460a      	mov	r2, r1
 8001d28:	673a      	str	r2, [r7, #112]	@ 0x70
 8001d2a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001d2c:	4413      	add	r3, r2
 8001d2e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d30:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 8001d34:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8001d38:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 8001d3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d40:	2200      	movs	r2, #0
 8001d42:	61bb      	str	r3, [r7, #24]
 8001d44:	61fa      	str	r2, [r7, #28]
 8001d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 8001d50:	17da      	asrs	r2, r3, #31
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	617a      	str	r2, [r7, #20]
 8001d56:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001d5a:	462b      	mov	r3, r5
 8001d5c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001d60:	4642      	mov	r2, r8
 8001d62:	fb02 f203 	mul.w	r2, r2, r3
 8001d66:	464b      	mov	r3, r9
 8001d68:	4621      	mov	r1, r4
 8001d6a:	fb01 f303 	mul.w	r3, r1, r3
 8001d6e:	4413      	add	r3, r2
 8001d70:	4622      	mov	r2, r4
 8001d72:	4641      	mov	r1, r8
 8001d74:	fba2 1201 	umull	r1, r2, r2, r1
 8001d78:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001d7a:	460a      	mov	r2, r1
 8001d7c:	66ba      	str	r2, [r7, #104]	@ 0x68
 8001d7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001d80:	4413      	add	r3, r2
 8001d82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001d84:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8001d88:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 8001d8c:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8001d90:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001d94:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001d98:	1a84      	subs	r4, r0, r2
 8001d9a:	60bc      	str	r4, [r7, #8]
 8001d9c:	eb61 0303 	sbc.w	r3, r1, r3
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001da6:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001daa:	1a84      	subs	r4, r0, r2
 8001dac:	603c      	str	r4, [r7, #0]
 8001dae:	eb61 0303 	sbc.w	r3, r1, r3
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001db8:	4623      	mov	r3, r4
 8001dba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	462b      	mov	r3, r5
 8001dc4:	460a      	mov	r2, r1
 8001dc6:	4193      	sbcs	r3, r2
 8001dc8:	d205      	bcs.n	8001dd6 <SearchDatarateME+0x296>
 8001dca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	e002      	b.n	8001ddc <SearchDatarateME+0x29c>
 8001dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001de0:	8013      	strh	r3, [r2, #0]

}
 8001de2:	bf00      	nop
 8001de4:	37b8      	adds	r7, #184	@ 0xb8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dec:	02faf080 	.word	0x02faf080
 8001df0:	01c9c380 	.word	0x01c9c380

08001df4 <ComputeFreqDeviation>:

uint32_t ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 8001df4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001df8:	b08c      	sub	sp, #48	@ 0x30
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	461e      	mov	r6, r3
 8001dfe:	4603      	mov	r3, r0
 8001e00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001e04:	460b      	mov	r3, r1
 8001e06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001e10:	4633      	mov	r3, r6
 8001e12:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint32_t f_xo=XTAL_FREQ;
 8001e16:	4b35      	ldr	r3, [pc, #212]	@ (8001eec <ComputeFreqDeviation+0xf8>)
 8001e18:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(cE==0) {
 8001e1a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d127      	bne.n	8001e72 <ComputeFreqDeviation+0x7e>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 8001e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e24:	2200      	movs	r2, #0
 8001e26:	613b      	str	r3, [r7, #16]
 8001e28:	617a      	str	r2, [r7, #20]
 8001e2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e2e:	2200      	movs	r2, #0
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	60fa      	str	r2, [r7, #12]
 8001e34:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e38:	462b      	mov	r3, r5
 8001e3a:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001e3e:	4642      	mov	r2, r8
 8001e40:	fb02 f203 	mul.w	r2, r2, r3
 8001e44:	464b      	mov	r3, r9
 8001e46:	4621      	mov	r1, r4
 8001e48:	fb01 f303 	mul.w	r3, r1, r3
 8001e4c:	4413      	add	r3, r2
 8001e4e:	4622      	mov	r2, r4
 8001e50:	4641      	mov	r1, r8
 8001e52:	fba2 ab01 	umull	sl, fp, r2, r1
 8001e56:	445b      	add	r3, fp
 8001e58:	469b      	mov	fp, r3
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	ea4f 529a 	mov.w	r2, sl, lsr #22
 8001e66:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 8001e6a:	ea4f 539b 	mov.w	r3, fp, lsr #22
 8001e6e:	4613      	mov	r3, r2
 8001e70:	e036      	b.n	8001ee0 <ComputeFreqDeviation+0xec>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 8001e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e74:	2200      	movs	r2, #0
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	607a      	str	r2, [r7, #4]
 8001e7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e7e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001e82:	17da      	asrs	r2, r3, #31
 8001e84:	61bb      	str	r3, [r7, #24]
 8001e86:	61fa      	str	r2, [r7, #28]
 8001e88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001e92:	4652      	mov	r2, sl
 8001e94:	fb02 f203 	mul.w	r2, r2, r3
 8001e98:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 8001e9c:	465b      	mov	r3, fp
 8001e9e:	4682      	mov	sl, r0
 8001ea0:	468b      	mov	fp, r1
 8001ea2:	4651      	mov	r1, sl
 8001ea4:	fb01 f303 	mul.w	r3, r1, r3
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4652      	mov	r2, sl
 8001eac:	69b9      	ldr	r1, [r7, #24]
 8001eae:	fba2 4501 	umull	r4, r5, r2, r1
 8001eb2:	442b      	add	r3, r5
 8001eb4:	461d      	mov	r5, r3
 8001eb6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eba:	f1c3 0317 	rsb	r3, r3, #23
 8001ebe:	f1c3 0120 	rsb	r1, r3, #32
 8001ec2:	f1a3 0220 	sub.w	r2, r3, #32
 8001ec6:	fa24 f803 	lsr.w	r8, r4, r3
 8001eca:	fa05 f101 	lsl.w	r1, r5, r1
 8001ece:	ea48 0801 	orr.w	r8, r8, r1
 8001ed2:	fa25 f202 	lsr.w	r2, r5, r2
 8001ed6:	ea48 0802 	orr.w	r8, r8, r2
 8001eda:	fa25 f903 	lsr.w	r9, r5, r3
 8001ede:	4643      	mov	r3, r8
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3730      	adds	r7, #48	@ 0x30
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001eea:	4770      	bx	lr
 8001eec:	02faf080 	.word	0x02faf080

08001ef0 <SearchFreqDevME>:

void SearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8001ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ef4:	b0a2      	sub	sp, #136	@ 0x88
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8001efa:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001efc:	657a      	str	r2, [r7, #84]	@ 0x54
  uint8_t uFDevE, bs = 4, refdiv = 1;
 8001efe:	2304      	movs	r3, #4
 8001f00:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001f04:	2301      	movs	r3, #1
 8001f06:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001f10:	e012      	b.n	8001f38 <SearchFreqDevME+0x48>
    lFDevTmp = ComputeFreqDeviation(255, uFDevE, bs, refdiv);
 8001f12:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001f16:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001f1a:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 8001f1e:	20ff      	movs	r0, #255	@ 0xff
 8001f20:	f7ff ff68 	bl	8001df4 <ComputeFreqDeviation>
 8001f24:	6638      	str	r0, [r7, #96]	@ 0x60
    if(lFDev<lFDevTmp)
 8001f26:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001f28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d309      	bcc.n	8001f42 <SearchFreqDevME+0x52>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8001f2e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f32:	3301      	adds	r3, #1
 8001f34:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001f38:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f3c:	2b0c      	cmp	r3, #12
 8001f3e:	d1e8      	bne.n	8001f12 <SearchFreqDevME+0x22>
 8001f40:	e000      	b.n	8001f44 <SearchFreqDevME+0x54>
      break;
 8001f42:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 8001f44:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001f46:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f4a:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 8001f4c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d155      	bne.n	8002000 <SearchFreqDevME+0x110>
  {
    tgt=((uint64_t)lFDev)<<22;
 8001f54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f56:	2200      	movs	r2, #0
 8001f58:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	f04f 0300 	mov.w	r3, #0
 8001f64:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8001f68:	4629      	mov	r1, r5
 8001f6a:	058b      	lsls	r3, r1, #22
 8001f6c:	4621      	mov	r1, r4
 8001f6e:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 8001f72:	4621      	mov	r1, r4
 8001f74:	058a      	lsls	r2, r1, #22
 8001f76:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ);
 8001f7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001f7e:	a36e      	add	r3, pc, #440	@ (adr r3, 8002138 <SearchFreqDevME+0x248>)
 8001f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f84:	f7fe f984 	bl	8000290 <__aeabi_uldivmod>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	b2d3      	uxtb	r3, r2
 8001f8e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001f90:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*(*pcM);
 8001f92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	2200      	movs	r2, #0
 8001f9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f9c:	637a      	str	r2, [r7, #52]	@ 0x34
 8001f9e:	4b68      	ldr	r3, [pc, #416]	@ (8002140 <SearchFreqDevME+0x250>)
 8001fa0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001fa4:	462a      	mov	r2, r5
 8001fa6:	fb03 f202 	mul.w	r2, r3, r2
 8001faa:	2300      	movs	r3, #0
 8001fac:	4621      	mov	r1, r4
 8001fae:	fb01 f303 	mul.w	r3, r1, r3
 8001fb2:	4413      	add	r3, r2
 8001fb4:	4a62      	ldr	r2, [pc, #392]	@ (8002140 <SearchFreqDevME+0x250>)
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	fba1 ab02 	umull	sl, fp, r1, r2
 8001fbc:	445b      	add	r3, fp
 8001fbe:	469b      	mov	fp, r3
 8001fc0:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
 8001fc4:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1);
 8001fc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	17da      	asrs	r2, r3, #31
 8001fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001fd4:	4b5a      	ldr	r3, [pc, #360]	@ (8002140 <SearchFreqDevME+0x250>)
 8001fd6:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001fda:	462a      	mov	r2, r5
 8001fdc:	fb03 f202 	mul.w	r2, r3, r2
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	4621      	mov	r1, r4
 8001fe4:	fb01 f303 	mul.w	r3, r1, r3
 8001fe8:	4413      	add	r3, r2
 8001fea:	4a55      	ldr	r2, [pc, #340]	@ (8002140 <SearchFreqDevME+0x250>)
 8001fec:	4621      	mov	r1, r4
 8001fee:	fba1 8902 	umull	r8, r9, r1, r2
 8001ff2:	444b      	add	r3, r9
 8001ff4:	4699      	mov	r9, r3
 8001ff6:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8001ffa:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8001ffe:	e06d      	b.n	80020dc <SearchFreqDevME+0x1ec>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8002000:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002002:	2200      	movs	r2, #0
 8002004:	623b      	str	r3, [r7, #32]
 8002006:	627a      	str	r2, [r7, #36]	@ 0x24
 8002008:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800200c:	f1c3 0117 	rsb	r1, r3, #23
 8002010:	f1a1 0320 	sub.w	r3, r1, #32
 8002014:	f1c1 0220 	rsb	r2, r1, #32
 8002018:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800201c:	4648      	mov	r0, r9
 800201e:	fa00 f501 	lsl.w	r5, r0, r1
 8002022:	4640      	mov	r0, r8
 8002024:	fa00 f303 	lsl.w	r3, r0, r3
 8002028:	431d      	orrs	r5, r3
 800202a:	4643      	mov	r3, r8
 800202c:	fa23 f202 	lsr.w	r2, r3, r2
 8002030:	4315      	orrs	r5, r2
 8002032:	4643      	mov	r3, r8
 8002034:	408b      	lsls	r3, r1
 8002036:	461c      	mov	r4, r3
 8002038:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ)-256;
 800203c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002040:	a33d      	add	r3, pc, #244	@ (adr r3, 8002138 <SearchFreqDevME+0x248>)
 8002042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002046:	f7fe f923 	bl	8000290 <__aeabi_uldivmod>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	b2d3      	uxtb	r3, r2
 8002050:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002052:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*((*pcM)+256);
 8002054:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800205c:	17da      	asrs	r2, r3, #31
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	61fa      	str	r2, [r7, #28]
 8002062:	4b37      	ldr	r3, [pc, #220]	@ (8002140 <SearchFreqDevME+0x250>)
 8002064:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002068:	462a      	mov	r2, r5
 800206a:	fb03 f202 	mul.w	r2, r3, r2
 800206e:	2300      	movs	r3, #0
 8002070:	4621      	mov	r1, r4
 8002072:	fb01 f303 	mul.w	r3, r1, r3
 8002076:	4413      	add	r3, r2
 8002078:	4a31      	ldr	r2, [pc, #196]	@ (8002140 <SearchFreqDevME+0x250>)
 800207a:	4621      	mov	r1, r4
 800207c:	fba1 1202 	umull	r1, r2, r1, r2
 8002080:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002082:	460a      	mov	r2, r1
 8002084:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002086:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002088:	4413      	add	r3, r2
 800208a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800208c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002090:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8002094:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1+256);
 8002098:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 80020a0:	17da      	asrs	r2, r3, #31
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	617a      	str	r2, [r7, #20]
 80020a6:	4b26      	ldr	r3, [pc, #152]	@ (8002140 <SearchFreqDevME+0x250>)
 80020a8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80020ac:	462a      	mov	r2, r5
 80020ae:	fb03 f202 	mul.w	r2, r3, r2
 80020b2:	2300      	movs	r3, #0
 80020b4:	4621      	mov	r1, r4
 80020b6:	fb01 f303 	mul.w	r3, r1, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	4a20      	ldr	r2, [pc, #128]	@ (8002140 <SearchFreqDevME+0x250>)
 80020be:	4621      	mov	r1, r4
 80020c0:	fba1 1202 	umull	r1, r2, r1, r2
 80020c4:	647a      	str	r2, [r7, #68]	@ 0x44
 80020c6:	460a      	mov	r2, r1
 80020c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80020ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020cc:	4413      	add	r3, r2
 80020ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80020d0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80020d4:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 80020d8:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 80020dc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80020e0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80020e4:	1a84      	subs	r4, r0, r2
 80020e6:	60bc      	str	r4, [r7, #8]
 80020e8:	eb61 0303 	sbc.w	r3, r1, r3
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80020f2:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80020f6:	1a84      	subs	r4, r0, r2
 80020f8:	603c      	str	r4, [r7, #0]
 80020fa:	eb61 0303 	sbc.w	r3, r1, r3
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002104:	4623      	mov	r3, r4
 8002106:	e9d7 0100 	ldrd	r0, r1, [r7]
 800210a:	4602      	mov	r2, r0
 800210c:	4293      	cmp	r3, r2
 800210e:	462b      	mov	r3, r5
 8002110:	460a      	mov	r2, r1
 8002112:	4193      	sbcs	r3, r2
 8002114:	d204      	bcs.n	8002120 <SearchFreqDevME+0x230>
 8002116:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	3301      	adds	r3, #1
 800211c:	b2db      	uxtb	r3, r3
 800211e:	e001      	b.n	8002124 <SearchFreqDevME+0x234>
 8002120:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002126:	7013      	strb	r3, [r2, #0]
}
 8002128:	bf00      	nop
 800212a:	3788      	adds	r7, #136	@ 0x88
 800212c:	46bd      	mov	sp, r7
 800212e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002132:	bf00      	nop
 8002134:	f3af 8000 	nop.w
 8002138:	02faf080 	.word	0x02faf080
 800213c:	00000000 	.word	0x00000000
 8002140:	02faf080 	.word	0x02faf080

08002144 <S2LP_SetModulation>:
*         [100 500000].
*         Frequency deviation expressed in Hz.
* @retval None.
*/
void S2LP_SetModulation(uint8_t mod_type, uint32_t datarate, uint32_t fdev)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	73fb      	strb	r3, [r7, #15]
  uint8_t dr_e;
  uint16_t dr_m;
  uint8_t uFDevM, uFDevE;

  /* Calculates the datarate mantissa and exponent */
  SearchDatarateME(datarate, &dr_m, &dr_e);
 8002152:	f107 0217 	add.w	r2, r7, #23
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	4619      	mov	r1, r3
 800215c:	68b8      	ldr	r0, [r7, #8]
 800215e:	f7ff fcef 	bl	8001b40 <SearchDatarateME>
  /* Calculates the frequency deviation mantissa and exponent */
  SearchFreqDevME(fdev, &uFDevM, &uFDevE);
 8002162:	f107 0212 	add.w	r2, r7, #18
 8002166:	f107 0313 	add.w	r3, r7, #19
 800216a:	4619      	mov	r1, r3
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff febf 	bl	8001ef0 <SearchFreqDevME>

  S2LP_WriteReg(MOD4_ADDR, (uint8_t)(dr_m >> 8), NULL);
 8002172:	8abb      	ldrh	r3, [r7, #20]
 8002174:	0a1b      	lsrs	r3, r3, #8
 8002176:	b29b      	uxth	r3, r3
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2200      	movs	r2, #0
 800217c:	4619      	mov	r1, r3
 800217e:	200e      	movs	r0, #14
 8002180:	f7ff f8c4 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(MOD3_ADDR, (uint8_t)dr_m, NULL);
 8002184:	8abb      	ldrh	r3, [r7, #20]
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2200      	movs	r2, #0
 800218a:	4619      	mov	r1, r3
 800218c:	200f      	movs	r0, #15
 800218e:	f7ff f8bd 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(MOD2_ADDR, mod_type | dr_e, NULL);
 8002192:	7dfa      	ldrb	r2, [r7, #23]
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	4313      	orrs	r3, r2
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2200      	movs	r2, #0
 800219c:	4619      	mov	r1, r3
 800219e:	2010      	movs	r0, #16
 80021a0:	f7ff f8b4 	bl	800130c <S2LP_WriteReg>

  S2LP_WriteReg(MOD0_ADDR, uFDevM, NULL);
 80021a4:	7cfb      	ldrb	r3, [r7, #19]
 80021a6:	2200      	movs	r2, #0
 80021a8:	4619      	mov	r1, r3
 80021aa:	2012      	movs	r0, #18
 80021ac:	f7ff f8ae 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(MOD1_ADDR, uFDevE, NULL);
 80021b0:	7cbb      	ldrb	r3, [r7, #18]
 80021b2:	2200      	movs	r2, #0
 80021b4:	4619      	mov	r1, r3
 80021b6:	2011      	movs	r0, #17
 80021b8:	f7ff f8a8 	bl	800130c <S2LP_WriteReg>
}
 80021bc:	bf00      	nop
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <S2LP_SetPALeveldBm>:

void S2LP_SetPALeveldBm(int32_t lPowerdBm)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  uint8_t paLevelValue;
  if(lPowerdBm> 14)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b0e      	cmp	r3, #14
 80021d0:	dd02      	ble.n	80021d8 <S2LP_SetPALeveldBm+0x14>
  {
    paLevelValue = 1;
 80021d2:	2301      	movs	r3, #1
 80021d4:	73fb      	strb	r3, [r7, #15]
 80021d6:	e006      	b.n	80021e6 <S2LP_SetPALeveldBm+0x22>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)29-2*lPowerdBm);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	f1c3 031d 	rsb	r3, r3, #29
 80021e4:	73fb      	strb	r3, [r7, #15]
  }

  S2LP_WriteReg(PA_POWER0_ADDR, 0, NULL);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2100      	movs	r1, #0
 80021ea:	2062      	movs	r0, #98	@ 0x62
 80021ec:	f7ff f88e 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR+1, 0, NULL); // disable degeneration mode
 80021f0:	2200      	movs	r2, #0
 80021f2:	2100      	movs	r1, #0
 80021f4:	2064      	movs	r0, #100	@ 0x64
 80021f6:	f7ff f889 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR, 0, NULL); // disable Tx Bessel FIR
 80021fa:	2200      	movs	r2, #0
 80021fc:	2100      	movs	r1, #0
 80021fe:	2063      	movs	r0, #99	@ 0x63
 8002200:	f7ff f884 	bl	800130c <S2LP_WriteReg>
  S2LP_WriteReg(PA_POWER1_ADDR, paLevelValue, NULL);
 8002204:	7bfb      	ldrb	r3, [r7, #15]
 8002206:	2200      	movs	r2, #0
 8002208:	4619      	mov	r1, r3
 800220a:	2061      	movs	r0, #97	@ 0x61
 800220c:	f7ff f87e 	bl	800130c <S2LP_WriteReg>
}
 8002210:	bf00      	nop
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <S2LP_Init>:

	return HAL_OK;
}

HAL_StatusTypeDef S2LP_Init(SPI_HandleTypeDef *spi_handle)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
	gSPI = spi_handle;
 8002220:	4a48      	ldr	r2, [pc, #288]	@ (8002344 <S2LP_Init+0x12c>)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6013      	str	r3, [r2, #0]
	uint32_t ncycles_start = HAL_RCC_GetHCLKFreq()/9600;
 8002226:	f002 facf 	bl	80047c8 <HAL_RCC_GetHCLKFreq>
 800222a:	4603      	mov	r3, r0
 800222c:	4a46      	ldr	r2, [pc, #280]	@ (8002348 <S2LP_Init+0x130>)
 800222e:	fba2 2303 	umull	r2, r3, r2, r3
 8002232:	0a9b      	lsrs	r3, r3, #10
 8002234:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002236:	b672      	cpsid	i
}
 8002238:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_RESET); // Power up S2LP
 800223a:	2200      	movs	r2, #0
 800223c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002240:	4842      	ldr	r0, [pc, #264]	@ (800234c <S2LP_Init+0x134>)
 8002242:	f001 fdfd 	bl	8003e40 <HAL_GPIO_WritePin>
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8002246:	2300      	movs	r3, #0
 8002248:	617b      	str	r3, [r7, #20]
 800224a:	e003      	b.n	8002254 <S2LP_Init+0x3c>
		asm volatile("nop");
 800224c:	bf00      	nop
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	3301      	adds	r3, #1
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	697a      	ldr	r2, [r7, #20]
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	429a      	cmp	r2, r3
 800225a:	d3f7      	bcc.n	800224c <S2LP_Init+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 800225c:	b662      	cpsie	i
}
 800225e:	bf00      	nop
	__enable_irq();

	S2LP_WriteReg(GPIO0_CONF_ADDR, 3, NULL); // Set GPIO as interrupt line
 8002260:	2200      	movs	r2, #0
 8002262:	2103      	movs	r1, #3
 8002264:	2000      	movs	r0, #0
 8002266:	f7ff f851 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK0_ADDR, 0x80 | 0x20 | 0x04, NULL); // Enable "Tx Data sent" and "TX FIFO almost full" interrupts
 800226a:	2200      	movs	r2, #0
 800226c:	21a4      	movs	r1, #164	@ 0xa4
 800226e:	2053      	movs	r0, #83	@ 0x53
 8002270:	f7ff f84c 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK1_ADDR, 0x01, NULL); // Enable "TX FIFO almost empty" interrupt
 8002274:	2200      	movs	r2, #0
 8002276:	2101      	movs	r1, #1
 8002278:	2052      	movs	r0, #82	@ 0x52
 800227a:	f7ff f847 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK2_ADDR, 0x00, NULL);
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	2051      	movs	r0, #81	@ 0x51
 8002284:	f7ff f842 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK3_ADDR, 0x00, NULL);
 8002288:	2200      	movs	r2, #0
 800228a:	2100      	movs	r1, #0
 800228c:	2050      	movs	r0, #80	@ 0x50
 800228e:	f7ff f83d 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(FIFO_CONFIG0_ADDR, FIFO_EMPTY_THRESH * FIFO_CHUNK_SIZE, NULL);
 8002292:	2200      	movs	r2, #0
 8002294:	2120      	movs	r1, #32
 8002296:	203f      	movs	r0, #63	@ 0x3f
 8002298:	f7ff f838 	bl	800130c <S2LP_WriteReg>

	// Change sync word bytes
	S2LP_WriteReg(SYNC3_ADDR, 0xB7, NULL);
 800229c:	2200      	movs	r2, #0
 800229e:	21b7      	movs	r1, #183	@ 0xb7
 80022a0:	2033      	movs	r0, #51	@ 0x33
 80022a2:	f7ff f833 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(SYNC2_ADDR, 0x54, NULL);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2154      	movs	r1, #84	@ 0x54
 80022aa:	2034      	movs	r0, #52	@ 0x34
 80022ac:	f7ff f82e 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(SYNC1_ADDR, 0x2A, NULL);
 80022b0:	2200      	movs	r2, #0
 80022b2:	212a      	movs	r1, #42	@ 0x2a
 80022b4:	2035      	movs	r0, #53	@ 0x35
 80022b6:	f7ff f829 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(SYNC0_ADDR, 0x3E, NULL);
 80022ba:	2200      	movs	r2, #0
 80022bc:	213e      	movs	r1, #62	@ 0x3e
 80022be:	2036      	movs	r0, #54	@ 0x36
 80022c0:	f7ff f824 	bl	800130c <S2LP_WriteReg>

	// PLL and PA configuration
	S2LP_PLLConf(BASE_FREQ);
 80022c4:	4822      	ldr	r0, [pc, #136]	@ (8002350 <S2LP_Init+0x138>)
 80022c6:	f7ff fa8f 	bl	80017e8 <S2LP_PLLConf>
	S2LP_SetPALeveldBm(PA_LEVEL);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f7ff ff7a 	bl	80021c4 <S2LP_SetPALeveldBm>

	// Modulation and packet configuration
	S2LP_SetModulation(MOD_2FSK, DATARATE, FREQDEV);
 80022d0:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80022d4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80022d8:	2000      	movs	r0, #0
 80022da:	f7ff ff33 	bl	8002144 <S2LP_SetModulation>
	S2LP_WriteReg(PCKTCTRL1_ADDR, 0x20, NULL); // No whitening, CRC with poly 0x07
 80022de:	2200      	movs	r2, #0
 80022e0:	2120      	movs	r1, #32
 80022e2:	2030      	movs	r0, #48	@ 0x30
 80022e4:	f7ff f812 	bl	800130c <S2LP_WriteReg>
	S2LP_WriteReg(PCKTCTRL3_ADDR, 0x00, NULL); // Enable basic packet structure
 80022e8:	2200      	movs	r2, #0
 80022ea:	2100      	movs	r1, #0
 80022ec:	202e      	movs	r0, #46	@ 0x2e
 80022ee:	f7ff f80d 	bl	800130c <S2LP_WriteReg>

	S2LPStatus radio_status;
	uint8_t rco_conf;
	HAL_StatusTypeDef err = S2LP_ReadReg(XO_RCO_CONF1_ADDR, &rco_conf, &radio_status); // fetch radio state
 80022f2:	f107 020c 	add.w	r2, r7, #12
 80022f6:	f107 030b 	add.w	r3, r7, #11
 80022fa:	4619      	mov	r1, r3
 80022fc:	206c      	movs	r0, #108	@ 0x6c
 80022fe:	f7fe ffc7 	bl	8001290 <S2LP_ReadReg>
 8002302:	4603      	mov	r3, r0
 8002304:	73fb      	strb	r3, [r7, #15]
	if (err) {
 8002306:	7bfb      	ldrb	r3, [r7, #15]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <S2LP_Init+0xf8>
		return err;
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	e015      	b.n	800233c <S2LP_Init+0x124>
	} else if (rco_conf != 0x45) {
 8002310:	7afb      	ldrb	r3, [r7, #11]
 8002312:	2b45      	cmp	r3, #69	@ 0x45
 8002314:	d006      	beq.n	8002324 <S2LP_Init+0x10c>
		DEBUG_PRINT("[S2LP] Error: XO_RCO_CONF1 register is invalid (0x%X instead of 0x45), faulty SPI bus?\r\n", rco_conf);
 8002316:	7afb      	ldrb	r3, [r7, #11]
 8002318:	4619      	mov	r1, r3
 800231a:	480e      	ldr	r0, [pc, #56]	@ (8002354 <S2LP_Init+0x13c>)
 800231c:	f004 fec4 	bl	80070a8 <iprintf>
		return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e00b      	b.n	800233c <S2LP_Init+0x124>
	}

	if (radio_status.MC_STATE != MC_STATE_READY) {
 8002324:	7b7b      	ldrb	r3, [r7, #13]
 8002326:	f023 0301 	bic.w	r3, r3, #1
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	d004      	beq.n	800233a <S2LP_Init+0x122>
		DEBUG_PRINT("[S2LP] Error: radio is not ready after initialization\r\n");
 8002330:	4809      	ldr	r0, [pc, #36]	@ (8002358 <S2LP_Init+0x140>)
 8002332:	f004 ff21 	bl	8007178 <puts>
		return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <S2LP_Init+0x124>
	}

	return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	200014e8 	.word	0x200014e8
 8002348:	1b4e81b5 	.word	0x1b4e81b5
 800234c:	48001400 	.word	0x48001400
 8002350:	33bca100 	.word	0x33bca100
 8002354:	08008090 	.word	0x08008090
 8002358:	080080ec 	.word	0x080080ec

0800235c <S2LP_IRQ_Handler>:

void S2LP_IRQ_Handler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
	uint8_t irq_status1, irq_status0;
	S2LP_ReadReg(IRQ_STATUS1_ADDR, &irq_status1, NULL);
 8002362:	1dfb      	adds	r3, r7, #7
 8002364:	2200      	movs	r2, #0
 8002366:	4619      	mov	r1, r3
 8002368:	20fc      	movs	r0, #252	@ 0xfc
 800236a:	f7fe ff91 	bl	8001290 <S2LP_ReadReg>
	S2LP_ReadReg(IRQ_STATUS0_ADDR, &irq_status0, NULL);
 800236e:	1dbb      	adds	r3, r7, #6
 8002370:	2200      	movs	r2, #0
 8002372:	4619      	mov	r1, r3
 8002374:	20fd      	movs	r0, #253	@ 0xfd
 8002376:	f7fe ff8b 	bl	8001290 <S2LP_ReadReg>

	if (irq_status1 & 0x01) // TX FIFO almost empty
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b00      	cmp	r3, #0
 8002382:	d002      	beq.n	800238a <S2LP_IRQ_Handler+0x2e>
		fifo_almost_empty = 1;
 8002384:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <S2LP_IRQ_Handler+0x58>)
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x20) // TX/RX FIFO underflow or overflow
 800238a:	79bb      	ldrb	r3, [r7, #6]
 800238c:	f003 0320 	and.w	r3, r3, #32
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <S2LP_IRQ_Handler+0x3e>
		underflow = 1;
 8002394:	4b08      	ldr	r3, [pc, #32]	@ (80023b8 <S2LP_IRQ_Handler+0x5c>)
 8002396:	2201      	movs	r2, #1
 8002398:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x04) // Packet transmitted
 800239a:	79bb      	ldrb	r3, [r7, #6]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d002      	beq.n	80023aa <S2LP_IRQ_Handler+0x4e>
		packet_sent = 1;
 80023a4:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <S2LP_IRQ_Handler+0x60>)
 80023a6:	2201      	movs	r2, #1
 80023a8:	701a      	strb	r2, [r3, #0]
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200014e5 	.word	0x200014e5
 80023b8:	200014e6 	.word	0x200014e6
 80023bc:	200014e4 	.word	0x200014e4

080023c0 <Spectrogram_Format>:
    }
}

// Convert 12-bit DC ADC samples to Q1.15 fixed point signal and remove DC component
void Spectrogram_Format(q15_t *buf)
{
 80023c0:	b510      	push	{r4, lr}

	// /!\ When multiplying/dividing by a power 2, always prefer shifting left/right instead, ARM instructions to do so are more efficient.
	// Here we should shift left by 3.

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 80023c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
{
 80023c6:	4604      	mov	r4, r0
	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 80023c8:	2103      	movs	r1, #3
 80023ca:	4602      	mov	r2, r0
 80023cc:	f003 fec2 	bl	8006154 <arm_shift_q15>

	// Since we use a signed representation, we should now center the value around zero, we can do this by substracting 2**14.
	// Now the value of buf[i] is in [-2**14 , 2**14 - 1]

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 80023d0:	1ea3      	subs	r3, r4, #2
 80023d2:	f204 31fe 	addw	r1, r4, #1022	@ 0x3fe
		buf[i] -= (1 << 14);
 80023d6:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 80023da:	f5a2 4280 	sub.w	r2, r2, #16384	@ 0x4000
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 80023de:	4299      	cmp	r1, r3
		buf[i] -= (1 << 14);
 80023e0:	801a      	strh	r2, [r3, #0]
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 80023e2:	d1f8      	bne.n	80023d6 <Spectrogram_Format+0x16>
	}
	STOP_CYCLE_COUNT_SIGNAL_PROC_OP("Step 0.2 - Remove DC Component");
}
 80023e4:	bd10      	pop	{r4, pc}
 80023e6:	bf00      	nop

080023e8 <Spectrogram_Compute>:

// Compute spectrogram of samples and transform into MEL vectors.
void Spectrogram_Compute(q15_t *samples, q15_t *melvec)
{
 80023e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// STEP 1  : Windowing of input samples
	//           --> Pointwise product
	//           Complexity: O(N)
	//           Number of cycles: <TODO>
	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 80023ec:	4a40      	ldr	r2, [pc, #256]	@ (80024f0 <Spectrogram_Compute+0x108>)
 80023ee:	4c41      	ldr	r4, [pc, #260]	@ (80024f4 <Spectrogram_Compute+0x10c>)
{
 80023f0:	b08a      	sub	sp, #40	@ 0x28
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 80023f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
{
 80023f6:	460d      	mov	r5, r1
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 80023f8:	493f      	ldr	r1, [pc, #252]	@ (80024f8 <Spectrogram_Compute+0x110>)
 80023fa:	f003 ff3d 	bl	8006278 <arm_mult_q15>

	START_CYCLE_COUNT_FFT();

	// Since the FFT is a recursive algorithm, the values are rescaled in the function to ensure that overflow cannot happen.
	arm_rfft_instance_q15 rfft_inst;
	arm_rfft_init_q15(&rfft_inst, SAMPLES_PER_MELVEC, 0, 1);
 80023fe:	2301      	movs	r3, #1
 8002400:	2200      	movs	r2, #0
 8002402:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002406:	a804      	add	r0, sp, #16
 8002408:	f003 fd7e 	bl	8005f08 <arm_rfft_init_q15>
	arm_rfft_q15(&rfft_inst, buf, buf_fft);
 800240c:	4a3b      	ldr	r2, [pc, #236]	@ (80024fc <Spectrogram_Compute+0x114>)
 800240e:	4938      	ldr	r1, [pc, #224]	@ (80024f0 <Spectrogram_Compute+0x108>)
 8002410:	a804      	add	r0, sp, #16
 8002412:	f003 fcfd 	bl	8005e10 <arm_rfft_q15>
	// STEP 3.1: Find the extremum value (maximum of absolute values)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	q15_t vmax;
	uint32_t pIndex=0;
 8002416:	2100      	movs	r1, #0

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 8002418:	4838      	ldr	r0, [pc, #224]	@ (80024fc <Spectrogram_Compute+0x114>)
	uint32_t pIndex=0;
 800241a:	9101      	str	r1, [sp, #4]
	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 800241c:	f10d 0202 	add.w	r2, sp, #2
 8002420:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002424:	ab01      	add	r3, sp, #4
 8002426:	f7fe fb11 	bl	8000a4c <arm_absmax_q15>
	// STEP 3.2: Normalize the vector - Dynamic range increase
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 800242a:	4a35      	ldr	r2, [pc, #212]	@ (8002500 <Spectrogram_Compute+0x118>)
	{
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 800242c:	f9bd c002 	ldrsh.w	ip, [sp, #2]
 8002430:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8002434:	4621      	mov	r1, r4
 8002436:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 800243a:	4282      	cmp	r2, r0
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 800243c:	ea4f 33c3 	mov.w	r3, r3, lsl #15
 8002440:	fb93 f3fc 	sdiv	r3, r3, ip
 8002444:	f821 3f02 	strh.w	r3, [r1, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8002448:	d1f5      	bne.n	8002436 <Spectrogram_Compute+0x4e>
	//           --> The output buffer is now two times smaller because (real|imag) --> (mag)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_cmplx_mag_q15(buf, buf, SAMPLES_PER_MELVEC/2);
 800244a:	4929      	ldr	r1, [pc, #164]	@ (80024f0 <Spectrogram_Compute+0x108>)
 800244c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002450:	4608      	mov	r0, r1
 8002452:	f003 fdd5 	bl	8006000 <arm_cmplx_mag_q15>
	//           Number of cycles: <TODO>

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
	{
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 8002456:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 800245a:	4a2a      	ldr	r2, [pc, #168]	@ (8002504 <Spectrogram_Compute+0x11c>)
 800245c:	f834 3f02 	ldrh.w	r3, [r4, #2]!
 8002460:	fb13 f301 	smulbb	r3, r3, r1
 8002464:	13db      	asrs	r3, r3, #15
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 8002466:	4294      	cmp	r4, r2
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 8002468:	8023      	strh	r3, [r4, #0]
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 800246a:	d1f7      	bne.n	800245c <Spectrogram_Compute+0x74>
	// less precision since it discards the low 16 bits of each multiplication result.

	// /!\ In order to avoid overflows completely the input signals should be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
	// as a total of numColsA additions are computed internally for each output element. Because our hz2mel_mat matrix contains lots of zeros in its rows, this is not necessary.
	
	START_CYCLE_COUNT_MEL();
 800246c:	f000 f9a0 	bl	80027b0 <start_cycle_count>
 8002470:	4b25      	ldr	r3, [pc, #148]	@ (8002508 <Spectrogram_Compute+0x120>)
    for (size_t i = 0; i < mel_len; i++) {
 8002472:	2100      	movs	r1, #0
 8002474:	e002      	b.n	800247c <Spectrogram_Compute+0x94>
 8002476:	3101      	adds	r1, #1
 8002478:	2914      	cmp	r1, #20
 800247a:	d010      	beq.n	800249e <Spectrogram_Compute+0xb6>
        if (mel_triangles[i].idx_offset + mel_triangles[i].triangle_len > fft_len) {
 800247c:	e9d3 0200 	ldrd	r0, r2, [r3]
 8002480:	4402      	add	r2, r0
 8002482:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    for (size_t i = 0; i < mel_len; i++) {
 8002486:	f103 037c 	add.w	r3, r3, #124	@ 0x7c
        if (mel_triangles[i].idx_offset + mel_triangles[i].triangle_len > fft_len) {
 800248a:	d9f4      	bls.n	8002476 <Spectrogram_Compute+0x8e>
            DEBUG_PRINT("Error: Mel triangle %d is too large\n", i);
 800248c:	481f      	ldr	r0, [pc, #124]	@ (800250c <Spectrogram_Compute+0x124>)
 800248e:	f004 fe0b 	bl	80070a8 <iprintf>
	#if MEL_MODE == MEL_MODE_FILTERBANK
		mel_filter_apply(buf, melvec, SAMPLES_PER_MELVEC, MELVEC_LENGTH);
		STOP_CYCLE_COUNT_MEL("Step 4 - Mel filter bank");
 8002492:	481f      	ldr	r0, [pc, #124]	@ (8002510 <Spectrogram_Compute+0x128>)
 8002494:	f000 f98e 	bl	80027b4 <stop_cycle_count>

		arm_mat_mult_fast_q15(&hz2mel_inst, &fftmag_inst, &melvec_inst, buf_tmp);
		STOP_CYCLE_COUNT_MEL("Step 4 - Mel matrix");
	#endif
	
}
 8002498:	b00a      	add	sp, #40	@ 0x28
 800249a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800249e:	4c1d      	ldr	r4, [pc, #116]	@ (8002514 <Spectrogram_Compute+0x12c>)
 80024a0:	4f13      	ldr	r7, [pc, #76]	@ (80024f0 <Spectrogram_Compute+0x108>)
 80024a2:	3d02      	subs	r5, #2
 80024a4:	f504 681b 	add.w	r8, r4, #2480	@ 0x9b0
   */
  __STATIC_FORCEINLINE q15_t clip_q63_to_q15(
  q63_t x)
  {
    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
      ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
 80024a8:	f647 76ff 	movw	r6, #32767	@ 0x7fff
        arm_dot_prod_q15(fft_samples,  mel_triangles[i].values,  mel_triangles[i].triangle_len, &mel_result);
 80024ac:	e954 2002 	ldrd	r2, r0, [r4, #-8]
 80024b0:	4621      	mov	r1, r4
 80024b2:	ab02      	add	r3, sp, #8
 80024b4:	eb07 0040 	add.w	r0, r7, r0, lsl #1
 80024b8:	f003 ff3c 	bl	8006334 <arm_dot_prod_q15>
		mel_array[i] = clip_q63_to_q15(mel_result);
 80024bc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80024c0:	ebb2 7fe3 	cmp.w	r2, r3, asr #31
 80024c4:	ea86 71e2 	eor.w	r1, r6, r2, asr #31
 80024c8:	d005      	beq.n	80024d6 <Spectrogram_Compute+0xee>
    for (size_t i = 0; i < mel_len; i++) {
 80024ca:	347c      	adds	r4, #124	@ 0x7c
 80024cc:	45a0      	cmp	r8, r4
		mel_array[i] = clip_q63_to_q15(mel_result);
 80024ce:	f825 1f02 	strh.w	r1, [r5, #2]!
    for (size_t i = 0; i < mel_len; i++) {
 80024d2:	d1eb      	bne.n	80024ac <Spectrogram_Compute+0xc4>
 80024d4:	e7dd      	b.n	8002492 <Spectrogram_Compute+0xaa>
 80024d6:	347c      	adds	r4, #124	@ 0x7c
 80024d8:	0bdb      	lsrs	r3, r3, #15
 80024da:	4544      	cmp	r4, r8
 80024dc:	f825 3f02 	strh.w	r3, [r5, #2]!
 80024e0:	d1e4      	bne.n	80024ac <Spectrogram_Compute+0xc4>
		STOP_CYCLE_COUNT_MEL("Step 4 - Mel filter bank");
 80024e2:	480b      	ldr	r0, [pc, #44]	@ (8002510 <Spectrogram_Compute+0x128>)
 80024e4:	f000 f966 	bl	80027b4 <stop_cycle_count>
}
 80024e8:	b00a      	add	sp, #40	@ 0x28
 80024ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024ee:	bf00      	nop
 80024f0:	20001cec 	.word	0x20001cec
 80024f4:	20001cea 	.word	0x20001cea
 80024f8:	20000000 	.word	0x20000000
 80024fc:	200014ec 	.word	0x200014ec
 8002500:	200014ea 	.word	0x200014ea
 8002504:	20001eea 	.word	0x20001eea
 8002508:	080082c0 	.word	0x080082c0
 800250c:	0800827c 	.word	0x0800827c
 8002510:	080082a4 	.word	0x080082a4
 8002514:	080082c8 	.word	0x080082c8

08002518 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002518:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800251a:	4810      	ldr	r0, [pc, #64]	@ (800255c <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800251c:	4c10      	ldr	r4, [pc, #64]	@ (8002560 <MX_SPI1_Init+0x48>)
 800251e:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8002522:	e9c0 4100 	strd	r4, r1, [r0]
 8002526:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800252a:	2300      	movs	r3, #0
 800252c:	2208      	movs	r2, #8
 800252e:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
 8002532:	6181      	str	r1, [r0, #24]
 8002534:	2107      	movs	r1, #7
 8002536:	e9c0 3402 	strd	r3, r4, [r0, #8]
 800253a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800253e:	e9c0 2307 	strd	r2, r3, [r0, #28]
 8002542:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
 8002546:	e9c0 130b 	strd	r1, r3, [r0, #44]	@ 0x2c
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800254a:	6342      	str	r2, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800254c:	f002 fd9a 	bl	8005084 <HAL_SPI_Init>
 8002550:	b900      	cbnz	r0, 8002554 <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002552:	bd10      	pop	{r4, pc}
 8002554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002558:	f7fe bcb2 	b.w	8000ec0 <Error_Handler>
 800255c:	200020f0 	.word	0x200020f0
 8002560:	40013000 	.word	0x40013000

08002564 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002564:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8002566:	4b22      	ldr	r3, [pc, #136]	@ (80025f0 <HAL_SPI_MspInit+0x8c>)
 8002568:	6802      	ldr	r2, [r0, #0]
{
 800256a:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI1)
 800256e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002570:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002574:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002578:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI1)
 800257a:	d001      	beq.n	8002580 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800257c:	b00a      	add	sp, #40	@ 0x28
 800257e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002580:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002584:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002586:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002588:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800258c:	661a      	str	r2, [r3, #96]	@ 0x60
 800258e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002590:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002594:	9201      	str	r2, [sp, #4]
 8002596:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002598:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800259a:	f042 0201 	orr.w	r2, r2, #1
 800259e:	64da      	str	r2, [r3, #76]	@ 0x4c
 80025a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025a2:	f002 0201 	and.w	r2, r2, #1
 80025a6:	9202      	str	r2, [sp, #8]
 80025a8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025ac:	f042 0210 	orr.w	r2, r2, #16
 80025b0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80025b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b4:	f003 0310 	and.w	r3, r3, #16
 80025b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025ba:	22c0      	movs	r2, #192	@ 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025bc:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025be:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025c0:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ca:	e9cd 6507 	strd	r6, r5, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025ce:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d0:	f001 fb12 	bl	8003bf8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80025d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025d8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025da:	4806      	ldr	r0, [pc, #24]	@ (80025f4 <HAL_SPI_MspInit+0x90>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025dc:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025e0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025e2:	e9cd 4606 	strd	r4, r6, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025e8:	f001 fb06 	bl	8003bf8 <HAL_GPIO_Init>
}
 80025ec:	b00a      	add	sp, #40	@ 0x28
 80025ee:	bd70      	pop	{r4, r5, r6, pc}
 80025f0:	40013000 	.word	0x40013000
 80025f4:	48001000 	.word	0x48001000

080025f8 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <HAL_MspInit+0x2c>)
 80025fa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80025fc:	f042 0201 	orr.w	r2, r2, #1
 8002600:	661a      	str	r2, [r3, #96]	@ 0x60
 8002602:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8002604:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002606:	f002 0201 	and.w	r2, r2, #1
 800260a:	9200      	str	r2, [sp, #0]
 800260c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002610:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002614:	659a      	str	r2, [r3, #88]	@ 0x58
 8002616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002618:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002620:	b002      	add	sp, #8
 8002622:	4770      	bx	lr
 8002624:	40021000 	.word	0x40021000

08002628 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002628:	e7fe      	b.n	8002628 <NMI_Handler>
 800262a:	bf00      	nop

0800262c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800262c:	e7fe      	b.n	800262c <HardFault_Handler>
 800262e:	bf00      	nop

08002630 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002630:	e7fe      	b.n	8002630 <MemManage_Handler>
 8002632:	bf00      	nop

08002634 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002634:	e7fe      	b.n	8002634 <BusFault_Handler>
 8002636:	bf00      	nop

08002638 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002638:	e7fe      	b.n	8002638 <UsageFault_Handler>
 800263a:	bf00      	nop

0800263c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop

08002640 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop

08002644 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop

08002648 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002648:	f000 b916 	b.w	8002878 <HAL_IncTick>

0800264c <EXTI3_IRQHandler>:
  */
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_INT_Pin);
 800264c:	2008      	movs	r0, #8
 800264e:	f001 bbfd 	b.w	8003e4c <HAL_GPIO_EXTI_IRQHandler>
 8002652:	bf00      	nop

08002654 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002654:	4801      	ldr	r0, [pc, #4]	@ (800265c <DMA1_Channel1_IRQHandler+0x8>)
 8002656:	f001 ba81 	b.w	8003b5c <HAL_DMA_IRQHandler>
 800265a:	bf00      	nop
 800265c:	20000484 	.word	0x20000484

08002660 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002660:	4801      	ldr	r0, [pc, #4]	@ (8002668 <TIM3_IRQHandler+0x8>)
 8002662:	f003 b899 	b.w	8005798 <HAL_TIM_IRQHandler>
 8002666:	bf00      	nop
 8002668:	20002158 	.word	0x20002158

0800266c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800266c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002670:	f001 bbec 	b.w	8003e4c <HAL_GPIO_EXTI_IRQHandler>

08002674 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002674:	490c      	ldr	r1, [pc, #48]	@ (80026a8 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002676:	4a0d      	ldr	r2, [pc, #52]	@ (80026ac <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002678:	680b      	ldr	r3, [r1, #0]
{
 800267a:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800267c:	4c0c      	ldr	r4, [pc, #48]	@ (80026b0 <_sbrk+0x3c>)
 800267e:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002680:	b12b      	cbz	r3, 800268e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002682:	4418      	add	r0, r3
 8002684:	4290      	cmp	r0, r2
 8002686:	d807      	bhi.n	8002698 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002688:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800268a:	4618      	mov	r0, r3
 800268c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800268e:	4b09      	ldr	r3, [pc, #36]	@ (80026b4 <_sbrk+0x40>)
 8002690:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002692:	4418      	add	r0, r3
 8002694:	4290      	cmp	r0, r2
 8002696:	d9f7      	bls.n	8002688 <_sbrk+0x14>
    errno = ENOMEM;
 8002698:	f004 ff60 	bl	800755c <__errno>
 800269c:	230c      	movs	r3, #12
 800269e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	bd10      	pop	{r4, pc}
 80026a8:	20002154 	.word	0x20002154
 80026ac:	20050000 	.word	0x20050000
 80026b0:	00000400 	.word	0x00000400
 80026b4:	20002380 	.word	0x20002380

080026b8 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026b8:	480e      	ldr	r0, [pc, #56]	@ (80026f4 <SystemInit+0x3c>)
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80026ba:	4b0f      	ldr	r3, [pc, #60]	@ (80026f8 <SystemInit+0x40>)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026bc:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 80026c0:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 80026c4:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  RCC->CR |= RCC_CR_MSION;
 80026c8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80026ca:	2100      	movs	r1, #0
  RCC->CR |= RCC_CR_MSION;
 80026cc:	f042 0201 	orr.w	r2, r2, #1
 80026d0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80026d2:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	f022 52a8 	bic.w	r2, r2, #352321536	@ 0x15000000
 80026da:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80026de:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  RCC->CR &= 0xEAF6FFFFU;
 80026e2:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x00001000U;
 80026e4:	60d8      	str	r0, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80026ec:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80026ee:	6199      	str	r1, [r3, #24]
}
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000ed00 	.word	0xe000ed00
 80026f8:	40021000 	.word	0x40021000

080026fc <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026fc:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026fe:	481a      	ldr	r0, [pc, #104]	@ (8002768 <MX_TIM3_Init+0x6c>)
 8002700:	4a1a      	ldr	r2, [pc, #104]	@ (800276c <MX_TIM3_Init+0x70>)
 8002702:	6002      	str	r2, [r0, #0]
{
 8002704:	b089      	sub	sp, #36	@ 0x24
  htim3.Init.Prescaler = 23;
 8002706:	2217      	movs	r2, #23
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002708:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 23;
 800270a:	6042      	str	r2, [r0, #4]
 800270c:	22c3      	movs	r2, #195	@ 0xc3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002712:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002716:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim3.Init.Prescaler = 23;
 800271a:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271e:	9303      	str	r3, [sp, #12]
  htim3.Init.Prescaler = 23;
 8002720:	6103      	str	r3, [r0, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 195;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002722:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002724:	f002 feb6 	bl	8005494 <HAL_TIM_Base_Init>
 8002728:	b998      	cbnz	r0, 8002752 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800272a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800272e:	480e      	ldr	r0, [pc, #56]	@ (8002768 <MX_TIM3_Init+0x6c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002730:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002732:	a904      	add	r1, sp, #16
 8002734:	f002 ff7c 	bl	8005630 <HAL_TIM_ConfigClockSource>
 8002738:	b998      	cbnz	r0, 8002762 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800273a:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800273c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800273e:	480a      	ldr	r0, [pc, #40]	@ (8002768 <MX_TIM3_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002740:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002742:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002744:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002746:	f003 f8d3 	bl	80058f0 <HAL_TIMEx_MasterConfigSynchronization>
 800274a:	b928      	cbnz	r0, 8002758 <MX_TIM3_Init+0x5c>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800274c:	b009      	add	sp, #36	@ 0x24
 800274e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002752:	f7fe fbb5 	bl	8000ec0 <Error_Handler>
 8002756:	e7e8      	b.n	800272a <MX_TIM3_Init+0x2e>
    Error_Handler();
 8002758:	f7fe fbb2 	bl	8000ec0 <Error_Handler>
}
 800275c:	b009      	add	sp, #36	@ 0x24
 800275e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002762:	f7fe fbad 	bl	8000ec0 <Error_Handler>
 8002766:	e7e8      	b.n	800273a <MX_TIM3_Init+0x3e>
 8002768:	20002158 	.word	0x20002158
 800276c:	40000400 	.word	0x40000400

08002770 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 8002770:	4b0e      	ldr	r3, [pc, #56]	@ (80027ac <HAL_TIM_Base_MspInit+0x3c>)
 8002772:	6802      	ldr	r2, [r0, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d000      	beq.n	800277a <HAL_TIM_Base_MspInit+0xa>
 8002778:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800277a:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
{
 800277e:	b500      	push	{lr}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002780:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8002782:	f041 0102 	orr.w	r1, r1, #2
 8002786:	6599      	str	r1, [r3, #88]	@ 0x58
 8002788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
{
 800278a:	b083      	sub	sp, #12

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800278c:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002794:	201d      	movs	r0, #29
 8002796:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002798:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800279a:	f000 fdfb 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800279e:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80027a0:	b003      	add	sp, #12
 80027a2:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027a6:	f000 be31 	b.w	800340c <HAL_NVIC_EnableIRQ>
 80027aa:	bf00      	nop
 80027ac:	40000400 	.word	0x40000400

080027b0 <start_cycle_count>:
	printf(" %lu cycles.\r\n", res);
}

#else

void start_cycle_count() {}
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop

080027b4 <stop_cycle_count>:
void stop_cycle_count(char *s) {}
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop

080027b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80027b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027bc:	f7ff ff7c 	bl	80026b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027c0:	480c      	ldr	r0, [pc, #48]	@ (80027f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80027c2:	490d      	ldr	r1, [pc, #52]	@ (80027f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027c4:	4a0d      	ldr	r2, [pc, #52]	@ (80027fc <LoopForever+0xe>)
  movs r3, #0
 80027c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c8:	e002      	b.n	80027d0 <LoopCopyDataInit>

080027ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ce:	3304      	adds	r3, #4

080027d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d4:	d3f9      	bcc.n	80027ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002800 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002804 <LoopForever+0x16>)
  movs r3, #0
 80027da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027dc:	e001      	b.n	80027e2 <LoopFillZerobss>

080027de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027e0:	3204      	adds	r2, #4

080027e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e4:	d3fb      	bcc.n	80027de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027e6:	f004 febf 	bl	8007568 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ea:	f7fe fbe1 	bl	8000fb0 <main>

080027ee <LoopForever>:

LoopForever:
    b LoopForever
 80027ee:	e7fe      	b.n	80027ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027f0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80027f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f8:	20000468 	.word	0x20000468
  ldr r2, =_sidata
 80027fc:	0801ab5c 	.word	0x0801ab5c
  ldr r2, =_sbss
 8002800:	20000468 	.word	0x20000468
  ldr r4, =_ebss
 8002804:	20002380 	.word	0x20002380

08002808 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC1_2_IRQHandler>
	...

0800280c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800280c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800280e:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <HAL_InitTick+0x40>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	b90b      	cbnz	r3, 8002818 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8002814:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8002816:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002818:	490d      	ldr	r1, [pc, #52]	@ (8002850 <HAL_InitTick+0x44>)
 800281a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800281e:	4605      	mov	r5, r0
 8002820:	fbb2 f3f3 	udiv	r3, r2, r3
 8002824:	6808      	ldr	r0, [r1, #0]
 8002826:	fbb0 f0f3 	udiv	r0, r0, r3
 800282a:	f000 fdfd 	bl	8003428 <HAL_SYSTICK_Config>
 800282e:	4604      	mov	r4, r0
 8002830:	2800      	cmp	r0, #0
 8002832:	d1ef      	bne.n	8002814 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002834:	2d0f      	cmp	r5, #15
 8002836:	d8ed      	bhi.n	8002814 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002838:	4602      	mov	r2, r0
 800283a:	4629      	mov	r1, r5
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	f000 fda8 	bl	8003394 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002844:	4b03      	ldr	r3, [pc, #12]	@ (8002854 <HAL_InitTick+0x48>)
 8002846:	4620      	mov	r0, r4
 8002848:	601d      	str	r5, [r3, #0]
}
 800284a:	bd38      	pop	{r3, r4, r5, pc}
 800284c:	20000404 	.word	0x20000404
 8002850:	20000400 	.word	0x20000400
 8002854:	20000408 	.word	0x20000408

08002858 <HAL_Init>:
{
 8002858:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800285a:	2003      	movs	r0, #3
 800285c:	f000 fd88 	bl	8003370 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002860:	2000      	movs	r0, #0
 8002862:	f7ff ffd3 	bl	800280c <HAL_InitTick>
 8002866:	b110      	cbz	r0, 800286e <HAL_Init+0x16>
    status = HAL_ERROR;
 8002868:	2401      	movs	r4, #1
}
 800286a:	4620      	mov	r0, r4
 800286c:	bd10      	pop	{r4, pc}
 800286e:	4604      	mov	r4, r0
    HAL_MspInit();
 8002870:	f7ff fec2 	bl	80025f8 <HAL_MspInit>
}
 8002874:	4620      	mov	r0, r4
 8002876:	bd10      	pop	{r4, pc}

08002878 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002878:	4a03      	ldr	r2, [pc, #12]	@ (8002888 <HAL_IncTick+0x10>)
 800287a:	4b04      	ldr	r3, [pc, #16]	@ (800288c <HAL_IncTick+0x14>)
 800287c:	6811      	ldr	r1, [r2, #0]
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	440b      	add	r3, r1
 8002882:	6013      	str	r3, [r2, #0]
}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20002230 	.word	0x20002230
 800288c:	20000404 	.word	0x20000404

08002890 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002890:	4b01      	ldr	r3, [pc, #4]	@ (8002898 <HAL_GetTick+0x8>)
 8002892:	6818      	ldr	r0, [r3, #0]
}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	20002230 	.word	0x20002230

0800289c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800289c:	b538      	push	{r3, r4, r5, lr}
 800289e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80028a0:	f7ff fff6 	bl	8002890 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028a4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80028a6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80028a8:	d002      	beq.n	80028b0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 80028aa:	4b04      	ldr	r3, [pc, #16]	@ (80028bc <HAL_Delay+0x20>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028b0:	f7ff ffee 	bl	8002890 <HAL_GetTick>
 80028b4:	1b40      	subs	r0, r0, r5
 80028b6:	42a0      	cmp	r0, r4
 80028b8:	d3fa      	bcc.n	80028b0 <HAL_Delay+0x14>
  {
  }
}
 80028ba:	bd38      	pop	{r3, r4, r5, pc}
 80028bc:	20000404 	.word	0x20000404

080028c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028c0:	b530      	push	{r4, r5, lr}
 80028c2:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80028c4:	2300      	movs	r3, #0
 80028c6:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80028c8:	2800      	cmp	r0, #0
 80028ca:	f000 809f 	beq.w	8002a0c <HAL_ADC_Init+0x14c>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028ce:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80028d0:	4604      	mov	r4, r0
 80028d2:	2d00      	cmp	r5, #0
 80028d4:	f000 809f 	beq.w	8002a16 <HAL_ADC_Init+0x156>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028d8:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028da:	6893      	ldr	r3, [r2, #8]
 80028dc:	009d      	lsls	r5, r3, #2
 80028de:	d505      	bpl.n	80028ec <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028e0:	6893      	ldr	r3, [r2, #8]
 80028e2:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80028e6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028ea:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028ec:	6893      	ldr	r3, [r2, #8]
 80028ee:	00d8      	lsls	r0, r3, #3
 80028f0:	d419      	bmi.n	8002926 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028f2:	4b5b      	ldr	r3, [pc, #364]	@ (8002a60 <HAL_ADC_Init+0x1a0>)
 80028f4:	485b      	ldr	r0, [pc, #364]	@ (8002a64 <HAL_ADC_Init+0x1a4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80028f8:	6891      	ldr	r1, [r2, #8]
 80028fa:	099b      	lsrs	r3, r3, #6
 80028fc:	fba0 0303 	umull	r0, r3, r0, r3
 8002900:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8002904:	099b      	lsrs	r3, r3, #6
 8002906:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 800290a:	3301      	adds	r3, #1
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8002912:	6091      	str	r1, [r2, #8]
 8002914:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002916:	9b01      	ldr	r3, [sp, #4]
 8002918:	b12b      	cbz	r3, 8002926 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800291a:	9b01      	ldr	r3, [sp, #4]
 800291c:	3b01      	subs	r3, #1
 800291e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002920:	9b01      	ldr	r3, [sp, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f9      	bne.n	800291a <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002926:	6893      	ldr	r3, [r2, #8]
 8002928:	00d9      	lsls	r1, r3, #3
 800292a:	d472      	bmi.n	8002a12 <HAL_ADC_Init+0x152>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800292c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800292e:	f043 0310 	orr.w	r3, r3, #16
 8002932:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002934:	6de3      	ldr	r3, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002936:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002938:	4303      	orrs	r3, r0
 800293a:	65e3      	str	r3, [r4, #92]	@ 0x5c
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800293c:	6893      	ldr	r3, [r2, #8]
 800293e:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002942:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002944:	d15e      	bne.n	8002a04 <HAL_ADC_Init+0x144>
 8002946:	06db      	lsls	r3, r3, #27
 8002948:	d45c      	bmi.n	8002a04 <HAL_ADC_Init+0x144>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800294a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800294c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002950:	f043 0302 	orr.w	r3, r3, #2
 8002954:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002956:	6893      	ldr	r3, [r2, #8]
 8002958:	07dd      	lsls	r5, r3, #31
 800295a:	d410      	bmi.n	800297e <HAL_ADC_Init+0xbe>
 800295c:	4942      	ldr	r1, [pc, #264]	@ (8002a68 <HAL_ADC_Init+0x1a8>)
 800295e:	4b43      	ldr	r3, [pc, #268]	@ (8002a6c <HAL_ADC_Init+0x1ac>)
 8002960:	6889      	ldr	r1, [r1, #8]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	430b      	orrs	r3, r1
 8002966:	4942      	ldr	r1, [pc, #264]	@ (8002a70 <HAL_ADC_Init+0x1b0>)
 8002968:	6889      	ldr	r1, [r1, #8]
 800296a:	430b      	orrs	r3, r1
 800296c:	07d9      	lsls	r1, r3, #31
 800296e:	d406      	bmi.n	800297e <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002970:	4940      	ldr	r1, [pc, #256]	@ (8002a74 <HAL_ADC_Init+0x1b4>)
 8002972:	6865      	ldr	r5, [r4, #4]
 8002974:	688b      	ldr	r3, [r1, #8]
 8002976:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 800297a:	432b      	orrs	r3, r5
 800297c:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 800297e:	68e5      	ldr	r5, [r4, #12]
 8002980:	6b63      	ldr	r3, [r4, #52]	@ 0x34
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002982:	f894 1020 	ldrb.w	r1, [r4, #32]
                 hadc->Init.DataAlign                                                   |
 8002986:	432b      	orrs	r3, r5
 8002988:	68a5      	ldr	r5, [r4, #8]
 800298a:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800298c:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800298e:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8002990:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002994:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002998:	d04b      	beq.n	8002a32 <HAL_ADC_Init+0x172>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800299a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800299c:	b121      	cbz	r1, 80029a8 <HAL_ADC_Init+0xe8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 800299e:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029a0:	f401 7170 	and.w	r1, r1, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80029a4:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029a6:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80029a8:	68d5      	ldr	r5, [r2, #12]
 80029aa:	4933      	ldr	r1, [pc, #204]	@ (8002a78 <HAL_ADC_Init+0x1b8>)
 80029ac:	4029      	ands	r1, r5
 80029ae:	4319      	orrs	r1, r3
 80029b0:	60d1      	str	r1, [r2, #12]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029b2:	6893      	ldr	r3, [r2, #8]
 80029b4:	071b      	lsls	r3, r3, #28
 80029b6:	d416      	bmi.n	80029e6 <HAL_ADC_Init+0x126>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029b8:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029bc:	7e25      	ldrb	r5, [r4, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80029be:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029c0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029c2:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
 80029c6:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80029c8:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80029cc:	f021 0106 	bic.w	r1, r1, #6
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029d0:	432b      	orrs	r3, r5
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80029d2:	430b      	orrs	r3, r1
 80029d4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80029d6:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d02e      	beq.n	8002a3c <HAL_ADC_Init+0x17c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80029de:	6913      	ldr	r3, [r2, #16]
 80029e0:	f023 0301 	bic.w	r3, r3, #1
 80029e4:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80029e6:	6923      	ldr	r3, [r4, #16]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d01a      	beq.n	8002a22 <HAL_ADC_Init+0x162>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029ec:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80029ee:	f023 030f 	bic.w	r3, r3, #15
 80029f2:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80029f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80029f6:	f023 0303 	bic.w	r3, r3, #3
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002a00:	b003      	add	sp, #12
 8002a02:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002a06:	f043 0310 	orr.w	r3, r3, #16
 8002a0a:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 8002a0c:	2001      	movs	r0, #1
}
 8002a0e:	b003      	add	sp, #12
 8002a10:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a12:	2000      	movs	r0, #0
 8002a14:	e792      	b.n	800293c <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 8002a16:	f7fd fe07 	bl	8000628 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002a1a:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8002a1c:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
 8002a20:	e75a      	b.n	80028d8 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a22:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002a24:	69e3      	ldr	r3, [r4, #28]
 8002a26:	f021 010f 	bic.w	r1, r1, #15
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	430b      	orrs	r3, r1
 8002a2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a30:	e7e0      	b.n	80029f4 <HAL_ADC_Init+0x134>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a32:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002a34:	3901      	subs	r1, #1
 8002a36:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002a3a:	e7ae      	b.n	800299a <HAL_ADC_Init+0xda>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a3c:	6911      	ldr	r1, [r2, #16]
 8002a3e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002a40:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8002a42:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8002a46:	f021 0104 	bic.w	r1, r1, #4
 8002a4a:	432b      	orrs	r3, r5
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002a50:	430b      	orrs	r3, r1
 8002a52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002a54:	430b      	orrs	r3, r1
 8002a56:	f043 0301 	orr.w	r3, r3, #1
 8002a5a:	6113      	str	r3, [r2, #16]
 8002a5c:	e7c3      	b.n	80029e6 <HAL_ADC_Init+0x126>
 8002a5e:	bf00      	nop
 8002a60:	20000400 	.word	0x20000400
 8002a64:	053e2d63 	.word	0x053e2d63
 8002a68:	50040000 	.word	0x50040000
 8002a6c:	50040100 	.word	0x50040100
 8002a70:	50040200 	.word	0x50040200
 8002a74:	50040300 	.word	0x50040300
 8002a78:	fff0c007 	.word	0xfff0c007

08002a7c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a7c:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a7e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002a80:	f7fd ff0a 	bl	8000898 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a84:	bd08      	pop	{r3, pc}
 8002a86:	bf00      	nop

08002a88 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop

08002a8c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a8c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a8e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a90:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8002a94:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a96:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a98:	d11d      	bne.n	8002ad6 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a9a:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002aa0:	659a      	str	r2, [r3, #88]	@ 0x58
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002aa2:	680a      	ldr	r2, [r1, #0]
 8002aa4:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002aa8:	68ca      	ldr	r2, [r1, #12]
 8002aaa:	d01b      	beq.n	8002ae4 <ADC_DMAConvCplt+0x58>
 8002aac:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8002ab0:	d10d      	bne.n	8002ace <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002ab2:	68ca      	ldr	r2, [r1, #12]
 8002ab4:	0494      	lsls	r4, r2, #18
 8002ab6:	d40a      	bmi.n	8002ace <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ab8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002aba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002abe:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ac0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ac2:	04d1      	lsls	r1, r2, #19
 8002ac4:	d403      	bmi.n	8002ace <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ac6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ac8:	f042 0201 	orr.w	r2, r2, #1
 8002acc:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fd fe6c 	bl	80007ac <HAL_ADC_ConvCpltCallback>
}
 8002ad4:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ad6:	06d2      	lsls	r2, r2, #27
 8002ad8:	d40a      	bmi.n	8002af0 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
 8002adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ae2:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002ae4:	0790      	lsls	r0, r2, #30
 8002ae6:	d5e7      	bpl.n	8002ab8 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7fd fe5f 	bl	80007ac <HAL_ADC_ConvCpltCallback>
 8002aee:	e7f1      	b.n	8002ad4 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff ffc9 	bl	8002a88 <HAL_ADC_ErrorCallback>
}
 8002af6:	bd10      	pop	{r4, pc}

08002af8 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002af8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8002afa:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002afc:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8002afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b02:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b04:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8002b06:	f043 0304 	orr.w	r3, r3, #4
 8002b0a:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b0c:	f7ff ffbc 	bl	8002a88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b10:	bd08      	pop	{r3, pc}
 8002b12:	bf00      	nop

08002b14 <HAL_ADC_ConfigChannel>:
{
 8002b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8002b18:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
{
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002b20:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002b22:	f04f 0000 	mov.w	r0, #0
 8002b26:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002b28:	f000 812f 	beq.w	8002d8a <HAL_ADC_ConfigChannel+0x276>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b2c:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8002b2e:	2001      	movs	r0, #1
 8002b30:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b34:	68a2      	ldr	r2, [r4, #8]
 8002b36:	f012 0c04 	ands.w	ip, r2, #4
 8002b3a:	d155      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0xd4>
    uint32_t config_rank = pConfig->Rank;
 8002b3c:	6848      	ldr	r0, [r1, #4]
    if (pConfig->Rank <= 5U)
 8002b3e:	2805      	cmp	r0, #5
 8002b40:	f240 8096 	bls.w	8002c70 <HAL_ADC_ConfigChannel+0x15c>
  MODIFY_REG(*preg,
 8002b44:	f000 051f 	and.w	r5, r0, #31
 8002b48:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002b4c:	0982      	lsrs	r2, r0, #6
  MODIFY_REG(*preg,
 8002b4e:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002b52:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 8002b56:	ea6f 0e0e 	mvn.w	lr, lr
 8002b5a:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002b5c:	f104 0030 	add.w	r0, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 8002b60:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002b64:	40aa      	lsls	r2, r5
 8002b66:	f850 500c 	ldr.w	r5, [r0, ip]
 8002b6a:	ea05 050e 	and.w	r5, r5, lr
 8002b6e:	432a      	orrs	r2, r5
 8002b70:	f840 200c 	str.w	r2, [r0, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b74:	68a2      	ldr	r2, [r4, #8]
 8002b76:	0757      	lsls	r7, r2, #29
 8002b78:	d540      	bpl.n	8002bfc <HAL_ADC_ConfigChannel+0xe8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b7a:	68a2      	ldr	r2, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b7c:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b7e:	68a0      	ldr	r0, [r4, #8]
 8002b80:	07c5      	lsls	r5, r0, #31
 8002b82:	d412      	bmi.n	8002baa <HAL_ADC_ConfigChannel+0x96>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002b84:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002b86:	48af      	ldr	r0, [pc, #700]	@ (8002e44 <HAL_ADC_ConfigChannel+0x330>)
 8002b88:	f8d4 50b0 	ldr.w	r5, [r4, #176]	@ 0xb0
 8002b8c:	f006 0718 	and.w	r7, r6, #24
 8002b90:	40f8      	lsrs	r0, r7
 8002b92:	f3c2 0712 	ubfx	r7, r2, #0, #19
 8002b96:	4010      	ands	r0, r2
 8002b98:	ea25 0507 	bic.w	r5, r5, r7
 8002b9c:	4328      	orrs	r0, r5
 8002b9e:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ba2:	48a9      	ldr	r0, [pc, #676]	@ (8002e48 <HAL_ADC_ConfigChannel+0x334>)
 8002ba4:	4286      	cmp	r6, r0
 8002ba6:	f000 80a0 	beq.w	8002cea <HAL_ADC_ConfigChannel+0x1d6>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002baa:	49a8      	ldr	r1, [pc, #672]	@ (8002e4c <HAL_ADC_ConfigChannel+0x338>)
 8002bac:	420a      	tst	r2, r1
 8002bae:	d019      	beq.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002bb0:	48a7      	ldr	r0, [pc, #668]	@ (8002e50 <HAL_ADC_ConfigChannel+0x33c>)
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bb2:	4da8      	ldr	r5, [pc, #672]	@ (8002e54 <HAL_ADC_ConfigChannel+0x340>)
 8002bb4:	6881      	ldr	r1, [r0, #8]
 8002bb6:	42aa      	cmp	r2, r5
 8002bb8:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8002bbc:	d06e      	beq.n	8002c9c <HAL_ADC_ConfigChannel+0x188>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002bbe:	4da6      	ldr	r5, [pc, #664]	@ (8002e58 <HAL_ADC_ConfigChannel+0x344>)
 8002bc0:	42aa      	cmp	r2, r5
 8002bc2:	f000 80e6 	beq.w	8002d92 <HAL_ADC_ConfigChannel+0x27e>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002bc6:	4da5      	ldr	r5, [pc, #660]	@ (8002e5c <HAL_ADC_ConfigChannel+0x348>)
 8002bc8:	42aa      	cmp	r2, r5
 8002bca:	d10b      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002bcc:	024a      	lsls	r2, r1, #9
 8002bce:	d409      	bmi.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002bd0:	4aa3      	ldr	r2, [pc, #652]	@ (8002e60 <HAL_ADC_ConfigChannel+0x34c>)
 8002bd2:	4294      	cmp	r4, r2
 8002bd4:	d106      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002bd6:	6882      	ldr	r2, [r0, #8]
 8002bd8:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002bdc:	4332      	orrs	r2, r6
 8002bde:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002be2:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002be4:	2000      	movs	r0, #0
 8002be6:	e003      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0xdc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002bea:	f042 0220 	orr.w	r2, r2, #32
 8002bee:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8002bf6:	b002      	add	sp, #8
 8002bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bfc:	68a0      	ldr	r0, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002bfe:	680a      	ldr	r2, [r1, #0]
 8002c00:	0706      	lsls	r6, r0, #28
 8002c02:	d4bc      	bmi.n	8002b7e <HAL_ADC_ConfigChannel+0x6a>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002c04:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8002c06:	f3c2 5604 	ubfx	r6, r2, #20, #5
 8002c0a:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c0c:	0dd2      	lsrs	r2, r2, #23
  MODIFY_REG(*preg,
 8002c0e:	40b0      	lsls	r0, r6
 8002c10:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c14:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8002c18:	ea6f 0000 	mvn.w	r0, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c1c:	f104 0714 	add.w	r7, r4, #20
 8002c20:	f000 8107 	beq.w	8002e32 <HAL_ADC_ConfigChannel+0x31e>
  MODIFY_REG(*preg,
 8002c24:	40b5      	lsls	r5, r6
 8002c26:	58be      	ldr	r6, [r7, r2]
 8002c28:	4030      	ands	r0, r6
 8002c2a:	4328      	orrs	r0, r5
 8002c2c:	50b8      	str	r0, [r7, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c2e:	6962      	ldr	r2, [r4, #20]
 8002c30:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c34:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c36:	e9d1 7004 	ldrd	r7, r0, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c3a:	680a      	ldr	r2, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c3c:	68e5      	ldr	r5, [r4, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c3e:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c40:	f104 0660 	add.w	r6, r4, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c44:	4694      	mov	ip, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c46:	f000 80cc 	beq.w	8002de2 <HAL_ADC_ConfigChannel+0x2ce>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c4a:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 8002c4e:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 8002c50:	f856 c027 	ldr.w	ip, [r6, r7, lsl #2]
 8002c54:	40a8      	lsls	r0, r5
 8002c56:	4d83      	ldr	r5, [pc, #524]	@ (8002e64 <HAL_ADC_ConfigChannel+0x350>)
 8002c58:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8002c5c:	ea0c 0505 	and.w	r5, ip, r5
 8002c60:	4315      	orrs	r5, r2
 8002c62:	4328      	orrs	r0, r5
 8002c64:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8002c68:	f846 0027 	str.w	r0, [r6, r7, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c6c:	680a      	ldr	r2, [r1, #0]
}
 8002c6e:	e786      	b.n	8002b7e <HAL_ADC_ConfigChannel+0x6a>
      switch (pConfig->Rank)
 8002c70:	3802      	subs	r0, #2
 8002c72:	2803      	cmp	r0, #3
 8002c74:	d903      	bls.n	8002c7e <HAL_ADC_ConfigChannel+0x16a>
    if (pConfig->Rank <= 5U)
 8002c76:	f46f 6ef8 	mvn.w	lr, #1984	@ 0x7c0
 8002c7a:	2506      	movs	r5, #6
 8002c7c:	e76d      	b.n	8002b5a <HAL_ADC_ConfigChannel+0x46>
 8002c7e:	4a7a      	ldr	r2, [pc, #488]	@ (8002e68 <HAL_ADC_ConfigChannel+0x354>)
 8002c80:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
  MODIFY_REG(*preg,
 8002c84:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002c88:	09aa      	lsrs	r2, r5, #6
  MODIFY_REG(*preg,
 8002c8a:	f005 051f 	and.w	r5, r5, #31
 8002c8e:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002c92:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 8002c96:	ea6f 0e0e 	mvn.w	lr, lr
 8002c9a:	e75e      	b.n	8002b5a <HAL_ADC_ConfigChannel+0x46>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c9c:	0208      	lsls	r0, r1, #8
 8002c9e:	d4a1      	bmi.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ca0:	4a6f      	ldr	r2, [pc, #444]	@ (8002e60 <HAL_ADC_ConfigChannel+0x34c>)
 8002ca2:	4294      	cmp	r4, r2
 8002ca4:	d003      	beq.n	8002cae <HAL_ADC_ConfigChannel+0x19a>
 8002ca6:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8002caa:	4294      	cmp	r4, r2
 8002cac:	d19a      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002cae:	4968      	ldr	r1, [pc, #416]	@ (8002e50 <HAL_ADC_ConfigChannel+0x33c>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cb0:	486e      	ldr	r0, [pc, #440]	@ (8002e6c <HAL_ADC_ConfigChannel+0x358>)
 8002cb2:	688a      	ldr	r2, [r1, #8]
 8002cb4:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002cb8:	4332      	orrs	r2, r6
 8002cba:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002cbe:	608a      	str	r2, [r1, #8]
 8002cc0:	6802      	ldr	r2, [r0, #0]
 8002cc2:	496b      	ldr	r1, [pc, #428]	@ (8002e70 <HAL_ADC_ConfigChannel+0x35c>)
 8002cc4:	0992      	lsrs	r2, r2, #6
 8002cc6:	fba1 1202 	umull	r1, r2, r1, r2
 8002cca:	0992      	lsrs	r2, r2, #6
 8002ccc:	3201      	adds	r2, #1
 8002cce:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002cd2:	0092      	lsls	r2, r2, #2
 8002cd4:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002cd6:	9a01      	ldr	r2, [sp, #4]
 8002cd8:	2a00      	cmp	r2, #0
 8002cda:	d083      	beq.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
            wait_loop_index--;
 8002cdc:	9a01      	ldr	r2, [sp, #4]
 8002cde:	3a01      	subs	r2, #1
 8002ce0:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002ce2:	9a01      	ldr	r2, [sp, #4]
 8002ce4:	2a00      	cmp	r2, #0
 8002ce6:	d1f9      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x1c8>
 8002ce8:	e77c      	b.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cea:	2f00      	cmp	r7, #0
 8002cec:	d065      	beq.n	8002dba <HAL_ADC_ConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002cf2:	2800      	cmp	r0, #0
 8002cf4:	f000 80be 	beq.w	8002e74 <HAL_ADC_ConfigChannel+0x360>
  return __builtin_clz(value);
 8002cf8:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cfc:	3001      	adds	r0, #1
 8002cfe:	f000 001f 	and.w	r0, r0, #31
 8002d02:	2809      	cmp	r0, #9
 8002d04:	f240 80b6 	bls.w	8002e74 <HAL_ADC_ConfigChannel+0x360>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d08:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002d0c:	2800      	cmp	r0, #0
 8002d0e:	f000 814d 	beq.w	8002fac <HAL_ADC_ConfigChannel+0x498>
  return __builtin_clz(value);
 8002d12:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d16:	3001      	adds	r0, #1
 8002d18:	0680      	lsls	r0, r0, #26
 8002d1a:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1e:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002d22:	2d00      	cmp	r5, #0
 8002d24:	f000 8147 	beq.w	8002fb6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002d28:	fab5 f585 	clz	r5, r5
 8002d2c:	3501      	adds	r5, #1
 8002d2e:	f005 051f 	and.w	r5, r5, #31
 8002d32:	2601      	movs	r6, #1
 8002d34:	fa06 f505 	lsl.w	r5, r6, r5
 8002d38:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002d3e:	2a00      	cmp	r2, #0
 8002d40:	f000 8137 	beq.w	8002fb2 <HAL_ADC_ConfigChannel+0x49e>
  return __builtin_clz(value);
 8002d44:	fab2 f282 	clz	r2, r2
 8002d48:	1c55      	adds	r5, r2, #1
 8002d4a:	f005 051f 	and.w	r5, r5, #31
 8002d4e:	2203      	movs	r2, #3
 8002d50:	f06f 061d 	mvn.w	r6, #29
 8002d54:	fb12 6205 	smlabb	r2, r2, r5, r6
 8002d58:	0512      	lsls	r2, r2, #20
 8002d5a:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d5e:	4302      	orrs	r2, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002d60:	0dd6      	lsrs	r6, r2, #23
  MODIFY_REG(*preg,
 8002d62:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002d64:	f006 0604 	and.w	r6, r6, #4
 8002d68:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8002d6c:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8002d70:	fa00 f702 	lsl.w	r7, r0, r2
 8002d74:	f04f 0c07 	mov.w	ip, #7
 8002d78:	59a8      	ldr	r0, [r5, r6]
 8002d7a:	fa0c f202 	lsl.w	r2, ip, r2
 8002d7e:	ea20 0202 	bic.w	r2, r0, r2
 8002d82:	433a      	orrs	r2, r7
 8002d84:	51aa      	str	r2, [r5, r6]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d86:	680a      	ldr	r2, [r1, #0]
}
 8002d88:	e70f      	b.n	8002baa <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8002d8a:	2002      	movs	r0, #2
}
 8002d8c:	b002      	add	sp, #8
 8002d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d92:	01c9      	lsls	r1, r1, #7
 8002d94:	f53f af26 	bmi.w	8002be4 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d98:	4a31      	ldr	r2, [pc, #196]	@ (8002e60 <HAL_ADC_ConfigChannel+0x34c>)
 8002d9a:	4294      	cmp	r4, r2
 8002d9c:	d004      	beq.n	8002da8 <HAL_ADC_ConfigChannel+0x294>
 8002d9e:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8002da2:	4294      	cmp	r4, r2
 8002da4:	f47f af1e 	bne.w	8002be4 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002da8:	4929      	ldr	r1, [pc, #164]	@ (8002e50 <HAL_ADC_ConfigChannel+0x33c>)
 8002daa:	688a      	ldr	r2, [r1, #8]
 8002dac:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002db0:	4332      	orrs	r2, r6
 8002db2:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002db6:	608a      	str	r2, [r1, #8]
}
 8002db8:	e714      	b.n	8002be4 <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dba:	0e92      	lsrs	r2, r2, #26
 8002dbc:	3201      	adds	r2, #1
 8002dbe:	f002 051f 	and.w	r5, r2, #31
 8002dc2:	2001      	movs	r0, #1
 8002dc4:	0692      	lsls	r2, r2, #26
 8002dc6:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8002dca:	40a8      	lsls	r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dcc:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dce:	ea40 0002 	orr.w	r0, r0, r2
 8002dd2:	eb05 0245 	add.w	r2, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dd6:	d971      	bls.n	8002ebc <HAL_ADC_ConfigChannel+0x3a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dd8:	3a1e      	subs	r2, #30
 8002dda:	0512      	lsls	r2, r2, #20
 8002ddc:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8002de0:	e7bd      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x24a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002de2:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002de4:	6e20      	ldr	r0, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002de6:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002dea:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dee:	2d00      	cmp	r5, #0
 8002df0:	d166      	bne.n	8002ec0 <HAL_ADC_ConfigChannel+0x3ac>
 8002df2:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002df6:	4290      	cmp	r0, r2
 8002df8:	f000 80a8 	beq.w	8002f4c <HAL_ADC_ConfigChannel+0x438>
 8002dfc:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002dfe:	6e60      	ldr	r0, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e00:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002e04:	4290      	cmp	r0, r2
 8002e06:	f000 808c 	beq.w	8002f22 <HAL_ADC_ConfigChannel+0x40e>
 8002e0a:	68b0      	ldr	r0, [r6, #8]
 8002e0c:	68b0      	ldr	r0, [r6, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e0e:	f106 0708 	add.w	r7, r6, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e12:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002e16:	4290      	cmp	r0, r2
 8002e18:	f000 80aa 	beq.w	8002f70 <HAL_ADC_ConfigChannel+0x45c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e1c:	68f0      	ldr	r0, [r6, #12]
 8002e1e:	68f0      	ldr	r0, [r6, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e20:	f106 050c 	add.w	r5, r6, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e24:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002e28:	4282      	cmp	r2, r0
 8002e2a:	f000 80b6 	beq.w	8002f9a <HAL_ADC_ConfigChannel+0x486>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002e2e:	4662      	mov	r2, ip
 8002e30:	e6a5      	b.n	8002b7e <HAL_ADC_ConfigChannel+0x6a>
  MODIFY_REG(*preg,
 8002e32:	58bd      	ldr	r5, [r7, r2]
 8002e34:	4028      	ands	r0, r5
 8002e36:	50b8      	str	r0, [r7, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002e38:	6962      	ldr	r2, [r4, #20]
 8002e3a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e3e:	6162      	str	r2, [r4, #20]
}
 8002e40:	e6f9      	b.n	8002c36 <HAL_ADC_ConfigChannel+0x122>
 8002e42:	bf00      	nop
 8002e44:	0007ffff 	.word	0x0007ffff
 8002e48:	407f0000 	.word	0x407f0000
 8002e4c:	80080000 	.word	0x80080000
 8002e50:	50040300 	.word	0x50040300
 8002e54:	c7520000 	.word	0xc7520000
 8002e58:	cb840000 	.word	0xcb840000
 8002e5c:	80000001 	.word	0x80000001
 8002e60:	50040000 	.word	0x50040000
 8002e64:	03fff000 	.word	0x03fff000
 8002e68:	08008cb0 	.word	0x08008cb0
 8002e6c:	20000400 	.word	0x20000400
 8002e70:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e74:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002e78:	2800      	cmp	r0, #0
 8002e7a:	f000 80a0 	beq.w	8002fbe <HAL_ADC_ConfigChannel+0x4aa>
  return __builtin_clz(value);
 8002e7e:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e82:	3001      	adds	r0, #1
 8002e84:	0680      	lsls	r0, r0, #26
 8002e86:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8a:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002e8e:	2d00      	cmp	r5, #0
 8002e90:	f000 8093 	beq.w	8002fba <HAL_ADC_ConfigChannel+0x4a6>
  return __builtin_clz(value);
 8002e94:	fab5 f585 	clz	r5, r5
 8002e98:	3501      	adds	r5, #1
 8002e9a:	f005 051f 	and.w	r5, r5, #31
 8002e9e:	2601      	movs	r6, #1
 8002ea0:	fa06 f505 	lsl.w	r5, r6, r5
 8002ea4:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002eaa:	2a00      	cmp	r2, #0
 8002eac:	d07b      	beq.n	8002fa6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002eae:	fab2 f282 	clz	r2, r2
 8002eb2:	3201      	adds	r2, #1
 8002eb4:	f002 021f 	and.w	r2, r2, #31
 8002eb8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002ebc:	0512      	lsls	r2, r2, #20
 8002ebe:	e74e      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x24a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002ec4:	b11d      	cbz	r5, 8002ece <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8002ec6:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eca:	42a8      	cmp	r0, r5
 8002ecc:	d03e      	beq.n	8002f4c <HAL_ADC_ConfigChannel+0x438>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ece:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002ed0:	6e60      	ldr	r0, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ed2:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	fa9c f5ac 	rbit	r5, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002eda:	f106 0708 	add.w	r7, r6, #8
 8002ede:	46be      	mov	lr, r7
  if (value == 0U)
 8002ee0:	b11d      	cbz	r5, 8002eea <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002ee2:	fab5 f585 	clz	r5, r5
 8002ee6:	4285      	cmp	r5, r0
 8002ee8:	d01d      	beq.n	8002f26 <HAL_ADC_ConfigChannel+0x412>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002eea:	68b0      	ldr	r0, [r6, #8]
 8002eec:	68b0      	ldr	r0, [r6, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002eee:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ef6:	f106 050c 	add.w	r5, r6, #12
 8002efa:	46a8      	mov	r8, r5
  if (value == 0U)
 8002efc:	f1be 0f00 	cmp.w	lr, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_ADC_ConfigChannel+0x3f6>
  return __builtin_clz(value);
 8002f02:	fabe fe8e 	clz	lr, lr
 8002f06:	4586      	cmp	lr, r0
 8002f08:	d034      	beq.n	8002f74 <HAL_ADC_ConfigChannel+0x460>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f0a:	68f0      	ldr	r0, [r6, #12]
 8002f0c:	68f0      	ldr	r0, [r6, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f0e:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 8002f16:	2e00      	cmp	r6, #0
 8002f18:	f43f ae31 	beq.w	8002b7e <HAL_ADC_ConfigChannel+0x6a>
  return __builtin_clz(value);
 8002f1c:	fab6 f286 	clz	r2, r6
 8002f20:	e782      	b.n	8002e28 <HAL_ADC_ConfigChannel+0x314>
 8002f22:	f106 0e08 	add.w	lr, r6, #8
  MODIFY_REG(*preg,
 8002f26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002f28:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f2c:	6662      	str	r2, [r4, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f2e:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f32:	68b2      	ldr	r2, [r6, #8]
 8002f34:	68b0      	ldr	r0, [r6, #8]
 8002f36:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f3a:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f3c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f40:	4662      	mov	r2, ip
 8002f42:	2d00      	cmp	r5, #0
 8002f44:	d1d5      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x3de>
 8002f46:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8002f4a:	e764      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x302>
  MODIFY_REG(*preg,
 8002f4c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002f4e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f52:	6622      	str	r2, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f54:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f58:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002f5a:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002f5c:	f3cc 0512 	ubfx	r5, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f60:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f64:	4662      	mov	r2, ip
 8002f66:	2d00      	cmp	r5, #0
 8002f68:	d1b5      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x3c2>
 8002f6a:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8002f6e:	e749      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x2f0>
 8002f70:	f106 080c 	add.w	r8, r6, #12
  MODIFY_REG(*preg,
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f7a:	603a      	str	r2, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f7c:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f80:	68f2      	ldr	r2, [r6, #12]
 8002f82:	68f0      	ldr	r0, [r6, #12]
 8002f84:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f88:	4645      	mov	r5, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f8a:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f8e:	4662      	mov	r2, ip
 8002f90:	2e00      	cmp	r6, #0
 8002f92:	d1be      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x3fe>
 8002f94:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8002f98:	e746      	b.n	8002e28 <HAL_ADC_ConfigChannel+0x314>
  MODIFY_REG(*preg,
 8002f9a:	682a      	ldr	r2, [r5, #0]
 8002f9c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002fa0:	602a      	str	r2, [r5, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002fa2:	680a      	ldr	r2, [r1, #0]
}
 8002fa4:	e5eb      	b.n	8002b7e <HAL_ADC_ConfigChannel+0x6a>
 8002fa6:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8002faa:	e6d8      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x24a>
 8002fac:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8002fb0:	e6b5      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x20a>
 8002fb2:	4a04      	ldr	r2, [pc, #16]	@ (8002fc4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002fb4:	e6d3      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x24a>
 8002fb6:	2502      	movs	r5, #2
 8002fb8:	e6be      	b.n	8002d38 <HAL_ADC_ConfigChannel+0x224>
 8002fba:	2502      	movs	r5, #2
 8002fbc:	e772      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x390>
 8002fbe:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8002fc2:	e762      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x376>
 8002fc4:	fe500000 	.word	0xfe500000

08002fc8 <ADC_Enable>:
{
 8002fc8:	b570      	push	{r4, r5, r6, lr}
 8002fca:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8002fcc:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fce:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8002fd0:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	07d2      	lsls	r2, r2, #31
 8002fd6:	d42c      	bmi.n	8003032 <ADC_Enable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002fd8:	6899      	ldr	r1, [r3, #8]
 8002fda:	4a28      	ldr	r2, [pc, #160]	@ (800307c <ADC_Enable+0xb4>)
 8002fdc:	4211      	tst	r1, r2
 8002fde:	4604      	mov	r4, r0
 8002fe0:	d12a      	bne.n	8003038 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 8002fe2:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002fe4:	4926      	ldr	r1, [pc, #152]	@ (8003080 <ADC_Enable+0xb8>)
  MODIFY_REG(ADCx->CR,
 8002fe6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002fea:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002fee:	f042 0201 	orr.w	r2, r2, #1
 8002ff2:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002ff4:	688b      	ldr	r3, [r1, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ff6:	021b      	lsls	r3, r3, #8
 8002ff8:	d429      	bmi.n	800304e <ADC_Enable+0x86>
    tickstart = HAL_GetTick();
 8002ffa:	f7ff fc49 	bl	8002890 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ffe:	6823      	ldr	r3, [r4, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 8003004:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003006:	d414      	bmi.n	8003032 <ADC_Enable+0x6a>
  MODIFY_REG(ADCx->CR,
 8003008:	4e1e      	ldr	r6, [pc, #120]	@ (8003084 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	07d0      	lsls	r0, r2, #31
 800300e:	d404      	bmi.n	800301a <ADC_Enable+0x52>
  MODIFY_REG(ADCx->CR,
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	4032      	ands	r2, r6
 8003014:	f042 0201 	orr.w	r2, r2, #1
 8003018:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800301a:	f7ff fc39 	bl	8002890 <HAL_GetTick>
 800301e:	1b43      	subs	r3, r0, r5
 8003020:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003022:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003024:	d902      	bls.n	800302c <ADC_Enable+0x64>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	07d1      	lsls	r1, r2, #31
 800302a:	d505      	bpl.n	8003038 <ADC_Enable+0x70>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	07d2      	lsls	r2, r2, #31
 8003030:	d5eb      	bpl.n	800300a <ADC_Enable+0x42>
  return HAL_OK;
 8003032:	2000      	movs	r0, #0
}
 8003034:	b002      	add	sp, #8
 8003036:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003038:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800303a:	f043 0310 	orr.w	r3, r3, #16
 800303e:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003040:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8003042:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003044:	f043 0301 	orr.w	r3, r3, #1
 8003048:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 800304a:	b002      	add	sp, #8
 800304c:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800304e:	4b0e      	ldr	r3, [pc, #56]	@ (8003088 <ADC_Enable+0xc0>)
 8003050:	4a0e      	ldr	r2, [pc, #56]	@ (800308c <ADC_Enable+0xc4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	099b      	lsrs	r3, r3, #6
 8003056:	fba2 2303 	umull	r2, r3, r2, r3
 800305a:	099b      	lsrs	r3, r3, #6
 800305c:	3301      	adds	r3, #1
 800305e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003066:	9b01      	ldr	r3, [sp, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0c6      	beq.n	8002ffa <ADC_Enable+0x32>
        wait_loop_index--;
 800306c:	9b01      	ldr	r3, [sp, #4]
 800306e:	3b01      	subs	r3, #1
 8003070:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003072:	9b01      	ldr	r3, [sp, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1f9      	bne.n	800306c <ADC_Enable+0xa4>
 8003078:	e7bf      	b.n	8002ffa <ADC_Enable+0x32>
 800307a:	bf00      	nop
 800307c:	8000003f 	.word	0x8000003f
 8003080:	50040300 	.word	0x50040300
 8003084:	7fffffc0 	.word	0x7fffffc0
 8003088:	20000400 	.word	0x20000400
 800308c:	053e2d63 	.word	0x053e2d63

08003090 <HAL_ADC_Start_DMA>:
{
 8003090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003094:	4b36      	ldr	r3, [pc, #216]	@ (8003170 <HAL_ADC_Start_DMA+0xe0>)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003096:	6806      	ldr	r6, [r0, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
{
 800309a:	460d      	mov	r5, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800309c:	68b1      	ldr	r1, [r6, #8]
 800309e:	0749      	lsls	r1, r1, #29
 80030a0:	d417      	bmi.n	80030d2 <HAL_ADC_Start_DMA+0x42>
 80030a2:	4617      	mov	r7, r2
    __HAL_LOCK(hadc);
 80030a4:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 80030a8:	2a01      	cmp	r2, #1
 80030aa:	4604      	mov	r4, r0
 80030ac:	d011      	beq.n	80030d2 <HAL_ADC_Start_DMA+0x42>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80030ae:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80030b2:	4b30      	ldr	r3, [pc, #192]	@ (8003174 <HAL_ADC_Start_DMA+0xe4>)
    __HAL_LOCK(hadc);
 80030b4:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80030b6:	429e      	cmp	r6, r3
    __HAL_LOCK(hadc);
 80030b8:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80030bc:	d00c      	beq.n	80030d8 <HAL_ADC_Start_DMA+0x48>
 80030be:	f240 2121 	movw	r1, #545	@ 0x221
 80030c2:	fa21 f108 	lsr.w	r1, r1, r8
 80030c6:	4001      	ands	r1, r0
 80030c8:	d106      	bne.n	80030d8 <HAL_ADC_Start_DMA+0x48>
      __HAL_UNLOCK(hadc);
 80030ca:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
}
 80030ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 80030d2:	2002      	movs	r0, #2
}
 80030d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80030d8:	4620      	mov	r0, r4
 80030da:	f7ff ff75 	bl	8002fc8 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80030de:	2800      	cmp	r0, #0
 80030e0:	d13c      	bne.n	800315c <HAL_ADC_Start_DMA+0xcc>
        ADC_STATE_CLR_SET(hadc->State,
 80030e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030e4:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80030e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030ea:	f023 0301 	bic.w	r3, r3, #1
 80030ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f2:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030f4:	4b20      	ldr	r3, [pc, #128]	@ (8003178 <HAL_ADC_Start_DMA+0xe8>)
 80030f6:	4299      	cmp	r1, r3
 80030f8:	d035      	beq.n	8003166 <HAL_ADC_Start_DMA+0xd6>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003100:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003102:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003104:	6d20      	ldr	r0, [r4, #80]	@ 0x50
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003106:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800310a:	bf18      	it	ne
 800310c:	6de3      	ldrne	r3, [r4, #92]	@ 0x5c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800310e:	462a      	mov	r2, r5
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003110:	bf18      	it	ne
 8003112:	f023 0306 	bicne.w	r3, r3, #6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003116:	4d19      	ldr	r5, [pc, #100]	@ (800317c <HAL_ADC_Start_DMA+0xec>)
          ADC_CLEAR_ERRORCODE(hadc);
 8003118:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800311a:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800311c:	4d18      	ldr	r5, [pc, #96]	@ (8003180 <HAL_ADC_Start_DMA+0xf0>)
 800311e:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003120:	4d18      	ldr	r5, [pc, #96]	@ (8003184 <HAL_ADC_Start_DMA+0xf4>)
 8003122:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003124:	251c      	movs	r5, #28
 8003126:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8003128:	2500      	movs	r5, #0
 800312a:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800312e:	684d      	ldr	r5, [r1, #4]
 8003130:	f045 0510 	orr.w	r5, r5, #16
 8003134:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003136:	68cd      	ldr	r5, [r1, #12]
 8003138:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800313c:	463b      	mov	r3, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800313e:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003140:	3140      	adds	r1, #64	@ 0x40
 8003142:	f000 fcc7 	bl	8003ad4 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003146:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003148:	6893      	ldr	r3, [r2, #8]
 800314a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800314e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003152:	f043 0304 	orr.w	r3, r3, #4
 8003156:	6093      	str	r3, [r2, #8]
}
 8003158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 800315c:	2300      	movs	r3, #0
 800315e:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 8003162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003166:	f1b8 0f00 	cmp.w	r8, #0
 800316a:	d1ca      	bne.n	8003102 <HAL_ADC_Start_DMA+0x72>
 800316c:	e7c5      	b.n	80030fa <HAL_ADC_Start_DMA+0x6a>
 800316e:	bf00      	nop
 8003170:	50040300 	.word	0x50040300
 8003174:	50040200 	.word	0x50040200
 8003178:	50040100 	.word	0x50040100
 800317c:	08002a8d 	.word	0x08002a8d
 8003180:	08002a7d 	.word	0x08002a7d
 8003184:	08002af9 	.word	0x08002af9

08003188 <ADC_Disable>:
{
 8003188:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800318a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	0795      	lsls	r5, r2, #30
 8003190:	d502      	bpl.n	8003198 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003192:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8003194:	2000      	movs	r0, #0
}
 8003196:	bd38      	pop	{r3, r4, r5, pc}
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	07d4      	lsls	r4, r2, #31
 800319c:	d5fa      	bpl.n	8003194 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	f002 020d 	and.w	r2, r2, #13
 80031a4:	2a01      	cmp	r2, #1
 80031a6:	4604      	mov	r4, r0
 80031a8:	d009      	beq.n	80031be <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031aa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80031ac:	f043 0310 	orr.w	r3, r3, #16
 80031b0:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031b2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80031b4:	f043 0301 	orr.w	r3, r3, #1
 80031b8:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80031ba:	2001      	movs	r0, #1
}
 80031bc:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80031c4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80031c8:	2103      	movs	r1, #3
 80031ca:	f042 0202 	orr.w	r2, r2, #2
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80031d2:	f7ff fb5d 	bl	8002890 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031d6:	6823      	ldr	r3, [r4, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 80031dc:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031de:	d403      	bmi.n	80031e8 <ADC_Disable+0x60>
 80031e0:	e7d8      	b.n	8003194 <ADC_Disable+0xc>
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	07db      	lsls	r3, r3, #31
 80031e6:	d5d5      	bpl.n	8003194 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031e8:	f7ff fb52 	bl	8002890 <HAL_GetTick>
 80031ec:	1b40      	subs	r0, r0, r5
 80031ee:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031f0:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031f2:	d9f6      	bls.n	80031e2 <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	07d2      	lsls	r2, r2, #31
 80031f8:	d5f3      	bpl.n	80031e2 <ADC_Disable+0x5a>
 80031fa:	e7d6      	b.n	80031aa <ADC_Disable+0x22>

080031fc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80031fc:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031fe:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 8003202:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8003204:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003206:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003208:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800320a:	d03f      	beq.n	800328c <HAL_ADCEx_Calibration_Start+0x90>
 800320c:	2301      	movs	r3, #1
 800320e:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003212:	4604      	mov	r4, r0
 8003214:	460d      	mov	r5, r1
 8003216:	f7ff ffb7 	bl	8003188 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800321a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
  if (tmp_hal_status == HAL_OK)
 800321c:	b9e0      	cbnz	r0, 8003258 <HAL_ADCEx_Calibration_Start+0x5c>
    ADC_STATE_CLR_SET(hadc->State,
 800321e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003222:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003226:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8003228:	f043 0302 	orr.w	r3, r3, #2
 800322c:	65a3      	str	r3, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 800322e:	6893      	ldr	r3, [r2, #8]
 8003230:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003234:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 8003238:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800323c:	430b      	orrs	r3, r1
 800323e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003242:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003244:	6893      	ldr	r3, [r2, #8]
 8003246:	2b00      	cmp	r3, #0
 8003248:	db0e      	blt.n	8003268 <HAL_ADCEx_Calibration_Start+0x6c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800324a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800324c:	f023 0303 	bic.w	r3, r3, #3
 8003250:	f043 0301 	orr.w	r3, r3, #1
 8003254:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003256:	e002      	b.n	800325e <HAL_ADCEx_Calibration_Start+0x62>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003258:	f043 0310 	orr.w	r3, r3, #16
 800325c:	65a3      	str	r3, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800325e:	2300      	movs	r3, #0
 8003260:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
}
 8003264:	b003      	add	sp, #12
 8003266:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8003268:	9b01      	ldr	r3, [sp, #4]
 800326a:	3301      	adds	r3, #1
 800326c:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800326e:	9b01      	ldr	r3, [sp, #4]
 8003270:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003274:	d3e6      	bcc.n	8003244 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8003276:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003278:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 800327c:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 800327e:	f043 0310 	orr.w	r3, r3, #16
 8003282:	65a3      	str	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 8003284:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
        return HAL_ERROR;
 8003288:	2001      	movs	r0, #1
 800328a:	e7eb      	b.n	8003264 <HAL_ADCEx_Calibration_Start+0x68>
  __HAL_LOCK(hadc);
 800328c:	2002      	movs	r0, #2
}
 800328e:	b003      	add	sp, #12
 8003290:	bd30      	pop	{r4, r5, pc}
 8003292:	bf00      	nop

08003294 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003294:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003296:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800329a:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 800329c:	2a01      	cmp	r2, #1
{
 800329e:	b09a      	sub	sp, #104	@ 0x68
  __HAL_LOCK(hadc);
 80032a0:	d044      	beq.n	800332c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80032a2:	4603      	mov	r3, r0

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80032a4:	4d2e      	ldr	r5, [pc, #184]	@ (8003360 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 80032a6:	681c      	ldr	r4, [r3, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80032a8:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80032aa:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80032ac:	42ac      	cmp	r4, r5
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80032ae:	9216      	str	r2, [sp, #88]	@ 0x58
  __HAL_LOCK(hadc);
 80032b0:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80032b4:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80032b6:	d008      	beq.n	80032ca <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b8:	6d99      	ldr	r1, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032be:	f041 0120 	orr.w	r1, r1, #32
 80032c2:	6599      	str	r1, [r3, #88]	@ 0x58
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80032c4:	b01a      	add	sp, #104	@ 0x68
 80032c6:	bcf0      	pop	{r4, r5, r6, r7}
 80032c8:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032ca:	4a26      	ldr	r2, [pc, #152]	@ (8003364 <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
 80032cc:	6890      	ldr	r0, [r2, #8]
 80032ce:	0740      	lsls	r0, r0, #29
 80032d0:	d50b      	bpl.n	80032ea <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032d2:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80032d6:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80032da:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032dc:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 80032e4:	b01a      	add	sp, #104	@ 0x68
 80032e6:	bcf0      	pop	{r4, r5, r6, r7}
 80032e8:	4770      	bx	lr
 80032ea:	68a0      	ldr	r0, [r4, #8]
 80032ec:	0747      	lsls	r7, r0, #29
 80032ee:	d4f1      	bmi.n	80032d4 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80032f0:	b306      	cbz	r6, 8003334 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032f2:	4f1d      	ldr	r7, [pc, #116]	@ (8003368 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 80032f4:	684d      	ldr	r5, [r1, #4]
 80032f6:	68b8      	ldr	r0, [r7, #8]
 80032f8:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80032fc:	4328      	orrs	r0, r5
 80032fe:	f893 5030 	ldrb.w	r5, [r3, #48]	@ 0x30
 8003302:	ea40 3045 	orr.w	r0, r0, r5, lsl #13
 8003306:	60b8      	str	r0, [r7, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003308:	68a0      	ldr	r0, [r4, #8]
 800330a:	6892      	ldr	r2, [r2, #8]
 800330c:	4302      	orrs	r2, r0
 800330e:	4817      	ldr	r0, [pc, #92]	@ (800336c <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 8003310:	6880      	ldr	r0, [r0, #8]
 8003312:	4302      	orrs	r2, r0
 8003314:	07d5      	lsls	r5, r2, #31
 8003316:	d420      	bmi.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        MODIFY_REG(tmpADC_Common->CCR,
 8003318:	68b8      	ldr	r0, [r7, #8]
 800331a:	688a      	ldr	r2, [r1, #8]
 800331c:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8003320:	4332      	orrs	r2, r6
 8003322:	f021 010f 	bic.w	r1, r1, #15
 8003326:	430a      	orrs	r2, r1
 8003328:	60ba      	str	r2, [r7, #8]
 800332a:	e016      	b.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 800332c:	2002      	movs	r0, #2
}
 800332e:	b01a      	add	sp, #104	@ 0x68
 8003330:	bcf0      	pop	{r4, r5, r6, r7}
 8003332:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003334:	480c      	ldr	r0, [pc, #48]	@ (8003368 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 8003336:	6881      	ldr	r1, [r0, #8]
 8003338:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 800333c:	6081      	str	r1, [r0, #8]
 800333e:	490b      	ldr	r1, [pc, #44]	@ (800336c <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 8003340:	68a4      	ldr	r4, [r4, #8]
 8003342:	6892      	ldr	r2, [r2, #8]
 8003344:	6889      	ldr	r1, [r1, #8]
 8003346:	4322      	orrs	r2, r4
 8003348:	430a      	orrs	r2, r1
 800334a:	07d4      	lsls	r4, r2, #31
 800334c:	d405      	bmi.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800334e:	6882      	ldr	r2, [r0, #8]
 8003350:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8003354:	f022 020f 	bic.w	r2, r2, #15
 8003358:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800335a:	2000      	movs	r0, #0
 800335c:	e7bf      	b.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800335e:	bf00      	nop
 8003360:	50040000 	.word	0x50040000
 8003364:	50040100 	.word	0x50040100
 8003368:	50040300 	.word	0x50040300
 800336c:	50040200 	.word	0x50040200

08003370 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003370:	4907      	ldr	r1, [pc, #28]	@ (8003390 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003372:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003374:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003376:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800337a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800337e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003380:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003382:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003386:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800338a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	e000ed00 	.word	0xe000ed00

08003394 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003394:	4b1b      	ldr	r3, [pc, #108]	@ (8003404 <HAL_NVIC_SetPriority+0x70>)
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800339c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800339e:	f1c3 0e07 	rsb	lr, r3, #7
 80033a2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033aa:	bf28      	it	cs
 80033ac:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033b0:	f1bc 0f06 	cmp.w	ip, #6
 80033b4:	d91c      	bls.n	80033f0 <HAL_NVIC_SetPriority+0x5c>
 80033b6:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033ba:	f04f 33ff 	mov.w	r3, #4294967295
 80033be:	fa03 f30c 	lsl.w	r3, r3, ip
 80033c2:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c6:	f04f 33ff 	mov.w	r3, #4294967295
 80033ca:	fa03 f30e 	lsl.w	r3, r3, lr
 80033ce:	ea21 0303 	bic.w	r3, r1, r3
 80033d2:	fa03 f30c 	lsl.w	r3, r3, ip
 80033d6:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d8:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80033da:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033dc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80033de:	db0a      	blt.n	80033f6 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033e0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80033e4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80033e8:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80033ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80033f0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033f2:	4694      	mov	ip, r2
 80033f4:	e7e7      	b.n	80033c6 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033f6:	4a04      	ldr	r2, [pc, #16]	@ (8003408 <HAL_NVIC_SetPriority+0x74>)
 80033f8:	f000 000f 	and.w	r0, r0, #15
 80033fc:	4402      	add	r2, r0
 80033fe:	7613      	strb	r3, [r2, #24]
 8003400:	f85d fb04 	ldr.w	pc, [sp], #4
 8003404:	e000ed00 	.word	0xe000ed00
 8003408:	e000ecfc 	.word	0xe000ecfc

0800340c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800340c:	2800      	cmp	r0, #0
 800340e:	db07      	blt.n	8003420 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003410:	4a04      	ldr	r2, [pc, #16]	@ (8003424 <HAL_NVIC_EnableIRQ+0x18>)
 8003412:	0941      	lsrs	r1, r0, #5
 8003414:	2301      	movs	r3, #1
 8003416:	f000 001f 	and.w	r0, r0, #31
 800341a:	4083      	lsls	r3, r0
 800341c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	e000e100 	.word	0xe000e100

08003428 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003428:	3801      	subs	r0, #1
 800342a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800342e:	d301      	bcc.n	8003434 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003430:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003432:	4770      	bx	lr
{
 8003434:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003436:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343a:	4c07      	ldr	r4, [pc, #28]	@ (8003458 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800343c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343e:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8003442:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003446:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003448:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800344a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800344c:	619a      	str	r2, [r3, #24]
}
 800344e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003452:	6119      	str	r1, [r3, #16]
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <CRYP_SetKey>:
  */
static HAL_StatusTypeDef  CRYP_SetKey(CRYP_HandleTypeDef *hcryp)
{
  uint32_t keyaddr;

  if (hcryp->Init.pKey == NULL)
 800345c:	6a03      	ldr	r3, [r0, #32]
 800345e:	b32b      	cbz	r3, 80034ac <CRYP_SetKey+0x50>
{
 8003460:	b410      	push	{r4}
  }


  keyaddr = (uint32_t)(hcryp->Init.pKey);

  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003462:	68c4      	ldr	r4, [r0, #12]
  {
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 8003464:	6802      	ldr	r2, [r0, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003466:	f5b4 2f80 	cmp.w	r4, #262144	@ 0x40000
  keyaddr = (uint32_t)(hcryp->Init.pKey);
 800346a:	4619      	mov	r1, r3
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 800346c:	d10e      	bne.n	800348c <CRYP_SetKey+0x30>
  return __builtin_bswap32(value);
 800346e:	6818      	ldr	r0, [r3, #0]
 8003470:	ba00      	rev	r0, r0
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 8003472:	63d0      	str	r0, [r2, #60]	@ 0x3c
 8003474:	6858      	ldr	r0, [r3, #4]
 8003476:	ba00      	rev	r0, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR6 = __REV(*(uint32_t*)(keyaddr));
 8003478:	6390      	str	r0, [r2, #56]	@ 0x38
 800347a:	6898      	ldr	r0, [r3, #8]
 800347c:	ba00      	rev	r0, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR5 = __REV(*(uint32_t*)(keyaddr));
 800347e:	6350      	str	r0, [r2, #52]	@ 0x34
 8003480:	68d8      	ldr	r0, [r3, #12]
    keyaddr+=4U;
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
    keyaddr+=4U;
 8003482:	f103 0110 	add.w	r1, r3, #16
 8003486:	ba00      	rev	r0, r0
  }

  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 8003488:	460b      	mov	r3, r1
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
 800348a:	6310      	str	r0, [r2, #48]	@ 0x30
 800348c:	681b      	ldr	r3, [r3, #0]
  hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4U;
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));

  return HAL_OK;
}
 800348e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003492:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 8003494:	61d3      	str	r3, [r2, #28]
 8003496:	684b      	ldr	r3, [r1, #4]
 8003498:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR2 = __REV(*(uint32_t*)(keyaddr));
 800349a:	6193      	str	r3, [r2, #24]
 800349c:	688b      	ldr	r3, [r1, #8]
 800349e:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
 80034a0:	6153      	str	r3, [r2, #20]
 80034a2:	68cb      	ldr	r3, [r1, #12]
 80034a4:	ba1b      	rev	r3, r3
  return HAL_OK;
 80034a6:	2000      	movs	r0, #0
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));
 80034a8:	6113      	str	r3, [r2, #16]
}
 80034aa:	4770      	bx	lr
    return HAL_ERROR;
 80034ac:	2001      	movs	r0, #1
}
 80034ae:	4770      	bx	lr

080034b0 <HAL_CRYP_Init>:
  if(hcryp == NULL)
 80034b0:	2800      	cmp	r0, #0
 80034b2:	f000 80a3 	beq.w	80035fc <HAL_CRYP_Init+0x14c>
  if (hcryp->Init.OperatingMode != CRYP_ALGOMODE_KEYDERIVATION)
 80034b6:	6902      	ldr	r2, [r0, #16]
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 80034b8:	2a18      	cmp	r2, #24
{
 80034ba:	b570      	push	{r4, r5, r6, lr}
 80034bc:	4604      	mov	r4, r0
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 80034be:	d04d      	beq.n	800355c <HAL_CRYP_Init+0xac>
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80034c0:	2a08      	cmp	r2, #8
 80034c2:	d03e      	beq.n	8003542 <HAL_CRYP_Init+0x92>
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 80034c4:	f894 3055 	ldrb.w	r3, [r4, #85]	@ 0x55
 80034c8:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d03e      	beq.n	800354e <HAL_CRYP_Init+0x9e>
  __HAL_CRYP_DISABLE(hcryp);
 80034d0:	6825      	ldr	r5, [r4, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80034d2:	68e1      	ldr	r1, [r4, #12]
  hcryp->State = HAL_CRYP_STATE_BUSY;
 80034d4:	2302      	movs	r3, #2
 80034d6:	f884 3055 	strb.w	r3, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 80034da:	682b      	ldr	r3, [r5, #0]
 80034dc:	f023 0301 	bic.w	r3, r3, #1
 80034e0:	602b      	str	r3, [r5, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80034e2:	682b      	ldr	r3, [r5, #0]
 80034e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034e8:	430b      	orrs	r3, r1
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80034ea:	2a08      	cmp	r2, #8
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80034ec:	f04f 010a 	mov.w	r1, #10
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80034f0:	602b      	str	r3, [r5, #0]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80034f2:	f884 1048 	strb.w	r1, [r4, #72]	@ 0x48
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80034f6:	d065      	beq.n	80035c4 <HAL_CRYP_Init+0x114>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80034f8:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
    if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 80034fc:	2e60      	cmp	r6, #96	@ 0x60
 80034fe:	d033      	beq.n	8003568 <HAL_CRYP_Init+0xb8>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003500:	6829      	ldr	r1, [r5, #0]
 8003502:	68a3      	ldr	r3, [r4, #8]
 8003504:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003508:	f021 017e 	bic.w	r1, r1, #126	@ 0x7e
 800350c:	4333      	orrs	r3, r6
 800350e:	430b      	orrs	r3, r1
 8003510:	4313      	orrs	r3, r2
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003512:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003516:	602b      	str	r3, [r5, #0]
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003518:	d060      	beq.n	80035dc <HAL_CRYP_Init+0x12c>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 800351a:	2800      	cmp	r0, #0
 800351c:	d04c      	beq.n	80035b8 <HAL_CRYP_Init+0x108>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 800351e:	2e00      	cmp	r6, #0
 8003520:	d13a      	bne.n	8003598 <HAL_CRYP_Init+0xe8>
  hcryp->CrypInCount = 0;
 8003522:	2200      	movs	r2, #0
 8003524:	2300      	movs	r3, #0
 8003526:	e9c4 2310 	strd	r2, r3, [r4, #64]	@ 0x40
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 800352a:	2000      	movs	r0, #0
  hcryp->State = HAL_CRYP_STATE_READY;
 800352c:	2301      	movs	r3, #1
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 800352e:	65a0      	str	r0, [r4, #88]	@ 0x58
  hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003530:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hcryp->State = HAL_CRYP_STATE_READY;
 8003534:	f884 3055 	strb.w	r3, [r4, #85]	@ 0x55
  __HAL_CRYP_ENABLE(hcryp);
 8003538:	682b      	ldr	r3, [r5, #0]
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	602b      	str	r3, [r5, #0]
}
 8003540:	bd70      	pop	{r4, r5, r6, pc}
   && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003542:	6943      	ldr	r3, [r0, #20]
 8003544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003548:	d1bc      	bne.n	80034c4 <HAL_CRYP_Init+0x14>
    return HAL_ERROR;
 800354a:	2001      	movs	r0, #1
}
 800354c:	bd70      	pop	{r4, r5, r6, pc}
    hcryp->Lock = HAL_UNLOCKED;
 800354e:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
    HAL_CRYP_MspInit(hcryp);
 8003552:	4620      	mov	r0, r4
 8003554:	f7fd fa52 	bl	80009fc <HAL_CRYP_MspInit>
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003558:	6922      	ldr	r2, [r4, #16]
 800355a:	e7b9      	b.n	80034d0 <HAL_CRYP_Init+0x20>
         ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 800355c:	6943      	ldr	r3, [r0, #20]
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 800355e:	f023 0120 	bic.w	r1, r3, #32
 8003562:	2940      	cmp	r1, #64	@ 0x40
 8003564:	d1ee      	bne.n	8003544 <HAL_CRYP_Init+0x94>
 8003566:	e7f0      	b.n	800354a <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003568:	682b      	ldr	r3, [r5, #0]
 800356a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800356e:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8003572:	4313      	orrs	r3, r2
 8003574:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003578:	602b      	str	r3, [r5, #0]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800357a:	682b      	ldr	r3, [r5, #0]
 800357c:	69e2      	ldr	r2, [r4, #28]
 800357e:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8003582:	4313      	orrs	r3, r2
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003584:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003586:	602b      	str	r3, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003588:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 800358c:	b920      	cbnz	r0, 8003598 <HAL_CRYP_Init+0xe8>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 800358e:	4620      	mov	r0, r4
 8003590:	f7ff ff64 	bl	800345c <CRYP_SetKey>
 8003594:	2800      	cmp	r0, #0
 8003596:	d1d8      	bne.n	800354a <HAL_CRYP_Init+0x9a>
    hcryp->Instance->IVR0 = 0;
  }
  else
#endif
  {
    if (hcryp->Init.pInitVect == NULL)
 8003598:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0d5      	beq.n	800354a <HAL_CRYP_Init+0x9a>
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	ba12      	rev	r2, r2
      return HAL_ERROR;
    }

    ivaddr = (uint32_t)(hcryp->Init.pInitVect);

    hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 80035a2:	62ea      	str	r2, [r5, #44]	@ 0x2c
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	ba12      	rev	r2, r2
    ivaddr+=4U;
    hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 80035a8:	62aa      	str	r2, [r5, #40]	@ 0x28
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	ba12      	rev	r2, r2
    ivaddr+=4U;
    hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 80035ae:	626a      	str	r2, [r5, #36]	@ 0x24
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	ba1b      	rev	r3, r3
    ivaddr+=4U;
    hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 80035b4:	622b      	str	r3, [r5, #32]
 80035b6:	e7b4      	b.n	8003522 <HAL_CRYP_Init+0x72>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80035b8:	4620      	mov	r0, r4
 80035ba:	f7ff ff4f 	bl	800345c <CRYP_SetKey>
 80035be:	2800      	cmp	r0, #0
 80035c0:	d0ad      	beq.n	800351e <HAL_CRYP_Init+0x6e>
 80035c2:	e7c2      	b.n	800354a <HAL_CRYP_Init+0x9a>
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 80035c4:	682b      	ldr	r3, [r5, #0]
 80035c6:	f023 0318 	bic.w	r3, r3, #24
 80035ca:	f043 0308 	orr.w	r3, r3, #8
    if (CRYP_SetKey(hcryp) != HAL_OK)
 80035ce:	4620      	mov	r0, r4
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 80035d0:	602b      	str	r3, [r5, #0]
    if (CRYP_SetKey(hcryp) != HAL_OK)
 80035d2:	f7ff ff43 	bl	800345c <CRYP_SetKey>
 80035d6:	2800      	cmp	r0, #0
 80035d8:	d0a3      	beq.n	8003522 <HAL_CRYP_Init+0x72>
 80035da:	e7b6      	b.n	800354a <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80035dc:	682b      	ldr	r3, [r5, #0]
 80035de:	69e2      	ldr	r2, [r4, #28]
 80035e0:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80035e4:	4313      	orrs	r3, r2
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80035e6:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80035e8:	602b      	str	r3, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80035ea:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80035ee:	b138      	cbz	r0, 8003600 <HAL_CRYP_Init+0x150>
    hcryp->Instance->IVR3 = 0;
 80035f0:	2300      	movs	r3, #0
 80035f2:	62eb      	str	r3, [r5, #44]	@ 0x2c
    hcryp->Instance->IVR2 = 0;
 80035f4:	62ab      	str	r3, [r5, #40]	@ 0x28
    hcryp->Instance->IVR1 = 0;
 80035f6:	626b      	str	r3, [r5, #36]	@ 0x24
    hcryp->Instance->IVR0 = 0;
 80035f8:	622b      	str	r3, [r5, #32]
 80035fa:	e792      	b.n	8003522 <HAL_CRYP_Init+0x72>
    return HAL_ERROR;
 80035fc:	2001      	movs	r0, #1
}
 80035fe:	4770      	bx	lr
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8003600:	4620      	mov	r0, r4
 8003602:	f7ff ff2b 	bl	800345c <CRYP_SetKey>
 8003606:	2800      	cmp	r0, #0
 8003608:	d19f      	bne.n	800354a <HAL_CRYP_Init+0x9a>
 800360a:	e7f1      	b.n	80035f0 <HAL_CRYP_Init+0x140>

0800360c <HAL_CRYP_DeInit>:
  if(hcryp == NULL)
 800360c:	b1c0      	cbz	r0, 8003640 <HAL_CRYP_DeInit+0x34>
  hcryp->CrypInCount = 0;
 800360e:	2200      	movs	r2, #0
 8003610:	2300      	movs	r3, #0
{
 8003612:	b510      	push	{r4, lr}
  hcryp->CrypInCount = 0;
 8003614:	e9c0 2310 	strd	r2, r3, [r0, #64]	@ 0x40
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003618:	2102      	movs	r1, #2
  __HAL_CRYP_DISABLE(hcryp);
 800361a:	6802      	ldr	r2, [r0, #0]
  hcryp->State = HAL_CRYP_STATE_BUSY;
 800361c:	f880 1055 	strb.w	r1, [r0, #85]	@ 0x55
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 8003620:	2301      	movs	r3, #1
 8003622:	f880 3048 	strb.w	r3, [r0, #72]	@ 0x48
  __HAL_CRYP_DISABLE(hcryp);
 8003626:	6813      	ldr	r3, [r2, #0]
 8003628:	f023 0301 	bic.w	r3, r3, #1
 800362c:	4604      	mov	r4, r0
 800362e:	6013      	str	r3, [r2, #0]
  HAL_CRYP_MspDeInit(hcryp);
 8003630:	f7fd f9fc 	bl	8000a2c <HAL_CRYP_MspDeInit>
  hcryp->State = HAL_CRYP_STATE_RESET;
 8003634:	2000      	movs	r0, #0
 8003636:	f884 0055 	strb.w	r0, [r4, #85]	@ 0x55
  __HAL_UNLOCK(hcryp);
 800363a:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
}
 800363e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003640:	2001      	movs	r0, #1
}
 8003642:	4770      	bx	lr
 8003644:	0000      	movs	r0, r0
	...

08003648 <HAL_CRYP_AESCBC_Encrypt>:
{
 8003648:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800364c:	b083      	sub	sp, #12
 800364e:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  if(hcryp == NULL)
 8003652:	2800      	cmp	r0, #0
 8003654:	d073      	beq.n	800373e <HAL_CRYP_AESCBC_Encrypt+0xf6>
  hcryp->CrypInCount = 0;
 8003656:	ed9f 7b7a 	vldr	d7, [pc, #488]	@ 8003840 <HAL_CRYP_AESCBC_Encrypt+0x1f8>
 800365a:	ed80 7b10 	vstr	d7, [r0, #64]	@ 0x40
 800365e:	4616      	mov	r6, r2
 8003660:	461f      	mov	r7, r3
  __HAL_CRYP_DISABLE(hcryp);
 8003662:	6802      	ldr	r2, [r0, #0]
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 8003664:	2301      	movs	r3, #1
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003666:	f04f 0902 	mov.w	r9, #2
 800366a:	f880 9055 	strb.w	r9, [r0, #85]	@ 0x55
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 800366e:	f880 3048 	strb.w	r3, [r0, #72]	@ 0x48
  __HAL_CRYP_DISABLE(hcryp);
 8003672:	6813      	ldr	r3, [r2, #0]
 8003674:	f023 0301 	bic.w	r3, r3, #1
 8003678:	4604      	mov	r4, r0
 800367a:	6013      	str	r3, [r2, #0]
  HAL_CRYP_MspDeInit(hcryp);
 800367c:	460d      	mov	r5, r1
 800367e:	f7fd f9d5 	bl	8000a2c <HAL_CRYP_MspDeInit>
  hcryp->State = HAL_CRYP_STATE_RESET;
 8003682:	2000      	movs	r0, #0
  hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 8003684:	ed9f 7b70 	vldr	d7, [pc, #448]	@ 8003848 <HAL_CRYP_AESCBC_Encrypt+0x200>
  hcryp->State = HAL_CRYP_STATE_RESET;
 8003688:	f884 0055 	strb.w	r0, [r4, #85]	@ 0x55
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 800368c:	f894 3055 	ldrb.w	r3, [r4, #85]	@ 0x55
  __HAL_UNLOCK(hcryp);
 8003690:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
  hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 8003694:	ed84 7b04 	vstr	d7, [r4, #16]
  hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8003698:	61a0      	str	r0, [r4, #24]
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 800369a:	2b00      	cmp	r3, #0
 800369c:	d053      	beq.n	8003746 <HAL_CRYP_AESCBC_Encrypt+0xfe>
  hcryp->State = HAL_CRYP_STATE_BUSY;
 800369e:	f884 9055 	strb.w	r9, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 80036a2:	f8d4 9000 	ldr.w	r9, [r4]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80036a6:	68e2      	ldr	r2, [r4, #12]
  __HAL_CRYP_DISABLE(hcryp);
 80036a8:	f8d9 3000 	ldr.w	r3, [r9]
 80036ac:	f023 0301 	bic.w	r3, r3, #1
 80036b0:	f8c9 3000 	str.w	r3, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80036b4:	f8d9 3000 	ldr.w	r3, [r9]
 80036b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036bc:	4313      	orrs	r3, r2
 80036be:	f8c9 3000 	str.w	r3, [r9]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80036c2:	230a      	movs	r3, #10
 80036c4:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80036c8:	e9d4 2c05 	ldrd	r2, ip, [r4, #20]
    if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 80036cc:	2a60      	cmp	r2, #96	@ 0x60
 80036ce:	d064      	beq.n	800379a <HAL_CRYP_AESCBC_Encrypt+0x152>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80036d0:	f8d9 1000 	ldr.w	r1, [r9]
 80036d4:	68a3      	ldr	r3, [r4, #8]
 80036d6:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80036da:	f021 017e 	bic.w	r1, r1, #126	@ 0x7e
 80036de:	4313      	orrs	r3, r2
 80036e0:	430b      	orrs	r3, r1
 80036e2:	4303      	orrs	r3, r0
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 80036e4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80036e8:	f8c9 3000 	str.w	r3, [r9]
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 80036ec:	f000 808f 	beq.w	800380e <HAL_CRYP_AESCBC_Encrypt+0x1c6>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80036f0:	f1bc 0f00 	cmp.w	ip, #0
 80036f4:	f000 8083 	beq.w	80037fe <HAL_CRYP_AESCBC_Encrypt+0x1b6>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 80036f8:	2a00      	cmp	r2, #0
 80036fa:	d16c      	bne.n	80037d6 <HAL_CRYP_AESCBC_Encrypt+0x18e>
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 80036fc:	463b      	mov	r3, r7
 80036fe:	4632      	mov	r2, r6
  hcryp->CrypInCount = 0;
 8003700:	2700      	movs	r7, #0
 8003702:	2600      	movs	r6, #0
 8003704:	e9c4 6710 	strd	r6, r7, [r4, #64]	@ 0x40
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003708:	2000      	movs	r0, #0
 800370a:	65a0      	str	r0, [r4, #88]	@ 0x58
  hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 800370c:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hcryp->State = HAL_CRYP_STATE_READY;
 8003710:	2001      	movs	r0, #1
 8003712:	f884 0055 	strb.w	r0, [r4, #85]	@ 0x55
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 8003716:	4620      	mov	r0, r4
  __HAL_CRYP_ENABLE(hcryp);
 8003718:	f8d9 4000 	ldr.w	r4, [r9]
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 800371c:	4629      	mov	r1, r5
  __HAL_CRYP_ENABLE(hcryp);
 800371e:	f044 0401 	orr.w	r4, r4, #1
 8003722:	f8c9 4000 	str.w	r4, [r9]
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 8003726:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
}
 800372a:	b003      	add	sp, #12
 800372c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 8003730:	f000 b88e 	b.w	8003850 <HAL_CRYPEx_AES>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8003734:	4620      	mov	r0, r4
 8003736:	f7ff fe91 	bl	800345c <CRYP_SetKey>
 800373a:	2800      	cmp	r0, #0
 800373c:	d075      	beq.n	800382a <HAL_CRYP_AESCBC_Encrypt+0x1e2>
}
 800373e:	2001      	movs	r0, #1
 8003740:	b003      	add	sp, #12
 8003742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_CRYP_MspInit(hcryp);
 8003746:	4620      	mov	r0, r4
 8003748:	f7fd f958 	bl	80009fc <HAL_CRYP_MspInit>
  hcryp->State = HAL_CRYP_STATE_BUSY;
 800374c:	f884 9055 	strb.w	r9, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 8003750:	f8d4 9000 	ldr.w	r9, [r4]
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003754:	6920      	ldr	r0, [r4, #16]
  __HAL_CRYP_DISABLE(hcryp);
 8003756:	f8d9 3000 	ldr.w	r3, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 800375a:	68e2      	ldr	r2, [r4, #12]
  __HAL_CRYP_DISABLE(hcryp);
 800375c:	f023 0301 	bic.w	r3, r3, #1
 8003760:	f8c9 3000 	str.w	r3, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003764:	f8d9 3000 	ldr.w	r3, [r9]
 8003768:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c9 3000 	str.w	r3, [r9]
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003772:	2808      	cmp	r0, #8
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 8003774:	f04f 030a 	mov.w	r3, #10
 8003778:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 800377c:	d1a4      	bne.n	80036c8 <HAL_CRYP_AESCBC_Encrypt+0x80>
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 800377e:	f8d9 3000 	ldr.w	r3, [r9]
 8003782:	f023 0318 	bic.w	r3, r3, #24
 8003786:	f043 0308 	orr.w	r3, r3, #8
 800378a:	f8c9 3000 	str.w	r3, [r9]
    if (CRYP_SetKey(hcryp) != HAL_OK)
 800378e:	4620      	mov	r0, r4
 8003790:	f7ff fe64 	bl	800345c <CRYP_SetKey>
 8003794:	2800      	cmp	r0, #0
 8003796:	d0b1      	beq.n	80036fc <HAL_CRYP_AESCBC_Encrypt+0xb4>
 8003798:	e7d1      	b.n	800373e <HAL_CRYP_AESCBC_Encrypt+0xf6>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 800379a:	f8d9 3000 	ldr.w	r3, [r9]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800379e:	69e2      	ldr	r2, [r4, #28]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80037a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037a4:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 80037a8:	4303      	orrs	r3, r0
 80037aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80037ae:	f8c9 3000 	str.w	r3, [r9]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80037b2:	f8d9 3000 	ldr.w	r3, [r9]
 80037b6:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80037ba:	4313      	orrs	r3, r2
 80037bc:	f8c9 3000 	str.w	r3, [r9]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80037c0:	2303      	movs	r3, #3
 80037c2:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80037c6:	f1bc 0f00 	cmp.w	ip, #0
 80037ca:	d104      	bne.n	80037d6 <HAL_CRYP_AESCBC_Encrypt+0x18e>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80037cc:	4620      	mov	r0, r4
 80037ce:	f7ff fe45 	bl	800345c <CRYP_SetKey>
 80037d2:	2800      	cmp	r0, #0
 80037d4:	d1b3      	bne.n	800373e <HAL_CRYP_AESCBC_Encrypt+0xf6>
    if (hcryp->Init.pInitVect == NULL)
 80037d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0b0      	beq.n	800373e <HAL_CRYP_AESCBC_Encrypt+0xf6>
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	ba12      	rev	r2, r2
    hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 80037e0:	f8c9 202c 	str.w	r2, [r9, #44]	@ 0x2c
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	ba12      	rev	r2, r2
    hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 80037e8:	f8c9 2028 	str.w	r2, [r9, #40]	@ 0x28
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	ba12      	rev	r2, r2
    hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 80037f0:	f8c9 2024 	str.w	r2, [r9, #36]	@ 0x24
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	ba1b      	rev	r3, r3
    hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 80037f8:	f8c9 3020 	str.w	r3, [r9, #32]
 80037fc:	e77e      	b.n	80036fc <HAL_CRYP_AESCBC_Encrypt+0xb4>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80037fe:	4620      	mov	r0, r4
 8003800:	9201      	str	r2, [sp, #4]
 8003802:	f7ff fe2b 	bl	800345c <CRYP_SetKey>
 8003806:	2800      	cmp	r0, #0
 8003808:	d199      	bne.n	800373e <HAL_CRYP_AESCBC_Encrypt+0xf6>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 800380a:	9a01      	ldr	r2, [sp, #4]
 800380c:	e774      	b.n	80036f8 <HAL_CRYP_AESCBC_Encrypt+0xb0>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800380e:	f8d9 3000 	ldr.w	r3, [r9]
 8003812:	69e2      	ldr	r2, [r4, #28]
 8003814:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8003818:	4313      	orrs	r3, r2
 800381a:	f8c9 3000 	str.w	r3, [r9]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 800381e:	2303      	movs	r3, #3
 8003820:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003824:	f1bc 0f00 	cmp.w	ip, #0
 8003828:	d084      	beq.n	8003734 <HAL_CRYP_AESCBC_Encrypt+0xec>
    hcryp->Instance->IVR3 = 0;
 800382a:	2300      	movs	r3, #0
 800382c:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
    hcryp->Instance->IVR2 = 0;
 8003830:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
    hcryp->Instance->IVR1 = 0;
 8003834:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
    hcryp->Instance->IVR0 = 0;
 8003838:	f8c9 3020 	str.w	r3, [r9, #32]
 800383c:	e75e      	b.n	80036fc <HAL_CRYP_AESCBC_Encrypt+0xb4>
 800383e:	bf00      	nop
	...
 800384c:	00000020 	.word	0x00000020

08003850 <HAL_CRYPEx_AES>:
  *                     case of key derivation only.
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYPEx_AES(CRYP_HandleTypeDef *hcryp, uint8_t *pInputData, uint16_t Size, uint8_t *pOutputData, uint32_t Timeout)
{
 8003850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003854:	461c      	mov	r4, r3

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8003856:	f890 3055 	ldrb.w	r3, [r0, #85]	@ 0x55
{
 800385a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  if (hcryp->State == HAL_CRYP_STATE_READY)
 800385e:	2b01      	cmp	r3, #1
 8003860:	f040 809b 	bne.w	800399a <HAL_CRYPEx_AES+0x14a>
 8003864:	4606      	mov	r6, r0
 8003866:	b2d8      	uxtb	r0, r3
  {
    /* Check parameters setting */
    if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003868:	6933      	ldr	r3, [r6, #16]
 800386a:	2b08      	cmp	r3, #8
 800386c:	d04d      	beq.n	800390a <HAL_CRYPEx_AES+0xba>
        return  HAL_ERROR;
      }
    }
    else
    {
      if ((pInputData == NULL) || (pOutputData == NULL) || (Size == 0U))
 800386e:	2900      	cmp	r1, #0
 8003870:	f000 8091 	beq.w	8003996 <HAL_CRYPEx_AES+0x146>
 8003874:	2c00      	cmp	r4, #0
 8003876:	f000 808e 	beq.w	8003996 <HAL_CRYPEx_AES+0x146>
 800387a:	4617      	mov	r7, r2
 800387c:	2a00      	cmp	r2, #0
 800387e:	f000 808a 	beq.w	8003996 <HAL_CRYPEx_AES+0x146>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hcryp);
 8003882:	f896 3054 	ldrb.w	r3, [r6, #84]	@ 0x54
 8003886:	2b01      	cmp	r3, #1
 8003888:	f000 8087 	beq.w	800399a <HAL_CRYPEx_AES+0x14a>

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 800388c:	2302      	movs	r3, #2
 800388e:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55


  for(index=0U ; (index < Ilength); index += 16U)
  {
    /* Write the Input block in the Data Input register */
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 8003892:	6833      	ldr	r3, [r6, #0]
    __HAL_LOCK(hcryp);
 8003894:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
  for(index=0U ; (index < Ilength); index += 16U)
 8003898:	f101 0510 	add.w	r5, r1, #16
 800389c:	3410      	adds	r4, #16
 800389e:	f04f 0900 	mov.w	r9, #0
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80038a2:	f855 2c10 	ldr.w	r2, [r5, #-16]
 80038a6:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80038a8:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 80038ac:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR  = *(uint32_t*)(inputaddr);
 80038ae:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80038b2:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80038b4:	f855 2c04 	ldr.w	r2, [r5, #-4]
 80038b8:	609a      	str	r2, [r3, #8]
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef const * const hcryp, uint32_t Timeout)
{
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80038ba:	f7fe ffe9 	bl	8002890 <HAL_GetTick>
 80038be:	f1b8 3fff 	cmp.w	r8, #4294967295

  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80038c2:	6833      	ldr	r3, [r6, #0]
  tickstart = HAL_GetTick();
 80038c4:	4682      	mov	sl, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80038c6:	d172      	bne.n	80039ae <HAL_CRYPEx_AES+0x15e>
 80038c8:	6859      	ldr	r1, [r3, #4]
 80038ca:	07c9      	lsls	r1, r1, #31
 80038cc:	d5fc      	bpl.n	80038c8 <HAL_CRYPEx_AES+0x78>
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038d4:	601a      	str	r2, [r3, #0]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	f844 2c10 	str.w	r2, [r4, #-16]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	f844 2c0c 	str.w	r2, [r4, #-12]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80038e2:	68da      	ldr	r2, [r3, #12]
 80038e4:	f844 2c08 	str.w	r2, [r4, #-8]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	f844 2c04 	str.w	r2, [r4, #-4]
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 80038ee:	f896 205c 	ldrb.w	r2, [r6, #92]	@ 0x5c
 80038f2:	2a01      	cmp	r2, #1
 80038f4:	f109 0110 	add.w	r1, r9, #16
 80038f8:	d067      	beq.n	80039ca <HAL_CRYPEx_AES+0x17a>
  for(index=0U ; (index < Ilength); index += 16U)
 80038fa:	428f      	cmp	r7, r1
 80038fc:	f105 0510 	add.w	r5, r5, #16
 8003900:	f104 0410 	add.w	r4, r4, #16
 8003904:	d93b      	bls.n	800397e <HAL_CRYPEx_AES+0x12e>
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 8003906:	4689      	mov	r9, r1
 8003908:	e7cb      	b.n	80038a2 <HAL_CRYPEx_AES+0x52>
      if (pOutputData == NULL)
 800390a:	2c00      	cmp	r4, #0
 800390c:	d043      	beq.n	8003996 <HAL_CRYPEx_AES+0x146>
    __HAL_LOCK(hcryp);
 800390e:	f896 3054 	ldrb.w	r3, [r6, #84]	@ 0x54
 8003912:	2b01      	cmp	r3, #1
 8003914:	d041      	beq.n	800399a <HAL_CRYPEx_AES+0x14a>
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8003916:	2302      	movs	r3, #2
    __HAL_LOCK(hcryp);
 8003918:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
    hcryp->State = HAL_CRYP_STATE_BUSY;
 800391c:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55
  tickstart = HAL_GetTick();
 8003920:	f7fe ffb6 	bl	8002890 <HAL_GetTick>
 8003924:	f1b8 3fff 	cmp.w	r8, #4294967295
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003928:	6832      	ldr	r2, [r6, #0]
  tickstart = HAL_GetTick();
 800392a:	4605      	mov	r5, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 800392c:	d149      	bne.n	80039c2 <HAL_CRYPEx_AES+0x172>
 800392e:	6853      	ldr	r3, [r2, #4]
 8003930:	07dd      	lsls	r5, r3, #31
 8003932:	d5fc      	bpl.n	800392e <HAL_CRYPEx_AES+0xde>
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003934:	6813      	ldr	r3, [r2, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003936:	68f1      	ldr	r1, [r6, #12]
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 800393c:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003940:	6013      	str	r3, [r2, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003942:	d110      	bne.n	8003966 <HAL_CRYPEx_AES+0x116>
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 8003944:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
    outputaddr+=4U;
 8003946:	3410      	adds	r4, #16
 8003948:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 800394a:	f844 3c10 	str.w	r3, [r4, #-16]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR6);
 800394e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003950:	ba1b      	rev	r3, r3
 8003952:	f844 3c0c 	str.w	r3, [r4, #-12]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR5);
 8003956:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8003958:	ba1b      	rev	r3, r3
 800395a:	f844 3c08 	str.w	r3, [r4, #-8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR4);
 800395e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003960:	ba1b      	rev	r3, r3
 8003962:	f844 3c04 	str.w	r3, [r4, #-4]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR3);
 8003966:	69d3      	ldr	r3, [r2, #28]
 8003968:	ba1b      	rev	r3, r3
 800396a:	6023      	str	r3, [r4, #0]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR2);
 800396c:	6993      	ldr	r3, [r2, #24]
 800396e:	ba1b      	rev	r3, r3
 8003970:	6063      	str	r3, [r4, #4]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR1);
 8003972:	6953      	ldr	r3, [r2, #20]
 8003974:	ba1b      	rev	r3, r3
 8003976:	60a3      	str	r3, [r4, #8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR0);
 8003978:	6913      	ldr	r3, [r2, #16]
 800397a:	ba1b      	rev	r3, r3
 800397c:	60e3      	str	r3, [r4, #12]
    if (hcryp->State != HAL_CRYP_STATE_SUSPENDED)
 800397e:	f896 3055 	ldrb.w	r3, [r6, #85]	@ 0x55
 8003982:	2b05      	cmp	r3, #5
      hcryp->State = HAL_CRYP_STATE_READY;
 8003984:	bf18      	it	ne
 8003986:	2301      	movne	r3, #1
    __HAL_UNLOCK(hcryp);
 8003988:	f04f 0000 	mov.w	r0, #0
      hcryp->State = HAL_CRYP_STATE_READY;
 800398c:	bf18      	it	ne
 800398e:	f886 3055 	strbne.w	r3, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 8003992:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
}
 8003996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hcryp);
 800399a:	2002      	movs	r0, #2
}
 800399c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((HAL_GetTick() - tickstart ) > Timeout)
 80039a0:	f7fe ff76 	bl	8002890 <HAL_GetTick>
 80039a4:	eba0 000a 	sub.w	r0, r0, sl
 80039a8:	4580      	cmp	r8, r0
 80039aa:	d31e      	bcc.n	80039ea <HAL_CRYPEx_AES+0x19a>
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80039ac:	6833      	ldr	r3, [r6, #0]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	07d2      	lsls	r2, r2, #31
 80039b2:	d5f5      	bpl.n	80039a0 <HAL_CRYPEx_AES+0x150>
 80039b4:	e78b      	b.n	80038ce <HAL_CRYPEx_AES+0x7e>
      if((HAL_GetTick() - tickstart ) > Timeout)
 80039b6:	f7fe ff6b 	bl	8002890 <HAL_GetTick>
 80039ba:	1b43      	subs	r3, r0, r5
 80039bc:	4598      	cmp	r8, r3
 80039be:	d314      	bcc.n	80039ea <HAL_CRYPEx_AES+0x19a>
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80039c0:	6832      	ldr	r2, [r6, #0]
 80039c2:	6853      	ldr	r3, [r2, #4]
 80039c4:	07d8      	lsls	r0, r3, #31
 80039c6:	d5f6      	bpl.n	80039b6 <HAL_CRYPEx_AES+0x166>
 80039c8:	e7b4      	b.n	8003934 <HAL_CRYPEx_AES+0xe4>
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 80039ca:	428f      	cmp	r7, r1
 80039cc:	d9d7      	bls.n	800397e <HAL_CRYPEx_AES+0x12e>
      hcryp->CrypInCount     =  Ilength - (index+16U);
 80039ce:	f1a7 0310 	sub.w	r3, r7, #16
 80039d2:	eba3 0309 	sub.w	r3, r3, r9
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 80039d6:	2205      	movs	r2, #5
      hcryp->CrypInCount     =  Ilength - (index+16U);
 80039d8:	6433      	str	r3, [r6, #64]	@ 0x40
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 80039da:	2300      	movs	r3, #0
      hcryp->pCrypOutBuffPtr =  (uint8_t *)outputaddr;
 80039dc:	63f4      	str	r4, [r6, #60]	@ 0x3c
      hcryp->pCrypInBuffPtr  =  (uint8_t *)inputaddr;
 80039de:	63b5      	str	r5, [r6, #56]	@ 0x38
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 80039e0:	f886 2055 	strb.w	r2, [r6, #85]	@ 0x55
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 80039e4:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
      return HAL_OK;
 80039e8:	e7c9      	b.n	800397e <HAL_CRYPEx_AES+0x12e>
    hcryp->State = HAL_CRYP_STATE_READY;
 80039ea:	2301      	movs	r3, #1
 80039ec:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 80039f0:	2300      	movs	r3, #0
 80039f2:	f886 3054 	strb.w	r3, [r6, #84]	@ 0x54
        return HAL_TIMEOUT;
 80039f6:	2003      	movs	r0, #3
}
 80039f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080039fc <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80039fc:	2800      	cmp	r0, #0
 80039fe:	d050      	beq.n	8003aa2 <HAL_DMA_Init+0xa6>
{
 8003a00:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a02:	4a2e      	ldr	r2, [pc, #184]	@ (8003abc <HAL_DMA_Init+0xc0>)
 8003a04:	6804      	ldr	r4, [r0, #0]
 8003a06:	4294      	cmp	r4, r2
 8003a08:	4603      	mov	r3, r0
 8003a0a:	d941      	bls.n	8003a90 <HAL_DMA_Init+0x94>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003a0c:	492c      	ldr	r1, [pc, #176]	@ (8003ac0 <HAL_DMA_Init+0xc4>)
 8003a0e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ac4 <HAL_DMA_Init+0xc8>)
    hdma->DmaBaseAddress = DMA2;
 8003a10:	4d2d      	ldr	r5, [pc, #180]	@ (8003ac8 <HAL_DMA_Init+0xcc>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003a12:	4421      	add	r1, r4
 8003a14:	fba2 2101 	umull	r2, r1, r2, r1
 8003a18:	0909      	lsrs	r1, r1, #4
 8003a1a:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a22:	e9d3 6202 	ldrd	r6, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a26:	691f      	ldr	r7, [r3, #16]
  tmp = hdma->Instance->CCR;
 8003a28:	6820      	ldr	r0, [r4, #0]
 8003a2a:	641d      	str	r5, [r3, #64]	@ 0x40
  tmp |=  hdma->Init.Direction        |
 8003a2c:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a2e:	433a      	orrs	r2, r7
 8003a30:	695f      	ldr	r7, [r3, #20]
 8003a32:	6459      	str	r1, [r3, #68]	@ 0x44
 8003a34:	433a      	orrs	r2, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a36:	699f      	ldr	r7, [r3, #24]
 8003a38:	433a      	orrs	r2, r7
 8003a3a:	69df      	ldr	r7, [r3, #28]
 8003a3c:	433a      	orrs	r2, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a3e:	6a1f      	ldr	r7, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a40:	f420 40ff 	bic.w	r0, r0, #32640	@ 0x7f80
 8003a44:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a48:	433a      	orrs	r2, r7
  tmp |=  hdma->Init.Direction        |
 8003a4a:	4302      	orrs	r2, r0
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003a4c:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
  hdma->Instance->CCR = tmp;
 8003a50:	6022      	str	r2, [r4, #0]
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003a52:	d014      	beq.n	8003a7e <HAL_DMA_Init+0x82>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a54:	6858      	ldr	r0, [r3, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a56:	f001 011c 	and.w	r1, r1, #28
 8003a5a:	220f      	movs	r2, #15
 8003a5c:	408a      	lsls	r2, r1
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a5e:	4088      	lsls	r0, r1
    if (DMA1 == hdma->DmaBaseAddress)
 8003a60:	491a      	ldr	r1, [pc, #104]	@ (8003acc <HAL_DMA_Init+0xd0>)
 8003a62:	428d      	cmp	r5, r1
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a64:	ea6f 0202 	mvn.w	r2, r2
    if (DMA1 == hdma->DmaBaseAddress)
 8003a68:	d01d      	beq.n	8003aa6 <HAL_DMA_Init+0xaa>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a6a:	f8d1 44a8 	ldr.w	r4, [r1, #1192]	@ 0x4a8
 8003a6e:	4022      	ands	r2, r4
 8003a70:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a74:	f8d1 24a8 	ldr.w	r2, [r1, #1192]	@ 0x4a8
 8003a78:	4302      	orrs	r2, r0
 8003a7a:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a7e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a80:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a82:	63d8      	str	r0, [r3, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a84:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8003a88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
}
 8003a8c:	bcf0      	pop	{r4, r5, r6, r7}
 8003a8e:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a90:	490f      	ldr	r1, [pc, #60]	@ (8003ad0 <HAL_DMA_Init+0xd4>)
 8003a92:	4a0c      	ldr	r2, [pc, #48]	@ (8003ac4 <HAL_DMA_Init+0xc8>)
    hdma->DmaBaseAddress = DMA1;
 8003a94:	4d0d      	ldr	r5, [pc, #52]	@ (8003acc <HAL_DMA_Init+0xd0>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a96:	4421      	add	r1, r4
 8003a98:	fba2 2101 	umull	r2, r1, r2, r1
 8003a9c:	0909      	lsrs	r1, r1, #4
 8003a9e:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8003aa0:	e7bc      	b.n	8003a1c <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8003aa2:	2001      	movs	r0, #1
}
 8003aa4:	4770      	bx	lr
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003aa6:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8003aaa:	400a      	ands	r2, r1
 8003aac:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003ab0:	f8d5 20a8 	ldr.w	r2, [r5, #168]	@ 0xa8
 8003ab4:	4302      	orrs	r2, r0
 8003ab6:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
 8003aba:	e7e0      	b.n	8003a7e <HAL_DMA_Init+0x82>
 8003abc:	40020407 	.word	0x40020407
 8003ac0:	bffdfbf8 	.word	0xbffdfbf8
 8003ac4:	cccccccd 	.word	0xcccccccd
 8003ac8:	40020400 	.word	0x40020400
 8003acc:	40020000 	.word	0x40020000
 8003ad0:	bffdfff8 	.word	0xbffdfff8

08003ad4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ad4:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ad6:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8003ada:	2c01      	cmp	r4, #1
 8003adc:	d00b      	beq.n	8003af6 <HAL_DMA_Start_IT+0x22>
 8003ade:	2401      	movs	r4, #1
 8003ae0:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003ae4:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8003ae8:	2c01      	cmp	r4, #1
 8003aea:	fa5f fc84 	uxtb.w	ip, r4
 8003aee:	d005      	beq.n	8003afc <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af0:	2300      	movs	r3, #0
 8003af2:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8003af6:	2002      	movs	r0, #2

    /* Remain BUSY */
    status = HAL_BUSY;
  }
  return status;
}
 8003af8:	bc70      	pop	{r4, r5, r6}
 8003afa:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8003afc:	2502      	movs	r5, #2
 8003afe:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    __HAL_DMA_DISABLE(hdma);
 8003b02:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b04:	2500      	movs	r5, #0
 8003b06:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003b08:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b0a:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 8003b0c:	f026 0601 	bic.w	r6, r6, #1
 8003b10:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b12:	f005 051c 	and.w	r5, r5, #28
 8003b16:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8003b18:	fa0c f505 	lsl.w	r5, ip, r5
 8003b1c:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b1e:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b20:	6883      	ldr	r3, [r0, #8]
 8003b22:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8003b24:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b26:	bf0b      	itete	eq
 8003b28:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003b2a:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003b2c:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003b2e:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8003b30:	b153      	cbz	r3, 8003b48 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b32:	6823      	ldr	r3, [r4, #0]
 8003b34:	f043 030e 	orr.w	r3, r3, #14
 8003b38:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003b40:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003b42:	6023      	str	r3, [r4, #0]
}
 8003b44:	bc70      	pop	{r4, r5, r6}
 8003b46:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b48:	6823      	ldr	r3, [r4, #0]
 8003b4a:	f023 0304 	bic.w	r3, r3, #4
 8003b4e:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	f043 030a 	orr.w	r3, r3, #10
 8003b56:	6023      	str	r3, [r4, #0]
 8003b58:	e7ef      	b.n	8003b3a <HAL_DMA_Start_IT+0x66>
 8003b5a:	bf00      	nop

08003b5c <HAL_DMA_IRQHandler>:
{
 8003b5c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003b5e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b60:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8003b62:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b64:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003b66:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003b68:	f003 031c 	and.w	r3, r3, #28
 8003b6c:	2204      	movs	r2, #4
 8003b6e:	409a      	lsls	r2, r3
 8003b70:	420a      	tst	r2, r1
 8003b72:	d00e      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x36>
 8003b74:	f014 0f04 	tst.w	r4, #4
 8003b78:	d00b      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b7a:	682b      	ldr	r3, [r5, #0]
 8003b7c:	069b      	lsls	r3, r3, #26
 8003b7e:	d403      	bmi.n	8003b88 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b80:	682b      	ldr	r3, [r5, #0]
 8003b82:	f023 0304 	bic.w	r3, r3, #4
 8003b86:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8003b88:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003b8a:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003b8c:	b1cb      	cbz	r3, 8003bc2 <HAL_DMA_IRQHandler+0x66>
}
 8003b8e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8003b90:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003b92:	2202      	movs	r2, #2
 8003b94:	409a      	lsls	r2, r3
 8003b96:	420a      	tst	r2, r1
 8003b98:	d015      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x6a>
 8003b9a:	f014 0f02 	tst.w	r4, #2
 8003b9e:	d012      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ba0:	682b      	ldr	r3, [r5, #0]
 8003ba2:	0699      	lsls	r1, r3, #26
 8003ba4:	d406      	bmi.n	8003bb4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ba6:	682b      	ldr	r3, [r5, #0]
 8003ba8:	f023 030a 	bic.w	r3, r3, #10
 8003bac:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8003bb4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bb6:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8003bb8:	2100      	movs	r1, #0
 8003bba:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d1e5      	bne.n	8003b8e <HAL_DMA_IRQHandler+0x32>
}
 8003bc2:	bc70      	pop	{r4, r5, r6}
 8003bc4:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003bc6:	2208      	movs	r2, #8
 8003bc8:	409a      	lsls	r2, r3
 8003bca:	420a      	tst	r2, r1
 8003bcc:	d0f9      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x66>
 8003bce:	0722      	lsls	r2, r4, #28
 8003bd0:	d5f7      	bpl.n	8003bc2 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bd2:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8003bd4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bd6:	f022 020e 	bic.w	r2, r2, #14
 8003bda:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bdc:	2201      	movs	r2, #1
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8003be2:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003be4:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003be6:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003be8:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8003bec:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8003bf0:	2900      	cmp	r1, #0
 8003bf2:	d0e6      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x66>
}
 8003bf4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003bf6:	4708      	bx	r1

08003bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bfc:	680c      	ldr	r4, [r1, #0]
{
 8003bfe:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c00:	2c00      	cmp	r4, #0
 8003c02:	f000 8094 	beq.w	8003d2e <HAL_GPIO_Init+0x136>
  uint32_t position = 0x00u;
 8003c06:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c08:	f04f 0b01 	mov.w	fp, #1
 8003c0c:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8003c10:	ea1e 0a04 	ands.w	sl, lr, r4
 8003c14:	f000 8086 	beq.w	8003d24 <HAL_GPIO_Init+0x12c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c18:	684d      	ldr	r5, [r1, #4]
 8003c1a:	f005 0203 	and.w	r2, r5, #3
 8003c1e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c22:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c24:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c28:	fa06 f70c 	lsl.w	r7, r6, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c2c:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c30:	ea6f 0707 	mvn.w	r7, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c34:	d97e      	bls.n	8003d34 <HAL_GPIO_Init+0x13c>
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c36:	2a03      	cmp	r2, #3
 8003c38:	f040 80ba 	bne.w	8003db0 <HAL_GPIO_Init+0x1b8>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c3c:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8003c40:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c44:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c48:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c4a:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003c4e:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c50:	d068      	beq.n	8003d24 <HAL_GPIO_Init+0x12c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c52:	4f72      	ldr	r7, [pc, #456]	@ (8003e1c <HAL_GPIO_Init+0x224>)
 8003c54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003c56:	f042 0201 	orr.w	r2, r2, #1
 8003c5a:	663a      	str	r2, [r7, #96]	@ 0x60
 8003c5c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003c5e:	f002 0201 	and.w	r2, r2, #1
 8003c62:	9203      	str	r2, [sp, #12]
 8003c64:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c66:	f023 0203 	bic.w	r2, r3, #3
 8003c6a:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003c6e:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c72:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8003c76:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c78:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003c7c:	260f      	movs	r6, #15
 8003c7e:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c82:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c86:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c8a:	d027      	beq.n	8003cdc <HAL_GPIO_Init+0xe4>
 8003c8c:	4e64      	ldr	r6, [pc, #400]	@ (8003e20 <HAL_GPIO_Init+0x228>)
 8003c8e:	42b0      	cmp	r0, r6
 8003c90:	f000 80a1 	beq.w	8003dd6 <HAL_GPIO_Init+0x1de>
 8003c94:	4e63      	ldr	r6, [pc, #396]	@ (8003e24 <HAL_GPIO_Init+0x22c>)
 8003c96:	42b0      	cmp	r0, r6
 8003c98:	f000 80a4 	beq.w	8003de4 <HAL_GPIO_Init+0x1ec>
 8003c9c:	f8df e18c 	ldr.w	lr, [pc, #396]	@ 8003e2c <HAL_GPIO_Init+0x234>
 8003ca0:	4570      	cmp	r0, lr
 8003ca2:	f000 8091 	beq.w	8003dc8 <HAL_GPIO_Init+0x1d0>
 8003ca6:	f8df e188 	ldr.w	lr, [pc, #392]	@ 8003e30 <HAL_GPIO_Init+0x238>
 8003caa:	4570      	cmp	r0, lr
 8003cac:	f000 80a8 	beq.w	8003e00 <HAL_GPIO_Init+0x208>
 8003cb0:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8003e34 <HAL_GPIO_Init+0x23c>
 8003cb4:	4570      	cmp	r0, lr
 8003cb6:	f000 80aa 	beq.w	8003e0e <HAL_GPIO_Init+0x216>
 8003cba:	f8df e17c 	ldr.w	lr, [pc, #380]	@ 8003e38 <HAL_GPIO_Init+0x240>
 8003cbe:	4570      	cmp	r0, lr
 8003cc0:	f000 8097 	beq.w	8003df2 <HAL_GPIO_Init+0x1fa>
 8003cc4:	f8df e174 	ldr.w	lr, [pc, #372]	@ 8003e3c <HAL_GPIO_Init+0x244>
 8003cc8:	4570      	cmp	r0, lr
 8003cca:	bf0c      	ite	eq
 8003ccc:	f04f 0e07 	moveq.w	lr, #7
 8003cd0:	f04f 0e08 	movne.w	lr, #8
 8003cd4:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003cd8:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003cdc:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cde:	4a52      	ldr	r2, [pc, #328]	@ (8003e28 <HAL_GPIO_Init+0x230>)
 8003ce0:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ce2:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8003ce4:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003ce8:	4e4f      	ldr	r6, [pc, #316]	@ (8003e28 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003cea:	bf54      	ite	pl
 8003cec:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003cee:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8003cf2:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8003cf4:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cf6:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8003cf8:	4e4b      	ldr	r6, [pc, #300]	@ (8003e28 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003cfa:	bf54      	ite	pl
 8003cfc:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003cfe:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8003d02:	60f2      	str	r2, [r6, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d04:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d06:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8003d08:	4e47      	ldr	r6, [pc, #284]	@ (8003e28 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003d0a:	bf54      	ite	pl
 8003d0c:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003d0e:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8003d12:	6072      	str	r2, [r6, #4]

        temp = EXTI->IMR1;
 8003d14:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d16:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8003d18:	4d43      	ldr	r5, [pc, #268]	@ (8003e28 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003d1a:	bf54      	ite	pl
 8003d1c:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003d1e:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8003d22:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8003d24:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d26:	fa34 f203 	lsrs.w	r2, r4, r3
 8003d2a:	f47f af6f 	bne.w	8003c0c <HAL_GPIO_Init+0x14>
  }
}
 8003d2e:	b005      	add	sp, #20
 8003d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8003d34:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d38:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d3a:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d3e:	fa06 f80c 	lsl.w	r8, r6, ip
 8003d42:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003d46:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8003d4a:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d4e:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d50:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d54:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8003d58:	fa0e fe03 	lsl.w	lr, lr, r3
 8003d5c:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8003d60:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8003d64:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d68:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d6c:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d70:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d74:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8003d76:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d7a:	f47f af5f 	bne.w	8003c3c <HAL_GPIO_Init+0x44>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d7e:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3u];
 8003d80:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d84:	f003 0e07 	and.w	lr, r3, #7
 8003d88:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8003d8c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d90:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3u];
 8003d94:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d98:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d9a:	260f      	movs	r6, #15
 8003d9c:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003da0:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003da2:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003da6:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3u] = temp;
 8003daa:	f8c8 e020 	str.w	lr, [r8, #32]
 8003dae:	e745      	b.n	8003c3c <HAL_GPIO_Init+0x44>
        temp = GPIOx->PUPDR;
 8003db0:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003db4:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003db6:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dba:	fa06 fe0c 	lsl.w	lr, r6, ip
 8003dbe:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8003dc2:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dc6:	e739      	b.n	8003c3c <HAL_GPIO_Init+0x44>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dc8:	f04f 0e03 	mov.w	lr, #3
 8003dcc:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003dd0:	ea47 070c 	orr.w	r7, r7, ip
 8003dd4:	e782      	b.n	8003cdc <HAL_GPIO_Init+0xe4>
 8003dd6:	f04f 0e01 	mov.w	lr, #1
 8003dda:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003dde:	ea47 070c 	orr.w	r7, r7, ip
 8003de2:	e77b      	b.n	8003cdc <HAL_GPIO_Init+0xe4>
 8003de4:	f04f 0e02 	mov.w	lr, #2
 8003de8:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003dec:	ea47 070c 	orr.w	r7, r7, ip
 8003df0:	e774      	b.n	8003cdc <HAL_GPIO_Init+0xe4>
 8003df2:	f04f 0e06 	mov.w	lr, #6
 8003df6:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003dfa:	ea47 070c 	orr.w	r7, r7, ip
 8003dfe:	e76d      	b.n	8003cdc <HAL_GPIO_Init+0xe4>
 8003e00:	f04f 0e04 	mov.w	lr, #4
 8003e04:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003e08:	ea47 070c 	orr.w	r7, r7, ip
 8003e0c:	e766      	b.n	8003cdc <HAL_GPIO_Init+0xe4>
 8003e0e:	f04f 0e05 	mov.w	lr, #5
 8003e12:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003e16:	ea47 070c 	orr.w	r7, r7, ip
 8003e1a:	e75f      	b.n	8003cdc <HAL_GPIO_Init+0xe4>
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	48000400 	.word	0x48000400
 8003e24:	48000800 	.word	0x48000800
 8003e28:	40010400 	.word	0x40010400
 8003e2c:	48000c00 	.word	0x48000c00
 8003e30:	48001000 	.word	0x48001000
 8003e34:	48001400 	.word	0x48001400
 8003e38:	48001800 	.word	0x48001800
 8003e3c:	48001c00 	.word	0x48001c00

08003e40 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e40:	b10a      	cbz	r2, 8003e46 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e42:	6181      	str	r1, [r0, #24]
 8003e44:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e46:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop

08003e4c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e4c:	4a04      	ldr	r2, [pc, #16]	@ (8003e60 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003e4e:	6951      	ldr	r1, [r2, #20]
 8003e50:	4201      	tst	r1, r0
 8003e52:	d100      	bne.n	8003e56 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003e54:	4770      	bx	lr
{
 8003e56:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e58:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e5a:	f7fc ffeb 	bl	8000e34 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e5e:	bd08      	pop	{r3, pc}
 8003e60:	40010400 	.word	0x40010400

08003e64 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003e64:	4b02      	ldr	r3, [pc, #8]	@ (8003e70 <HAL_PWREx_GetVoltageRange+0xc>)
 8003e66:	6818      	ldr	r0, [r3, #0]
#endif
}
 8003e68:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	40007000 	.word	0x40007000

08003e74 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e74:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8003e78:	d00e      	beq.n	8003e98 <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ee8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003e7c:	6813      	ldr	r3, [r2, #0]
 8003e7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e86:	d005      	beq.n	8003e94 <HAL_PWREx_ControlVoltageScaling+0x20>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e88:	6813      	ldr	r3, [r2, #0]
 8003e8a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e94:	2000      	movs	r0, #0
 8003e96:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e98:	4913      	ldr	r1, [pc, #76]	@ (8003ee8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003e9a:	680b      	ldr	r3, [r1, #0]
 8003e9c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ea4:	d0f6      	beq.n	8003e94 <HAL_PWREx_ControlVoltageScaling+0x20>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ea6:	680b      	ldr	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ea8:	4a10      	ldr	r2, [pc, #64]	@ (8003eec <HAL_PWREx_ControlVoltageScaling+0x78>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003eaa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003eae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003eb2:	600b      	str	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003eb4:	6813      	ldr	r3, [r2, #0]
 8003eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8003ef0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003eb8:	2032      	movs	r0, #50	@ 0x32
 8003eba:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ebe:	6948      	ldr	r0, [r1, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ec6:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ec8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ecc:	d506      	bpl.n	8003edc <HAL_PWREx_ControlVoltageScaling+0x68>
 8003ece:	e000      	b.n	8003ed2 <HAL_PWREx_ControlVoltageScaling+0x5e>
 8003ed0:	b123      	cbz	r3, 8003edc <HAL_PWREx_ControlVoltageScaling+0x68>
 8003ed2:	694a      	ldr	r2, [r1, #20]
 8003ed4:	0552      	lsls	r2, r2, #21
        wait_loop_index--;
 8003ed6:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eda:	d4f9      	bmi.n	8003ed0 <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003edc:	4b02      	ldr	r3, [pc, #8]	@ (8003ee8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003ede:	695b      	ldr	r3, [r3, #20]
 8003ee0:	055b      	lsls	r3, r3, #21
 8003ee2:	d5d7      	bpl.n	8003e94 <HAL_PWREx_ControlVoltageScaling+0x20>
        return HAL_TIMEOUT;
 8003ee4:	2003      	movs	r0, #3
}
 8003ee6:	4770      	bx	lr
 8003ee8:	40007000 	.word	0x40007000
 8003eec:	20000400 	.word	0x20000400
 8003ef0:	431bde83 	.word	0x431bde83

08003ef4 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003ef4:	4a02      	ldr	r2, [pc, #8]	@ (8003f00 <HAL_PWREx_EnableVddIO2+0xc>)
 8003ef6:	6853      	ldr	r3, [r2, #4]
 8003ef8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003efc:	6053      	str	r3, [r2, #4]
}
 8003efe:	4770      	bx	lr
 8003f00:	40007000 	.word	0x40007000

08003f04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f04:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f06:	4d20      	ldr	r5, [pc, #128]	@ (8003f88 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8003f08:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003f0a:	00db      	lsls	r3, r3, #3
{
 8003f0c:	b083      	sub	sp, #12
 8003f0e:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f10:	d51a      	bpl.n	8003f48 <RCC_SetFlashLatencyFromMSIRange+0x44>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f12:	f7ff ffa7 	bl	8003e64 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f16:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8003f1a:	d027      	beq.n	8003f6c <RCC_SetFlashLatencyFromMSIRange+0x68>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003f1c:	2c80      	cmp	r4, #128	@ 0x80
 8003f1e:	d82c      	bhi.n	8003f7a <RCC_SetFlashLatencyFromMSIRange+0x76>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003f20:	d02f      	beq.n	8003f82 <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003f22:	f1a4 0470 	sub.w	r4, r4, #112	@ 0x70
 8003f26:	fab4 f484 	clz	r4, r4
 8003f2a:	0964      	lsrs	r4, r4, #5
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f2c:	4917      	ldr	r1, [pc, #92]	@ (8003f8c <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8003f2e:	680b      	ldr	r3, [r1, #0]
 8003f30:	f023 0307 	bic.w	r3, r3, #7
 8003f34:	4323      	orrs	r3, r4
 8003f36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f38:	6808      	ldr	r0, [r1, #0]
 8003f3a:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003f3e:	1b00      	subs	r0, r0, r4
 8003f40:	bf18      	it	ne
 8003f42:	2001      	movne	r0, #1
 8003f44:	b003      	add	sp, #12
 8003f46:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f48:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003f4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f4e:	65ab      	str	r3, [r5, #88]	@ 0x58
 8003f50:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f56:	9301      	str	r3, [sp, #4]
 8003f58:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003f5a:	f7ff ff83 	bl	8003e64 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f5e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f60:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f68:	65ab      	str	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f6a:	d1d7      	bne.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8003f6c:	2c80      	cmp	r4, #128	@ 0x80
 8003f6e:	d906      	bls.n	8003f7e <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f70:	2ca1      	cmp	r4, #161	@ 0xa1
 8003f72:	bf34      	ite	cc
 8003f74:	2401      	movcc	r4, #1
 8003f76:	2402      	movcs	r4, #2
 8003f78:	e7d8      	b.n	8003f2c <RCC_SetFlashLatencyFromMSIRange+0x28>
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f7a:	2403      	movs	r4, #3
 8003f7c:	e7d6      	b.n	8003f2c <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f7e:	2400      	movs	r4, #0
 8003f80:	e7d4      	b.n	8003f2c <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f82:	2402      	movs	r4, #2
 8003f84:	e7d2      	b.n	8003f2c <RCC_SetFlashLatencyFromMSIRange+0x28>
 8003f86:	bf00      	nop
 8003f88:	40021000 	.word	0x40021000
 8003f8c:	40022000 	.word	0x40022000

08003f90 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f90:	4a28      	ldr	r2, [pc, #160]	@ (8004034 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f92:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f94:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f96:	f013 030c 	ands.w	r3, r3, #12
 8003f9a:	d005      	beq.n	8003fa8 <HAL_RCC_GetSysClockFreq+0x18>
 8003f9c:	2b0c      	cmp	r3, #12
 8003f9e:	d035      	beq.n	800400c <HAL_RCC_GetSysClockFreq+0x7c>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	d141      	bne.n	8004028 <HAL_RCC_GetSysClockFreq+0x98>
    sysclockfreq = HSI_VALUE;
 8003fa4:	4824      	ldr	r0, [pc, #144]	@ (8004038 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003fa6:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003fa8:	4a22      	ldr	r2, [pc, #136]	@ (8004034 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003faa:	6811      	ldr	r1, [r2, #0]
 8003fac:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003fae:	bf54      	ite	pl
 8003fb0:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003fb4:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8003fb6:	4921      	ldr	r1, [pc, #132]	@ (800403c <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003fb8:	bf54      	ite	pl
 8003fba:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003fbe:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8003fc2:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fc6:	b303      	cbz	r3, 800400a <HAL_RCC_GetSysClockFreq+0x7a>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003fc8:	2b0c      	cmp	r3, #12
 8003fca:	d11d      	bne.n	8004008 <HAL_RCC_GetSysClockFreq+0x78>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fcc:	4b19      	ldr	r3, [pc, #100]	@ (8004034 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d025      	beq.n	8004024 <HAL_RCC_GetSysClockFreq+0x94>
 8003fd8:	4a19      	ldr	r2, [pc, #100]	@ (8004040 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	bf08      	it	eq
 8003fde:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fe0:	4b14      	ldr	r3, [pc, #80]	@ (8004034 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003fe2:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003fe4:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003fec:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ff0:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ff4:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ff6:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ffa:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ffc:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ffe:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8004002:	fbb2 f0f3 	udiv	r0, r2, r3
 8004006:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004008:	2000      	movs	r0, #0
}
 800400a:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800400c:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004010:	2a01      	cmp	r2, #1
 8004012:	d0c9      	beq.n	8003fa8 <HAL_RCC_GetSysClockFreq+0x18>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004014:	4b07      	ldr	r3, [pc, #28]	@ (8004034 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800401c:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800401e:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8004022:	d1d9      	bne.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x48>
      pllvco = HSI_VALUE;
 8004024:	4804      	ldr	r0, [pc, #16]	@ (8004038 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004026:	e7db      	b.n	8003fe0 <HAL_RCC_GetSysClockFreq+0x50>
    sysclockfreq = HSE_VALUE;
 8004028:	2b08      	cmp	r3, #8
 800402a:	4805      	ldr	r0, [pc, #20]	@ (8004040 <HAL_RCC_GetSysClockFreq+0xb0>)
 800402c:	bf18      	it	ne
 800402e:	2000      	movne	r0, #0
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000
 8004038:	00f42400 	.word	0x00f42400
 800403c:	08008c70 	.word	0x08008c70
 8004040:	007a1200 	.word	0x007a1200

08004044 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004044:	2800      	cmp	r0, #0
 8004046:	f000 822f 	beq.w	80044a8 <HAL_RCC_OscConfig+0x464>
{
 800404a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800404e:	4a93      	ldr	r2, [pc, #588]	@ (800429c <HAL_RCC_OscConfig+0x258>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004050:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004052:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004054:	68d6      	ldr	r6, [r2, #12]
 8004056:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004058:	06d8      	lsls	r0, r3, #27
{
 800405a:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800405c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004060:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004064:	d52e      	bpl.n	80040c4 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004066:	2d00      	cmp	r5, #0
 8004068:	f000 8121 	beq.w	80042ae <HAL_RCC_OscConfig+0x26a>
 800406c:	2d0c      	cmp	r5, #12
 800406e:	f000 811b 	beq.w	80042a8 <HAL_RCC_OscConfig+0x264>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004072:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8004074:	4f89      	ldr	r7, [pc, #548]	@ (800429c <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 8191 	beq.w	800439e <HAL_RCC_OscConfig+0x35a>
        __HAL_RCC_MSI_ENABLE();
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8004084:	f7fe fc04 	bl	8002890 <HAL_GetTick>
 8004088:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800408a:	e006      	b.n	800409a <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800408c:	f7fe fc00 	bl	8002890 <HAL_GetTick>
 8004090:	eba0 0008 	sub.w	r0, r0, r8
 8004094:	2802      	cmp	r0, #2
 8004096:	f200 8192 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	079b      	lsls	r3, r3, #30
 800409e:	d5f5      	bpl.n	800408c <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	f043 0308 	orr.w	r3, r3, #8
 80040a6:	603b      	str	r3, [r7, #0]
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	6a22      	ldr	r2, [r4, #32]
 80040ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040b0:	4313      	orrs	r3, r2
 80040b2:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	69e2      	ldr	r2, [r4, #28]
 80040b8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80040bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80040c0:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040c2:	6823      	ldr	r3, [r4, #0]
 80040c4:	07d9      	lsls	r1, r3, #31
 80040c6:	f100 80bf 	bmi.w	8004248 <HAL_RCC_OscConfig+0x204>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040ca:	0799      	lsls	r1, r3, #30
 80040cc:	d523      	bpl.n	8004116 <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80040ce:	2d04      	cmp	r5, #4
 80040d0:	f000 8155 	beq.w	800437e <HAL_RCC_OscConfig+0x33a>
 80040d4:	2d0c      	cmp	r5, #12
 80040d6:	f000 814f 	beq.w	8004378 <HAL_RCC_OscConfig+0x334>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040da:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80040dc:	4e6f      	ldr	r6, [pc, #444]	@ (800429c <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 8188 	beq.w	80043f4 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_HSI_ENABLE();
 80040e4:	6833      	ldr	r3, [r6, #0]
 80040e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040ea:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80040ec:	f7fe fbd0 	bl	8002890 <HAL_GetTick>
 80040f0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040f2:	e005      	b.n	8004100 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f4:	f7fe fbcc 	bl	8002890 <HAL_GetTick>
 80040f8:	1bc0      	subs	r0, r0, r7
 80040fa:	2802      	cmp	r0, #2
 80040fc:	f200 815f 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004100:	6833      	ldr	r3, [r6, #0]
 8004102:	055b      	lsls	r3, r3, #21
 8004104:	d5f6      	bpl.n	80040f4 <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004106:	6873      	ldr	r3, [r6, #4]
 8004108:	6922      	ldr	r2, [r4, #16]
 800410a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800410e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004112:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	0719      	lsls	r1, r3, #28
 8004118:	d519      	bpl.n	800414e <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800411a:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800411c:	4e5f      	ldr	r6, [pc, #380]	@ (800429c <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800411e:	2b00      	cmp	r3, #0
 8004120:	f000 8116 	beq.w	8004350 <HAL_RCC_OscConfig+0x30c>
      __HAL_RCC_LSI_ENABLE();
 8004124:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004128:	f043 0301 	orr.w	r3, r3, #1
 800412c:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004130:	f7fe fbae 	bl	8002890 <HAL_GetTick>
 8004134:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004136:	e005      	b.n	8004144 <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004138:	f7fe fbaa 	bl	8002890 <HAL_GetTick>
 800413c:	1bc0      	subs	r0, r0, r7
 800413e:	2802      	cmp	r0, #2
 8004140:	f200 813d 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004144:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004148:	079a      	lsls	r2, r3, #30
 800414a:	d5f5      	bpl.n	8004138 <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	075f      	lsls	r7, r3, #29
 8004150:	d53f      	bpl.n	80041d2 <HAL_RCC_OscConfig+0x18e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004152:	4b52      	ldr	r3, [pc, #328]	@ (800429c <HAL_RCC_OscConfig+0x258>)
 8004154:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004156:	00d6      	lsls	r6, r2, #3
 8004158:	f100 814a 	bmi.w	80043f0 <HAL_RCC_OscConfig+0x3ac>
      __HAL_RCC_PWR_CLK_ENABLE();
 800415c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800415e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004162:	659a      	str	r2, [r3, #88]	@ 0x58
 8004164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800416a:	9301      	str	r3, [sp, #4]
 800416c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800416e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004170:	4f4b      	ldr	r7, [pc, #300]	@ (80042a0 <HAL_RCC_OscConfig+0x25c>)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	05d8      	lsls	r0, r3, #23
 8004176:	f140 8199 	bpl.w	80044ac <HAL_RCC_OscConfig+0x468>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800417a:	68a3      	ldr	r3, [r4, #8]
 800417c:	2b01      	cmp	r3, #1
 800417e:	f000 814b 	beq.w	8004418 <HAL_RCC_OscConfig+0x3d4>
 8004182:	2b05      	cmp	r3, #5
 8004184:	f000 81bd 	beq.w	8004502 <HAL_RCC_OscConfig+0x4be>
 8004188:	4f44      	ldr	r7, [pc, #272]	@ (800429c <HAL_RCC_OscConfig+0x258>)
 800418a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800418e:	f022 0201 	bic.w	r2, r2, #1
 8004192:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8004196:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800419a:	f022 0204 	bic.w	r2, r2, #4
 800419e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f040 813f 	bne.w	8004426 <HAL_RCC_OscConfig+0x3e2>
      tickstart = HAL_GetTick();
 80041a8:	f7fe fb72 	bl	8002890 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ac:	f241 3988 	movw	r9, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80041b0:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041b2:	e006      	b.n	80041c2 <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b4:	f7fe fb6c 	bl	8002890 <HAL_GetTick>
 80041b8:	eba0 0008 	sub.w	r0, r0, r8
 80041bc:	4548      	cmp	r0, r9
 80041be:	f200 80fe 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041c6:	079b      	lsls	r3, r3, #30
 80041c8:	d4f4      	bmi.n	80041b4 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 80041ca:	2e00      	cmp	r6, #0
 80041cc:	f040 8180 	bne.w	80044d0 <HAL_RCC_OscConfig+0x48c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	069e      	lsls	r6, r3, #26
 80041d4:	d518      	bpl.n	8004208 <HAL_RCC_OscConfig+0x1c4>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 80041d8:	4e30      	ldr	r6, [pc, #192]	@ (800429c <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 8150 	beq.w	8004480 <HAL_RCC_OscConfig+0x43c>
      __HAL_RCC_HSI48_ENABLE();
 80041e0:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 80041e4:	f043 0301 	orr.w	r3, r3, #1
 80041e8:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80041ec:	f7fe fb50 	bl	8002890 <HAL_GetTick>
 80041f0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041f2:	e005      	b.n	8004200 <HAL_RCC_OscConfig+0x1bc>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041f4:	f7fe fb4c 	bl	8002890 <HAL_GetTick>
 80041f8:	1bc0      	subs	r0, r0, r7
 80041fa:	2802      	cmp	r0, #2
 80041fc:	f200 80df 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004200:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004204:	0798      	lsls	r0, r3, #30
 8004206:	d5f5      	bpl.n	80041f4 <HAL_RCC_OscConfig+0x1b0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004208:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800420a:	b1db      	cbz	r3, 8004244 <HAL_RCC_OscConfig+0x200>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800420c:	2b02      	cmp	r3, #2
 800420e:	f000 8186 	beq.w	800451e <HAL_RCC_OscConfig+0x4da>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004212:	2d0c      	cmp	r5, #12
 8004214:	f000 808c 	beq.w	8004330 <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_PLL_DISABLE();
 8004218:	4c20      	ldr	r4, [pc, #128]	@ (800429c <HAL_RCC_OscConfig+0x258>)
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004220:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004222:	f7fe fb35 	bl	8002890 <HAL_GetTick>
 8004226:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004228:	e005      	b.n	8004236 <HAL_RCC_OscConfig+0x1f2>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800422a:	f7fe fb31 	bl	8002890 <HAL_GetTick>
 800422e:	1b40      	subs	r0, r0, r5
 8004230:	2802      	cmp	r0, #2
 8004232:	f200 80c4 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004236:	6823      	ldr	r3, [r4, #0]
 8004238:	019b      	lsls	r3, r3, #6
 800423a:	d4f6      	bmi.n	800422a <HAL_RCC_OscConfig+0x1e6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800423c:	68e2      	ldr	r2, [r4, #12]
 800423e:	4b19      	ldr	r3, [pc, #100]	@ (80042a4 <HAL_RCC_OscConfig+0x260>)
 8004240:	4013      	ands	r3, r2
 8004242:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 8004244:	2000      	movs	r0, #0
 8004246:	e074      	b.n	8004332 <HAL_RCC_OscConfig+0x2ee>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004248:	2d08      	cmp	r5, #8
 800424a:	d077      	beq.n	800433c <HAL_RCC_OscConfig+0x2f8>
 800424c:	2d0c      	cmp	r5, #12
 800424e:	d073      	beq.n	8004338 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004250:	6863      	ldr	r3, [r4, #4]
 8004252:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004256:	f000 80b6 	beq.w	80043c6 <HAL_RCC_OscConfig+0x382>
 800425a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800425e:	f000 8143 	beq.w	80044e8 <HAL_RCC_OscConfig+0x4a4>
 8004262:	4f0e      	ldr	r7, [pc, #56]	@ (800429c <HAL_RCC_OscConfig+0x258>)
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800426a:	603a      	str	r2, [r7, #0]
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004272:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004274:	2b00      	cmp	r3, #0
 8004276:	f040 80ab 	bne.w	80043d0 <HAL_RCC_OscConfig+0x38c>
        tickstart = HAL_GetTick();
 800427a:	f7fe fb09 	bl	8002890 <HAL_GetTick>
 800427e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004280:	e006      	b.n	8004290 <HAL_RCC_OscConfig+0x24c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004282:	f7fe fb05 	bl	8002890 <HAL_GetTick>
 8004286:	eba0 0008 	sub.w	r0, r0, r8
 800428a:	2864      	cmp	r0, #100	@ 0x64
 800428c:	f200 8097 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	0398      	lsls	r0, r3, #14
 8004294:	d4f5      	bmi.n	8004282 <HAL_RCC_OscConfig+0x23e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	e717      	b.n	80040ca <HAL_RCC_OscConfig+0x86>
 800429a:	bf00      	nop
 800429c:	40021000 	.word	0x40021000
 80042a0:	40007000 	.word	0x40007000
 80042a4:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80042a8:	2e01      	cmp	r6, #1
 80042aa:	f47f aee2 	bne.w	8004072 <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042ae:	4ba9      	ldr	r3, [pc, #676]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	0799      	lsls	r1, r3, #30
 80042b4:	d439      	bmi.n	800432a <HAL_RCC_OscConfig+0x2e6>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80042b6:	4ba7      	ldr	r3, [pc, #668]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 80042b8:	6a20      	ldr	r0, [r4, #32]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	0712      	lsls	r2, r2, #28
 80042be:	bf56      	itet	pl
 80042c0:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 80042c4:	681b      	ldrmi	r3, [r3, #0]
 80042c6:	091b      	lsrpl	r3, r3, #4
 80042c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042cc:	4298      	cmp	r0, r3
 80042ce:	f200 80bf 	bhi.w	8004450 <HAL_RCC_OscConfig+0x40c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042d2:	4ba0      	ldr	r3, [pc, #640]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	f042 0208 	orr.w	r2, r2, #8
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80042e2:	4302      	orrs	r2, r0
 80042e4:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	69e1      	ldr	r1, [r4, #28]
 80042ea:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80042ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80042f2:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042f4:	2d00      	cmp	r5, #0
 80042f6:	f000 80f1 	beq.w	80044dc <HAL_RCC_OscConfig+0x498>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042fa:	f7ff fe49 	bl	8003f90 <HAL_RCC_GetSysClockFreq>
 80042fe:	4b95      	ldr	r3, [pc, #596]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 8004300:	4a95      	ldr	r2, [pc, #596]	@ (8004558 <HAL_RCC_OscConfig+0x514>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004308:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 800430a:	4a94      	ldr	r2, [pc, #592]	@ (800455c <HAL_RCC_OscConfig+0x518>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800430c:	f003 031f 	and.w	r3, r3, #31
 8004310:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8004314:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004316:	4a92      	ldr	r2, [pc, #584]	@ (8004560 <HAL_RCC_OscConfig+0x51c>)
 8004318:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 800431a:	f7fe fa77 	bl	800280c <HAL_InitTick>
        if(status != HAL_OK)
 800431e:	b940      	cbnz	r0, 8004332 <HAL_RCC_OscConfig+0x2ee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004320:	6823      	ldr	r3, [r4, #0]
 8004322:	07d9      	lsls	r1, r3, #31
 8004324:	f57f aed1 	bpl.w	80040ca <HAL_RCC_OscConfig+0x86>
 8004328:	e78e      	b.n	8004248 <HAL_RCC_OscConfig+0x204>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800432a:	69a3      	ldr	r3, [r4, #24]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1c2      	bne.n	80042b6 <HAL_RCC_OscConfig+0x272>
    return HAL_ERROR;
 8004330:	2001      	movs	r0, #1
}
 8004332:	b003      	add	sp, #12
 8004334:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004338:	2e03      	cmp	r6, #3
 800433a:	d189      	bne.n	8004250 <HAL_RCC_OscConfig+0x20c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800433c:	4a85      	ldr	r2, [pc, #532]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 800433e:	6812      	ldr	r2, [r2, #0]
 8004340:	0392      	lsls	r2, r2, #14
 8004342:	f57f aec2 	bpl.w	80040ca <HAL_RCC_OscConfig+0x86>
 8004346:	6862      	ldr	r2, [r4, #4]
 8004348:	2a00      	cmp	r2, #0
 800434a:	f47f aebe 	bne.w	80040ca <HAL_RCC_OscConfig+0x86>
 800434e:	e7ef      	b.n	8004330 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_LSI_DISABLE();
 8004350:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004354:	f023 0301 	bic.w	r3, r3, #1
 8004358:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800435c:	f7fe fa98 	bl	8002890 <HAL_GetTick>
 8004360:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004362:	e004      	b.n	800436e <HAL_RCC_OscConfig+0x32a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004364:	f7fe fa94 	bl	8002890 <HAL_GetTick>
 8004368:	1bc0      	subs	r0, r0, r7
 800436a:	2802      	cmp	r0, #2
 800436c:	d827      	bhi.n	80043be <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800436e:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004372:	079b      	lsls	r3, r3, #30
 8004374:	d4f6      	bmi.n	8004364 <HAL_RCC_OscConfig+0x320>
 8004376:	e6e9      	b.n	800414c <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004378:	2e02      	cmp	r6, #2
 800437a:	f47f aeae 	bne.w	80040da <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800437e:	4a75      	ldr	r2, [pc, #468]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 8004380:	6812      	ldr	r2, [r2, #0]
 8004382:	0552      	lsls	r2, r2, #21
 8004384:	d502      	bpl.n	800438c <HAL_RCC_OscConfig+0x348>
 8004386:	68e2      	ldr	r2, [r4, #12]
 8004388:	2a00      	cmp	r2, #0
 800438a:	d0d1      	beq.n	8004330 <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800438c:	4971      	ldr	r1, [pc, #452]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 800438e:	6920      	ldr	r0, [r4, #16]
 8004390:	684a      	ldr	r2, [r1, #4]
 8004392:	f022 42fe 	bic.w	r2, r2, #2130706432	@ 0x7f000000
 8004396:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800439a:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800439c:	e6bb      	b.n	8004116 <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	f023 0301 	bic.w	r3, r3, #1
 80043a4:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 80043a6:	f7fe fa73 	bl	8002890 <HAL_GetTick>
 80043aa:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	0798      	lsls	r0, r3, #30
 80043b0:	d5b6      	bpl.n	8004320 <HAL_RCC_OscConfig+0x2dc>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80043b2:	f7fe fa6d 	bl	8002890 <HAL_GetTick>
 80043b6:	eba0 0008 	sub.w	r0, r0, r8
 80043ba:	2802      	cmp	r0, #2
 80043bc:	d9f6      	bls.n	80043ac <HAL_RCC_OscConfig+0x368>
            return HAL_TIMEOUT;
 80043be:	2003      	movs	r0, #3
}
 80043c0:	b003      	add	sp, #12
 80043c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043c6:	4a63      	ldr	r2, [pc, #396]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 80043c8:	6813      	ldr	r3, [r2, #0]
 80043ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043ce:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80043d0:	f7fe fa5e 	bl	8002890 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043d4:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8004554 <HAL_RCC_OscConfig+0x510>
        tickstart = HAL_GetTick();
 80043d8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043da:	e004      	b.n	80043e6 <HAL_RCC_OscConfig+0x3a2>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043dc:	f7fe fa58 	bl	8002890 <HAL_GetTick>
 80043e0:	1bc0      	subs	r0, r0, r7
 80043e2:	2864      	cmp	r0, #100	@ 0x64
 80043e4:	d8eb      	bhi.n	80043be <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043e6:	f8d8 3000 	ldr.w	r3, [r8]
 80043ea:	039b      	lsls	r3, r3, #14
 80043ec:	d5f6      	bpl.n	80043dc <HAL_RCC_OscConfig+0x398>
 80043ee:	e752      	b.n	8004296 <HAL_RCC_OscConfig+0x252>
    FlagStatus       pwrclkchanged = RESET;
 80043f0:	2600      	movs	r6, #0
 80043f2:	e6bd      	b.n	8004170 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 80043f4:	6833      	ldr	r3, [r6, #0]
 80043f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043fa:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80043fc:	f7fe fa48 	bl	8002890 <HAL_GetTick>
 8004400:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004402:	e004      	b.n	800440e <HAL_RCC_OscConfig+0x3ca>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004404:	f7fe fa44 	bl	8002890 <HAL_GetTick>
 8004408:	1bc0      	subs	r0, r0, r7
 800440a:	2802      	cmp	r0, #2
 800440c:	d8d7      	bhi.n	80043be <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800440e:	6833      	ldr	r3, [r6, #0]
 8004410:	0558      	lsls	r0, r3, #21
 8004412:	d4f7      	bmi.n	8004404 <HAL_RCC_OscConfig+0x3c0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	e67e      	b.n	8004116 <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004418:	4a4e      	ldr	r2, [pc, #312]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 800441a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8004426:	f7fe fa33 	bl	8002890 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800442a:	f8df 8128 	ldr.w	r8, [pc, #296]	@ 8004554 <HAL_RCC_OscConfig+0x510>
      tickstart = HAL_GetTick();
 800442e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004430:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004434:	e004      	b.n	8004440 <HAL_RCC_OscConfig+0x3fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004436:	f7fe fa2b 	bl	8002890 <HAL_GetTick>
 800443a:	1bc0      	subs	r0, r0, r7
 800443c:	4548      	cmp	r0, r9
 800443e:	d8be      	bhi.n	80043be <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004440:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 8004444:	079a      	lsls	r2, r3, #30
 8004446:	d5f6      	bpl.n	8004436 <HAL_RCC_OscConfig+0x3f2>
    if(pwrclkchanged == SET)
 8004448:	2e00      	cmp	r6, #0
 800444a:	f43f aec1 	beq.w	80041d0 <HAL_RCC_OscConfig+0x18c>
 800444e:	e03f      	b.n	80044d0 <HAL_RCC_OscConfig+0x48c>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004450:	f7ff fd58 	bl	8003f04 <RCC_SetFlashLatencyFromMSIRange>
 8004454:	2800      	cmp	r0, #0
 8004456:	f47f af6b 	bne.w	8004330 <HAL_RCC_OscConfig+0x2ec>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800445a:	4b3e      	ldr	r3, [pc, #248]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	f042 0208 	orr.w	r2, r2, #8
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	6a21      	ldr	r1, [r4, #32]
 8004468:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800446c:	430a      	orrs	r2, r1
 800446e:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	69e1      	ldr	r1, [r4, #28]
 8004474:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8004478:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800447c:	605a      	str	r2, [r3, #4]
 800447e:	e73c      	b.n	80042fa <HAL_RCC_OscConfig+0x2b6>
      __HAL_RCC_HSI48_DISABLE();
 8004480:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004484:	f023 0301 	bic.w	r3, r3, #1
 8004488:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800448c:	f7fe fa00 	bl	8002890 <HAL_GetTick>
 8004490:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004492:	e004      	b.n	800449e <HAL_RCC_OscConfig+0x45a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004494:	f7fe f9fc 	bl	8002890 <HAL_GetTick>
 8004498:	1bc0      	subs	r0, r0, r7
 800449a:	2802      	cmp	r0, #2
 800449c:	d88f      	bhi.n	80043be <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800449e:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 80044a2:	0799      	lsls	r1, r3, #30
 80044a4:	d4f6      	bmi.n	8004494 <HAL_RCC_OscConfig+0x450>
 80044a6:	e6af      	b.n	8004208 <HAL_RCC_OscConfig+0x1c4>
    return HAL_ERROR;
 80044a8:	2001      	movs	r0, #1
}
 80044aa:	4770      	bx	lr
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044b2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80044b4:	f7fe f9ec 	bl	8002890 <HAL_GetTick>
 80044b8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	05d9      	lsls	r1, r3, #23
 80044be:	f53f ae5c 	bmi.w	800417a <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c2:	f7fe f9e5 	bl	8002890 <HAL_GetTick>
 80044c6:	eba0 0008 	sub.w	r0, r0, r8
 80044ca:	2802      	cmp	r0, #2
 80044cc:	d9f5      	bls.n	80044ba <HAL_RCC_OscConfig+0x476>
 80044ce:	e776      	b.n	80043be <HAL_RCC_OscConfig+0x37a>
      __HAL_RCC_PWR_CLK_DISABLE();
 80044d0:	4a20      	ldr	r2, [pc, #128]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 80044d2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80044d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80044da:	e679      	b.n	80041d0 <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044dc:	f7ff fd12 	bl	8003f04 <RCC_SetFlashLatencyFromMSIRange>
 80044e0:	2800      	cmp	r0, #0
 80044e2:	f43f af0a 	beq.w	80042fa <HAL_RCC_OscConfig+0x2b6>
 80044e6:	e723      	b.n	8004330 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80044ec:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80044fe:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004500:	e766      	b.n	80043d0 <HAL_RCC_OscConfig+0x38c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004502:	4b14      	ldr	r3, [pc, #80]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 8004504:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004508:	f042 0204 	orr.w	r2, r2, #4
 800450c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8004510:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004514:	f042 0201 	orr.w	r2, r2, #1
 8004518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800451c:	e783      	b.n	8004426 <HAL_RCC_OscConfig+0x3e2>
      pll_config = RCC->PLLCFGR;
 800451e:	4e0d      	ldr	r6, [pc, #52]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004520:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      pll_config = RCC->PLLCFGR;
 8004522:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004524:	f003 0103 	and.w	r1, r3, #3
 8004528:	4291      	cmp	r1, r2
 800452a:	d055      	beq.n	80045d8 <HAL_RCC_OscConfig+0x594>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800452c:	2d0c      	cmp	r5, #12
 800452e:	f43f aeff 	beq.w	8004330 <HAL_RCC_OscConfig+0x2ec>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004532:	4d08      	ldr	r5, [pc, #32]	@ (8004554 <HAL_RCC_OscConfig+0x510>)
 8004534:	682b      	ldr	r3, [r5, #0]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	f53f aefa 	bmi.w	8004330 <HAL_RCC_OscConfig+0x2ec>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800453c:	682b      	ldr	r3, [r5, #0]
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	f53f aef6 	bmi.w	8004330 <HAL_RCC_OscConfig+0x2ec>
            __HAL_RCC_PLL_DISABLE();
 8004544:	682b      	ldr	r3, [r5, #0]
 8004546:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800454a:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 800454c:	f7fe f9a0 	bl	8002890 <HAL_GetTick>
 8004550:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004552:	e00d      	b.n	8004570 <HAL_RCC_OscConfig+0x52c>
 8004554:	40021000 	.word	0x40021000
 8004558:	08008ca0 	.word	0x08008ca0
 800455c:	20000408 	.word	0x20000408
 8004560:	20000400 	.word	0x20000400
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004564:	f7fe f994 	bl	8002890 <HAL_GetTick>
 8004568:	1b80      	subs	r0, r0, r6
 800456a:	2802      	cmp	r0, #2
 800456c:	f63f af27 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004570:	682b      	ldr	r3, [r5, #0]
 8004572:	019f      	lsls	r7, r3, #6
 8004574:	d4f6      	bmi.n	8004564 <HAL_RCC_OscConfig+0x520>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004576:	68e9      	ldr	r1, [r5, #12]
 8004578:	4b36      	ldr	r3, [pc, #216]	@ (8004654 <HAL_RCC_OscConfig+0x610>)
 800457a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800457c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800457e:	4e36      	ldr	r6, [pc, #216]	@ (8004658 <HAL_RCC_OscConfig+0x614>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004580:	400b      	ands	r3, r1
 8004582:	4313      	orrs	r3, r2
 8004584:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	@ 0x34
 8004588:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800458c:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8004590:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 8004594:	3801      	subs	r0, #1
 8004596:	0849      	lsrs	r1, r1, #1
 8004598:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800459c:	3901      	subs	r1, #1
 800459e:	0852      	lsrs	r2, r2, #1
 80045a0:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80045a4:	3a01      	subs	r2, #1
 80045a6:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80045aa:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 80045ac:	682b      	ldr	r3, [r5, #0]
 80045ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045b2:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045b4:	68eb      	ldr	r3, [r5, #12]
 80045b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045ba:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 80045bc:	f7fe f968 	bl	8002890 <HAL_GetTick>
 80045c0:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045c2:	e005      	b.n	80045d0 <HAL_RCC_OscConfig+0x58c>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c4:	f7fe f964 	bl	8002890 <HAL_GetTick>
 80045c8:	1b00      	subs	r0, r0, r4
 80045ca:	2802      	cmp	r0, #2
 80045cc:	f63f aef7 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045d0:	6833      	ldr	r3, [r6, #0]
 80045d2:	0198      	lsls	r0, r3, #6
 80045d4:	d5f6      	bpl.n	80045c4 <HAL_RCC_OscConfig+0x580>
 80045d6:	e635      	b.n	8004244 <HAL_RCC_OscConfig+0x200>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80045da:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80045de:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e0:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80045e4:	d1a2      	bne.n	800452c <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045e8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045ec:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80045f0:	d19c      	bne.n	800452c <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045f2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80045f4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045f8:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80045fc:	d196      	bne.n	800452c <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045fe:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8004600:	0852      	lsrs	r2, r2, #1
 8004602:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8004606:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004608:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800460c:	d18e      	bne.n	800452c <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800460e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004610:	0852      	lsrs	r2, r2, #1
 8004612:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004616:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004618:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800461c:	d186      	bne.n	800452c <HAL_RCC_OscConfig+0x4e8>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800461e:	6833      	ldr	r3, [r6, #0]
 8004620:	0199      	lsls	r1, r3, #6
 8004622:	f53f ae0f 	bmi.w	8004244 <HAL_RCC_OscConfig+0x200>
          __HAL_RCC_PLL_ENABLE();
 8004626:	6833      	ldr	r3, [r6, #0]
 8004628:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800462c:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800462e:	68f3      	ldr	r3, [r6, #12]
 8004630:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004634:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 8004636:	f7fe f92b 	bl	8002890 <HAL_GetTick>
 800463a:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800463c:	e005      	b.n	800464a <HAL_RCC_OscConfig+0x606>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463e:	f7fe f927 	bl	8002890 <HAL_GetTick>
 8004642:	1b03      	subs	r3, r0, r4
 8004644:	2b02      	cmp	r3, #2
 8004646:	f63f aeba 	bhi.w	80043be <HAL_RCC_OscConfig+0x37a>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800464a:	6833      	ldr	r3, [r6, #0]
 800464c:	019a      	lsls	r2, r3, #6
 800464e:	d5f6      	bpl.n	800463e <HAL_RCC_OscConfig+0x5fa>
 8004650:	e5f8      	b.n	8004244 <HAL_RCC_OscConfig+0x200>
 8004652:	bf00      	nop
 8004654:	019d808c 	.word	0x019d808c
 8004658:	40021000 	.word	0x40021000

0800465c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800465c:	2800      	cmp	r0, #0
 800465e:	f000 80a0 	beq.w	80047a2 <HAL_RCC_ClockConfig+0x146>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004662:	4a54      	ldr	r2, [pc, #336]	@ (80047b4 <HAL_RCC_ClockConfig+0x158>)
 8004664:	6813      	ldr	r3, [r2, #0]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	428b      	cmp	r3, r1
{
 800466c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004670:	460d      	mov	r5, r1
 8004672:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004674:	d20c      	bcs.n	8004690 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004676:	6813      	ldr	r3, [r2, #0]
 8004678:	f023 0307 	bic.w	r3, r3, #7
 800467c:	430b      	orrs	r3, r1
 800467e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004680:	6813      	ldr	r3, [r2, #0]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	428b      	cmp	r3, r1
 8004688:	d002      	beq.n	8004690 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800468a:	2001      	movs	r0, #1
}
 800468c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	0799      	lsls	r1, r3, #30
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004694:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004698:	d570      	bpl.n	800477c <HAL_RCC_ClockConfig+0x120>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800469a:	4e47      	ldr	r6, [pc, #284]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
 800469c:	68a0      	ldr	r0, [r4, #8]
 800469e:	68b1      	ldr	r1, [r6, #8]
 80046a0:	f001 01f0 	and.w	r1, r1, #240	@ 0xf0
 80046a4:	4288      	cmp	r0, r1
 80046a6:	d904      	bls.n	80046b2 <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046a8:	68b1      	ldr	r1, [r6, #8]
 80046aa:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 80046ae:	4301      	orrs	r1, r0
 80046b0:	60b1      	str	r1, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046b2:	b332      	cbz	r2, 8004702 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046b4:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046b6:	4b40      	ldr	r3, [pc, #256]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046b8:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046ba:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046bc:	d065      	beq.n	800478a <HAL_RCC_ClockConfig+0x12e>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046be:	2a02      	cmp	r2, #2
 80046c0:	d06c      	beq.n	800479c <HAL_RCC_ClockConfig+0x140>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80046c2:	2a00      	cmp	r2, #0
 80046c4:	d171      	bne.n	80047aa <HAL_RCC_ClockConfig+0x14e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046c6:	079e      	lsls	r6, r3, #30
 80046c8:	d5df      	bpl.n	800468a <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046ca:	4e3b      	ldr	r6, [pc, #236]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
 80046cc:	68b3      	ldr	r3, [r6, #8]
 80046ce:	f023 0303 	bic.w	r3, r3, #3
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80046d6:	f7fe f8db 	bl	8002890 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046da:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80046de:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e0:	e004      	b.n	80046ec <HAL_RCC_ClockConfig+0x90>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e2:	f7fe f8d5 	bl	8002890 <HAL_GetTick>
 80046e6:	1bc0      	subs	r0, r0, r7
 80046e8:	4540      	cmp	r0, r8
 80046ea:	d85c      	bhi.n	80047a6 <HAL_RCC_ClockConfig+0x14a>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ec:	68b3      	ldr	r3, [r6, #8]
 80046ee:	6862      	ldr	r2, [r4, #4]
 80046f0:	f003 030c 	and.w	r3, r3, #12
 80046f4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80046f8:	d1f3      	bne.n	80046e2 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	0799      	lsls	r1, r3, #30
 80046fe:	d506      	bpl.n	800470e <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004700:	68a0      	ldr	r0, [r4, #8]
 8004702:	492d      	ldr	r1, [pc, #180]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
 8004704:	688a      	ldr	r2, [r1, #8]
 8004706:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 800470a:	4282      	cmp	r2, r0
 800470c:	d840      	bhi.n	8004790 <HAL_RCC_ClockConfig+0x134>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800470e:	4929      	ldr	r1, [pc, #164]	@ (80047b4 <HAL_RCC_ClockConfig+0x158>)
 8004710:	680a      	ldr	r2, [r1, #0]
 8004712:	f002 0207 	and.w	r2, r2, #7
 8004716:	42aa      	cmp	r2, r5
 8004718:	d909      	bls.n	800472e <HAL_RCC_ClockConfig+0xd2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471a:	680a      	ldr	r2, [r1, #0]
 800471c:	f022 0207 	bic.w	r2, r2, #7
 8004720:	432a      	orrs	r2, r5
 8004722:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004724:	680a      	ldr	r2, [r1, #0]
 8004726:	f002 0207 	and.w	r2, r2, #7
 800472a:	42aa      	cmp	r2, r5
 800472c:	d1ad      	bne.n	800468a <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800472e:	075a      	lsls	r2, r3, #29
 8004730:	d506      	bpl.n	8004740 <HAL_RCC_ClockConfig+0xe4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004732:	4921      	ldr	r1, [pc, #132]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
 8004734:	68e0      	ldr	r0, [r4, #12]
 8004736:	688a      	ldr	r2, [r1, #8]
 8004738:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800473c:	4302      	orrs	r2, r0
 800473e:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004740:	071b      	lsls	r3, r3, #28
 8004742:	d507      	bpl.n	8004754 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004744:	4a1c      	ldr	r2, [pc, #112]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
 8004746:	6921      	ldr	r1, [r4, #16]
 8004748:	6893      	ldr	r3, [r2, #8]
 800474a:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800474e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004752:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004754:	f7ff fc1c 	bl	8003f90 <HAL_RCC_GetSysClockFreq>
 8004758:	4a17      	ldr	r2, [pc, #92]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
 800475a:	4c18      	ldr	r4, [pc, #96]	@ (80047bc <HAL_RCC_ClockConfig+0x160>)
 800475c:	6892      	ldr	r2, [r2, #8]
 800475e:	4918      	ldr	r1, [pc, #96]	@ (80047c0 <HAL_RCC_ClockConfig+0x164>)
 8004760:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004764:	4603      	mov	r3, r0
 8004766:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 8004768:	4816      	ldr	r0, [pc, #88]	@ (80047c4 <HAL_RCC_ClockConfig+0x168>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800476a:	f002 021f 	and.w	r2, r2, #31
 800476e:	40d3      	lsrs	r3, r2
}
 8004770:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 8004774:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004776:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 8004778:	f7fe b848 	b.w	800280c <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800477c:	2a00      	cmp	r2, #0
 800477e:	d0c6      	beq.n	800470e <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004780:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004782:	4b0d      	ldr	r3, [pc, #52]	@ (80047b8 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004784:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004786:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004788:	d199      	bne.n	80046be <HAL_RCC_ClockConfig+0x62>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478a:	019b      	lsls	r3, r3, #6
 800478c:	d49d      	bmi.n	80046ca <HAL_RCC_ClockConfig+0x6e>
 800478e:	e77c      	b.n	800468a <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004790:	688a      	ldr	r2, [r1, #8]
 8004792:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004796:	4302      	orrs	r2, r0
 8004798:	608a      	str	r2, [r1, #8]
 800479a:	e7b8      	b.n	800470e <HAL_RCC_ClockConfig+0xb2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800479c:	039f      	lsls	r7, r3, #14
 800479e:	d494      	bmi.n	80046ca <HAL_RCC_ClockConfig+0x6e>
 80047a0:	e773      	b.n	800468a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80047a2:	2001      	movs	r0, #1
}
 80047a4:	4770      	bx	lr
        return HAL_TIMEOUT;
 80047a6:	2003      	movs	r0, #3
 80047a8:	e770      	b.n	800468c <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047aa:	0558      	lsls	r0, r3, #21
 80047ac:	f57f af6d 	bpl.w	800468a <HAL_RCC_ClockConfig+0x2e>
 80047b0:	e78b      	b.n	80046ca <HAL_RCC_ClockConfig+0x6e>
 80047b2:	bf00      	nop
 80047b4:	40022000 	.word	0x40022000
 80047b8:	40021000 	.word	0x40021000
 80047bc:	08008ca0 	.word	0x08008ca0
 80047c0:	20000400 	.word	0x20000400
 80047c4:	20000408 	.word	0x20000408

080047c8 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80047c8:	4b01      	ldr	r3, [pc, #4]	@ (80047d0 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80047ca:	6818      	ldr	r0, [r3, #0]
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	20000400 	.word	0x20000400

080047d4 <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047d4:	4a45      	ldr	r2, [pc, #276]	@ (80048ec <RCCEx_PLLSAI1_Config+0x118>)
{
 80047d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047d8:	68d6      	ldr	r6, [r2, #12]
{
 80047da:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047dc:	07b1      	lsls	r1, r6, #30
{
 80047de:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047e0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e2:	d006      	beq.n	80047f2 <RCCEx_PLLSAI1_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047e4:	68d1      	ldr	r1, [r2, #12]
 80047e6:	f001 0103 	and.w	r1, r1, #3
 80047ea:	4281      	cmp	r1, r0
 80047ec:	d04b      	beq.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
 80047ee:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 80047f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 80047f2:	2802      	cmp	r0, #2
 80047f4:	d058      	beq.n	80048a8 <RCCEx_PLLSAI1_Config+0xd4>
 80047f6:	2803      	cmp	r0, #3
 80047f8:	d04f      	beq.n	800489a <RCCEx_PLLSAI1_Config+0xc6>
 80047fa:	2801      	cmp	r0, #1
 80047fc:	d1f7      	bne.n	80047ee <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	0793      	lsls	r3, r2, #30
 8004802:	d5f5      	bpl.n	80047f0 <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004804:	4939      	ldr	r1, [pc, #228]	@ (80048ec <RCCEx_PLLSAI1_Config+0x118>)
 8004806:	68ca      	ldr	r2, [r1, #12]
 8004808:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800480c:	ea42 0300 	orr.w	r3, r2, r0
 8004810:	6862      	ldr	r2, [r4, #4]
 8004812:	3a01      	subs	r2, #1
 8004814:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004818:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 800481a:	4e34      	ldr	r6, [pc, #208]	@ (80048ec <RCCEx_PLLSAI1_Config+0x118>)
 800481c:	6833      	ldr	r3, [r6, #0]
 800481e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004822:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8004824:	f7fe f834 	bl	8002890 <HAL_GetTick>
 8004828:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800482a:	e004      	b.n	8004836 <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800482c:	f7fe f830 	bl	8002890 <HAL_GetTick>
 8004830:	1bc3      	subs	r3, r0, r7
 8004832:	2b02      	cmp	r3, #2
 8004834:	d83c      	bhi.n	80048b0 <RCCEx_PLLSAI1_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004836:	6833      	ldr	r3, [r6, #0]
 8004838:	011a      	lsls	r2, r3, #4
 800483a:	d4f7      	bmi.n	800482c <RCCEx_PLLSAI1_Config+0x58>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800483c:	68a3      	ldr	r3, [r4, #8]
 800483e:	0219      	lsls	r1, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 8004840:	2d00      	cmp	r5, #0
 8004842:	d137      	bne.n	80048b4 <RCCEx_PLLSAI1_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004844:	6932      	ldr	r2, [r6, #16]
 8004846:	68e3      	ldr	r3, [r4, #12]
 8004848:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 800484c:	ea41 63c3 	orr.w	r3, r1, r3, lsl #27
 8004850:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8004854:	4313      	orrs	r3, r2
 8004856:	6133      	str	r3, [r6, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8004858:	4d24      	ldr	r5, [pc, #144]	@ (80048ec <RCCEx_PLLSAI1_Config+0x118>)
 800485a:	682b      	ldr	r3, [r5, #0]
 800485c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004860:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004862:	f7fe f815 	bl	8002890 <HAL_GetTick>
 8004866:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004868:	e004      	b.n	8004874 <RCCEx_PLLSAI1_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800486a:	f7fe f811 	bl	8002890 <HAL_GetTick>
 800486e:	1b80      	subs	r0, r0, r6
 8004870:	2802      	cmp	r0, #2
 8004872:	d81d      	bhi.n	80048b0 <RCCEx_PLLSAI1_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004874:	682b      	ldr	r3, [r5, #0]
 8004876:	011b      	lsls	r3, r3, #4
 8004878:	d5f7      	bpl.n	800486a <RCCEx_PLLSAI1_Config+0x96>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800487a:	692b      	ldr	r3, [r5, #16]
 800487c:	69a2      	ldr	r2, [r4, #24]
 800487e:	4313      	orrs	r3, r2
 8004880:	2000      	movs	r0, #0
 8004882:	612b      	str	r3, [r5, #16]
}
 8004884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8004886:	2900      	cmp	r1, #0
 8004888:	d0b1      	beq.n	80047ee <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800488a:	68d3      	ldr	r3, [r2, #12]
       ||
 800488c:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800488e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004892:	3301      	adds	r3, #1
       ||
 8004894:	4293      	cmp	r3, r2
 8004896:	d1aa      	bne.n	80047ee <RCCEx_PLLSAI1_Config+0x1a>
 8004898:	e7bf      	b.n	800481a <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800489a:	6811      	ldr	r1, [r2, #0]
 800489c:	038e      	lsls	r6, r1, #14
 800489e:	d4b1      	bmi.n	8004804 <RCCEx_PLLSAI1_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048a0:	6812      	ldr	r2, [r2, #0]
 80048a2:	0351      	lsls	r1, r2, #13
 80048a4:	d5a3      	bpl.n	80047ee <RCCEx_PLLSAI1_Config+0x1a>
 80048a6:	e7ad      	b.n	8004804 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048a8:	6812      	ldr	r2, [r2, #0]
 80048aa:	0557      	lsls	r7, r2, #21
 80048ac:	d59f      	bpl.n	80047ee <RCCEx_PLLSAI1_Config+0x1a>
 80048ae:	e7a9      	b.n	8004804 <RCCEx_PLLSAI1_Config+0x30>
 80048b0:	2003      	movs	r0, #3
}
 80048b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 80048b4:	2d01      	cmp	r5, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048b6:	6933      	ldr	r3, [r6, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 80048b8:	d00b      	beq.n	80048d2 <RCCEx_PLLSAI1_Config+0xfe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048ba:	6962      	ldr	r2, [r4, #20]
 80048bc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80048c0:	0852      	lsrs	r2, r2, #1
 80048c2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048c6:	3a01      	subs	r2, #1
 80048c8:	430b      	orrs	r3, r1
 80048ca:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80048ce:	6133      	str	r3, [r6, #16]
 80048d0:	e7c2      	b.n	8004858 <RCCEx_PLLSAI1_Config+0x84>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048d2:	6922      	ldr	r2, [r4, #16]
 80048d4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80048d8:	0852      	lsrs	r2, r2, #1
 80048da:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048de:	3a01      	subs	r2, #1
 80048e0:	430b      	orrs	r3, r1
 80048e2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80048e6:	6133      	str	r3, [r6, #16]
 80048e8:	e7b6      	b.n	8004858 <RCCEx_PLLSAI1_Config+0x84>
 80048ea:	bf00      	nop
 80048ec:	40021000 	.word	0x40021000

080048f0 <RCCEx_PLLSAI2_Config>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048f0:	4a3e      	ldr	r2, [pc, #248]	@ (80049ec <RCCEx_PLLSAI2_Config+0xfc>)
{
 80048f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048f4:	68d6      	ldr	r6, [r2, #12]
{
 80048f6:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048f8:	07b1      	lsls	r1, r6, #30
{
 80048fa:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80048fc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048fe:	d006      	beq.n	800490e <RCCEx_PLLSAI2_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004900:	68d1      	ldr	r1, [r2, #12]
 8004902:	f001 0103 	and.w	r1, r1, #3
 8004906:	4281      	cmp	r1, r0
 8004908:	d04b      	beq.n	80049a2 <RCCEx_PLLSAI2_Config+0xb2>
 800490a:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 800490c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 800490e:	2802      	cmp	r0, #2
 8004910:	d058      	beq.n	80049c4 <RCCEx_PLLSAI2_Config+0xd4>
 8004912:	2803      	cmp	r0, #3
 8004914:	d04f      	beq.n	80049b6 <RCCEx_PLLSAI2_Config+0xc6>
 8004916:	2801      	cmp	r0, #1
 8004918:	d1f7      	bne.n	800490a <RCCEx_PLLSAI2_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800491a:	6812      	ldr	r2, [r2, #0]
 800491c:	0793      	lsls	r3, r2, #30
 800491e:	d5f5      	bpl.n	800490c <RCCEx_PLLSAI2_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004920:	4932      	ldr	r1, [pc, #200]	@ (80049ec <RCCEx_PLLSAI2_Config+0xfc>)
 8004922:	68ca      	ldr	r2, [r1, #12]
 8004924:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8004928:	ea42 0300 	orr.w	r3, r2, r0
 800492c:	6862      	ldr	r2, [r4, #4]
 800492e:	3a01      	subs	r2, #1
 8004930:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004934:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 8004936:	4e2d      	ldr	r6, [pc, #180]	@ (80049ec <RCCEx_PLLSAI2_Config+0xfc>)
 8004938:	6833      	ldr	r3, [r6, #0]
 800493a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800493e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8004940:	f7fd ffa6 	bl	8002890 <HAL_GetTick>
 8004944:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004946:	e004      	b.n	8004952 <RCCEx_PLLSAI2_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004948:	f7fd ffa2 	bl	8002890 <HAL_GetTick>
 800494c:	1bc3      	subs	r3, r0, r7
 800494e:	2b02      	cmp	r3, #2
 8004950:	d83c      	bhi.n	80049cc <RCCEx_PLLSAI2_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004952:	6833      	ldr	r3, [r6, #0]
 8004954:	009a      	lsls	r2, r3, #2
 8004956:	d4f7      	bmi.n	8004948 <RCCEx_PLLSAI2_Config+0x58>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004958:	68a3      	ldr	r3, [r4, #8]
 800495a:	021b      	lsls	r3, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 800495c:	2d00      	cmp	r5, #0
 800495e:	d137      	bne.n	80049d0 <RCCEx_PLLSAI2_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004960:	6972      	ldr	r2, [r6, #20]
 8004962:	68e1      	ldr	r1, [r4, #12]
 8004964:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 8004968:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 800496c:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8004970:	4313      	orrs	r3, r2
 8004972:	6173      	str	r3, [r6, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8004974:	4d1d      	ldr	r5, [pc, #116]	@ (80049ec <RCCEx_PLLSAI2_Config+0xfc>)
 8004976:	682b      	ldr	r3, [r5, #0]
 8004978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800497c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800497e:	f7fd ff87 	bl	8002890 <HAL_GetTick>
 8004982:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004984:	e004      	b.n	8004990 <RCCEx_PLLSAI2_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004986:	f7fd ff83 	bl	8002890 <HAL_GetTick>
 800498a:	1b80      	subs	r0, r0, r6
 800498c:	2802      	cmp	r0, #2
 800498e:	d81d      	bhi.n	80049cc <RCCEx_PLLSAI2_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004990:	682b      	ldr	r3, [r5, #0]
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	d5f7      	bpl.n	8004986 <RCCEx_PLLSAI2_Config+0x96>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004996:	696b      	ldr	r3, [r5, #20]
 8004998:	6962      	ldr	r2, [r4, #20]
 800499a:	4313      	orrs	r3, r2
 800499c:	2000      	movs	r0, #0
 800499e:	616b      	str	r3, [r5, #20]
}
 80049a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 80049a2:	2900      	cmp	r1, #0
 80049a4:	d0b1      	beq.n	800490a <RCCEx_PLLSAI2_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049a6:	68d3      	ldr	r3, [r2, #12]
       ||
 80049a8:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049aa:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80049ae:	3301      	adds	r3, #1
       ||
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d1aa      	bne.n	800490a <RCCEx_PLLSAI2_Config+0x1a>
 80049b4:	e7bf      	b.n	8004936 <RCCEx_PLLSAI2_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049b6:	6811      	ldr	r1, [r2, #0]
 80049b8:	038e      	lsls	r6, r1, #14
 80049ba:	d4b1      	bmi.n	8004920 <RCCEx_PLLSAI2_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049bc:	6812      	ldr	r2, [r2, #0]
 80049be:	0351      	lsls	r1, r2, #13
 80049c0:	d5a3      	bpl.n	800490a <RCCEx_PLLSAI2_Config+0x1a>
 80049c2:	e7ad      	b.n	8004920 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049c4:	6812      	ldr	r2, [r2, #0]
 80049c6:	0557      	lsls	r7, r2, #21
 80049c8:	d59f      	bpl.n	800490a <RCCEx_PLLSAI2_Config+0x1a>
 80049ca:	e7a9      	b.n	8004920 <RCCEx_PLLSAI2_Config+0x30>
 80049cc:	2003      	movs	r0, #3
}
 80049ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80049d0:	6972      	ldr	r2, [r6, #20]
 80049d2:	6921      	ldr	r1, [r4, #16]
 80049d4:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 80049d8:	0849      	lsrs	r1, r1, #1
 80049da:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80049de:	3901      	subs	r1, #1
 80049e0:	431a      	orrs	r2, r3
 80049e2:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 80049e6:	6172      	str	r2, [r6, #20]
 80049e8:	e7c4      	b.n	8004974 <RCCEx_PLLSAI2_Config+0x84>
 80049ea:	bf00      	nop
 80049ec:	40021000 	.word	0x40021000

080049f0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80049f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80049f4:	6803      	ldr	r3, [r0, #0]
 80049f6:	f413 6600 	ands.w	r6, r3, #2048	@ 0x800
{
 80049fa:	b083      	sub	sp, #12
 80049fc:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80049fe:	d016      	beq.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004a00:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004a02:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8004a06:	f000 81e8 	beq.w	8004dda <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8004a0a:	f200 8123 	bhi.w	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004a0e:	2900      	cmp	r1, #0
 8004a10:	f000 81b7 	beq.w	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8004a14:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8004a18:	f040 81d1 	bne.w	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a1c:	2100      	movs	r1, #0
 8004a1e:	3020      	adds	r0, #32
 8004a20:	f7ff ff66 	bl	80048f0 <RCCEx_PLLSAI2_Config>
 8004a24:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a26:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8004a28:	2e00      	cmp	r6, #0
 8004a2a:	f000 81e3 	beq.w	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x404>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a2e:	04d8      	lsls	r0, r3, #19
 8004a30:	f140 8121 	bpl.w	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x286>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004a34:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8004a36:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8004a3a:	f000 81d4 	beq.w	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8004a3e:	f200 817f 	bhi.w	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8004a42:	2900      	cmp	r1, #0
 8004a44:	f000 81a6 	beq.w	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8004a48:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8004a4c:	f040 81b9 	bne.w	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a50:	2100      	movs	r1, #0
 8004a52:	f104 0020 	add.w	r0, r4, #32
 8004a56:	f7ff ff4b 	bl	80048f0 <RCCEx_PLLSAI2_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a5a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a5c:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 8004a5e:	2f00      	cmp	r7, #0
 8004a60:	f040 8175 	bne.w	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a64:	49b4      	ldr	r1, [pc, #720]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004a66:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8004a68:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a6c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004a70:	4302      	orrs	r2, r0
 8004a72:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a76:	0399      	lsls	r1, r3, #14
 8004a78:	f100 8101 	bmi.w	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a7c:	07d9      	lsls	r1, r3, #31
 8004a7e:	d508      	bpl.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a80:	49ad      	ldr	r1, [pc, #692]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004a82:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004a84:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a88:	f022 0203 	bic.w	r2, r2, #3
 8004a8c:	4302      	orrs	r2, r0
 8004a8e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a92:	079a      	lsls	r2, r3, #30
 8004a94:	d508      	bpl.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a96:	49a8      	ldr	r1, [pc, #672]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004a98:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004a9a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a9e:	f022 020c 	bic.w	r2, r2, #12
 8004aa2:	4302      	orrs	r2, r0
 8004aa4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004aa8:	075f      	lsls	r7, r3, #29
 8004aaa:	d508      	bpl.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004aac:	49a2      	ldr	r1, [pc, #648]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004aae:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8004ab0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004ab4:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8004ab8:	4302      	orrs	r2, r0
 8004aba:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004abe:	071d      	lsls	r5, r3, #28
 8004ac0:	d508      	bpl.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ac2:	499d      	ldr	r1, [pc, #628]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004ac4:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8004ac6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004aca:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8004ace:	4302      	orrs	r2, r0
 8004ad0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ad4:	06d8      	lsls	r0, r3, #27
 8004ad6:	d508      	bpl.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ad8:	4997      	ldr	r1, [pc, #604]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004ada:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8004adc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004ae0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004ae4:	4302      	orrs	r2, r0
 8004ae6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004aea:	0699      	lsls	r1, r3, #26
 8004aec:	d508      	bpl.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004aee:	4992      	ldr	r1, [pc, #584]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004af0:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8004af2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004af6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004afa:	4302      	orrs	r2, r0
 8004afc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b00:	059a      	lsls	r2, r3, #22
 8004b02:	d508      	bpl.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b04:	498c      	ldr	r1, [pc, #560]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b06:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8004b08:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004b0c:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8004b10:	4302      	orrs	r2, r0
 8004b12:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b16:	055f      	lsls	r7, r3, #21
 8004b18:	d508      	bpl.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b1a:	4987      	ldr	r1, [pc, #540]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b1c:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8004b1e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004b22:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004b26:	4302      	orrs	r2, r0
 8004b28:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b2c:	065d      	lsls	r5, r3, #25
 8004b2e:	d508      	bpl.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b30:	4981      	ldr	r1, [pc, #516]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b32:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8004b34:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004b38:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8004b3c:	4302      	orrs	r2, r0
 8004b3e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b42:	0618      	lsls	r0, r3, #24
 8004b44:	d508      	bpl.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b46:	497c      	ldr	r1, [pc, #496]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b48:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8004b4a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004b4e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004b52:	4302      	orrs	r2, r0
 8004b54:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b58:	05d9      	lsls	r1, r3, #23
 8004b5a:	d508      	bpl.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b5c:	4976      	ldr	r1, [pc, #472]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b5e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b60:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004b64:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004b68:	4302      	orrs	r2, r0
 8004b6a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b6e:	02da      	lsls	r2, r3, #11
 8004b70:	d508      	bpl.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b72:	4971      	ldr	r1, [pc, #452]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b74:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8004b76:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8004b7a:	f022 0203 	bic.w	r2, r2, #3
 8004b7e:	4302      	orrs	r2, r0
 8004b80:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b84:	049f      	lsls	r7, r3, #18
 8004b86:	d510      	bpl.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b88:	496b      	ldr	r1, [pc, #428]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b8a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8004b8c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004b90:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004b94:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b96:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b9a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b9e:	f000 8104 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004ba2:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8004ba6:	f000 8132 	beq.w	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004baa:	031d      	lsls	r5, r3, #12
 8004bac:	d510      	bpl.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004bae:	4962      	ldr	r1, [pc, #392]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004bb0:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8004bb2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004bb6:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004bba:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bbc:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004bc0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bc4:	f000 80f6 	beq.w	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bc8:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8004bcc:	f000 8129 	beq.w	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x432>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bd0:	0358      	lsls	r0, r3, #13
 8004bd2:	d510      	bpl.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bd4:	4958      	ldr	r1, [pc, #352]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004bd6:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8004bd8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004bdc:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004be0:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004be2:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004be6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bea:	f000 80d9 	beq.w	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004bee:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8004bf2:	f000 8120 	beq.w	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x446>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bf6:	0459      	lsls	r1, r3, #17
 8004bf8:	d510      	bpl.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004bfa:	484f      	ldr	r0, [pc, #316]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004bfc:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8004bfe:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8004c02:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004c06:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c08:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c0c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c10:	f000 80d9 	beq.w	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c14:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8004c18:	f000 80ee 	beq.w	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c1c:	041a      	lsls	r2, r3, #16
 8004c1e:	d509      	bpl.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x244>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c20:	4945      	ldr	r1, [pc, #276]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c22:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8004c26:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c2a:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8004c2e:	4302      	orrs	r2, r0
 8004c30:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c34:	03db      	lsls	r3, r3, #15
 8004c36:	d509      	bpl.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x25c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c38:	4a3f      	ldr	r2, [pc, #252]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c3a:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8004c3e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004c42:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c46:	430b      	orrs	r3, r1
 8004c48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8004c4c:	4630      	mov	r0, r6
 8004c4e:	b003      	add	sp, #12
 8004c50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai1ClockSelection)
 8004c54:	f5b1 0f40 	cmp.w	r1, #12582912	@ 0xc00000
 8004c58:	f040 80b1 	bne.w	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c5c:	4836      	ldr	r0, [pc, #216]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c5e:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8004c62:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8004c66:	430a      	orrs	r2, r1
 8004c68:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004c6c:	04d8      	lsls	r0, r3, #19
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c6e:	f04f 0600 	mov.w	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004c72:	f53f aedf 	bmi.w	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x44>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004c76:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c78:	0399      	lsls	r1, r3, #14
 8004c7a:	f57f aeff 	bpl.w	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c7e:	4b2e      	ldr	r3, [pc, #184]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c82:	00d2      	lsls	r2, r2, #3
 8004c84:	d565      	bpl.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x362>
    FlagStatus       pwrclkchanged = RESET;
 8004c86:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c8a:	4d2c      	ldr	r5, [pc, #176]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004c8c:	682b      	ldr	r3, [r5, #0]
 8004c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c92:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004c94:	f7fd fdfc 	bl	8002890 <HAL_GetTick>
 8004c98:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c9a:	e005      	b.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c9c:	f7fd fdf8 	bl	8002890 <HAL_GetTick>
 8004ca0:	eba0 0309 	sub.w	r3, r0, r9
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d860      	bhi.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x37a>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ca8:	682b      	ldr	r3, [r5, #0]
 8004caa:	05db      	lsls	r3, r3, #23
 8004cac:	d5f6      	bpl.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    if(ret == HAL_OK)
 8004cae:	2f00      	cmp	r7, #0
 8004cb0:	f040 80cb 	bne.w	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x45a>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004cb4:	4d20      	ldr	r5, [pc, #128]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004cb6:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004cba:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004cbe:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8004cc2:	d026      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d024      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x322>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004cc8:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ccc:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004cd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cd4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cd8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004cdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ce0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ce4:	07cf      	lsls	r7, r1, #31
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ce6:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        RCC->BDCR = tmpregister;
 8004cea:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cee:	d510      	bpl.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x322>
        tickstart = HAL_GetTick();
 8004cf0:	f7fd fdce 	bl	8002890 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf4:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8004cf8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cfa:	e004      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x316>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cfc:	f7fd fdc8 	bl	8002890 <HAL_GetTick>
 8004d00:	1bc0      	subs	r0, r0, r7
 8004d02:	4548      	cmp	r0, r9
 8004d04:	d831      	bhi.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x37a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d06:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004d0a:	0798      	lsls	r0, r3, #30
 8004d0c:	d5f6      	bpl.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x30c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d0e:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
 8004d12:	4909      	ldr	r1, [pc, #36]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004d14:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8004d18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d22:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8004d24:	f1b8 0f00 	cmp.w	r8, #0
 8004d28:	f43f aea8 	beq.w	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d2c:	4902      	ldr	r1, [pc, #8]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004d2e:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004d30:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004d34:	658a      	str	r2, [r1, #88]	@ 0x58
 8004d36:	e6a1      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	40007000 	.word	0x40007000
    switch(PeriphClkInit->Sai2ClockSelection)
 8004d40:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8004d44:	d13d      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004d46:	4637      	mov	r7, r6
    if(ret == HAL_OK)
 8004d48:	2f00      	cmp	r7, #0
 8004d4a:	f43f ae8b 	beq.w	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004d4e:	463e      	mov	r6, r7
 8004d50:	e792      	b.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d52:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004d54:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004d58:	659a      	str	r2, [r3, #88]	@ 0x58
 8004d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d60:	9301      	str	r3, [sp, #4]
 8004d62:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004d64:	f04f 0801 	mov.w	r8, #1
 8004d68:	e78f      	b.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x29a>
        ret = HAL_TIMEOUT;
 8004d6a:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d6c:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8004d6e:	f1b8 0f00 	cmp.w	r8, #0
 8004d72:	f43f ae83 	beq.w	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d76:	4936      	ldr	r1, [pc, #216]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004d78:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004d7a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004d7e:	658a      	str	r2, [r1, #88]	@ 0x58
 8004d80:	e67c      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d82:	3004      	adds	r0, #4
 8004d84:	f7ff fd26 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004d88:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d8a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8004d8c:	2e00      	cmp	r6, #0
 8004d8e:	f47f ae4e 	bne.w	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8004d92:	e02f      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x404>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d94:	1d20      	adds	r0, r4, #4
 8004d96:	f7ff fd1d 	bl	80047d4 <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d9a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d9c:	4607      	mov	r7, r0
      break;
 8004d9e:	e65e      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x6e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004da0:	68ca      	ldr	r2, [r1, #12]
 8004da2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004da6:	60ca      	str	r2, [r1, #12]
 8004da8:	e725      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004daa:	68ca      	ldr	r2, [r1, #12]
 8004dac:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004db0:	60ca      	str	r2, [r1, #12]
 8004db2:	e6fa      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004db4:	68ca      	ldr	r2, [r1, #12]
 8004db6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004dba:	60ca      	str	r2, [r1, #12]
 8004dbc:	e708      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004dbe:	2601      	movs	r6, #1
 8004dc0:	e635      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004dc2:	2601      	movs	r6, #1
 8004dc4:	e757      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x286>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004dc6:	2102      	movs	r1, #2
 8004dc8:	1d20      	adds	r0, r4, #4
 8004dca:	f7ff fd03 	bl	80047d4 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004dce:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	f43f af23 	beq.w	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004dd6:	4606      	mov	r6, r0
 8004dd8:	e720      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x22c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004dda:	481d      	ldr	r0, [pc, #116]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004ddc:	68c2      	ldr	r2, [r0, #12]
 8004dde:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004de2:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 8004de4:	e73a      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004de6:	491a      	ldr	r1, [pc, #104]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004de8:	68ca      	ldr	r2, [r1, #12]
 8004dea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004dee:	60ca      	str	r2, [r1, #12]
    switch(PeriphClkInit->Sai1ClockSelection)
 8004df0:	4637      	mov	r7, r6
 8004df2:	e7a9      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x358>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004df4:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8004df6:	e731      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004df8:	2102      	movs	r1, #2
 8004dfa:	f104 0020 	add.w	r0, r4, #32
 8004dfe:	f7ff fd77 	bl	80048f0 <RCCEx_PLLSAI2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e02:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004e04:	2800      	cmp	r0, #0
 8004e06:	f43f af09 	beq.w	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e0a:	4606      	mov	r6, r0
 8004e0c:	e706      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x22c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e0e:	2101      	movs	r1, #1
 8004e10:	1d20      	adds	r0, r4, #4
 8004e12:	f7ff fcdf 	bl	80047d4 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e16:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 8004e18:	2800      	cmp	r0, #0
 8004e1a:	f43f aec6 	beq.w	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e1e:	4606      	mov	r6, r0
 8004e20:	e6c3      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e22:	2101      	movs	r1, #1
 8004e24:	1d20      	adds	r0, r4, #4
 8004e26:	f7ff fcd5 	bl	80047d4 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e2a:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004e2c:	2800      	cmp	r0, #0
 8004e2e:	f43f aecf 	beq.w	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e32:	4606      	mov	r6, r0
 8004e34:	e6cc      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e36:	2101      	movs	r1, #1
 8004e38:	1d20      	adds	r0, r4, #4
 8004e3a:	f7ff fccb 	bl	80047d4 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e3e:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004e40:	2800      	cmp	r0, #0
 8004e42:	f43f aed8 	beq.w	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e46:	4606      	mov	r6, r0
 8004e48:	e6d5      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004e4a:	463e      	mov	r6, r7
 8004e4c:	e78e      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8004e4e:	bf00      	nop
 8004e50:	40021000 	.word	0x40021000

08004e54 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e58:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e5a:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004e5c:	460e      	mov	r6, r1
 8004e5e:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8004e60:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004e64:	4605      	mov	r5, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e66:	f7fd fd13 	bl	8002890 <HAL_GetTick>
 8004e6a:	4437      	add	r7, r6
 8004e6c:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8004e6e:	f7fd fd0f 	bl	8002890 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e72:	4b32      	ldr	r3, [pc, #200]	@ (8004f3c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e74:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004e7c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004e80:	0d1b      	lsrs	r3, r3, #20
 8004e82:	fb07 f303 	mul.w	r3, r7, r3
 8004e86:	3601      	adds	r6, #1
 8004e88:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8004e8a:	d111      	bne.n	8004eb0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5c>
 8004e8c:	68a3      	ldr	r3, [r4, #8]
 8004e8e:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8004e92:	d009      	beq.n	8004ea8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004e94:	7b23      	ldrb	r3, [r4, #12]
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004e9c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 8004ea0:	68a3      	ldr	r3, [r4, #8]
 8004ea2:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8004ea6:	d1f5      	bne.n	8004e94 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 8004ea8:	2000      	movs	r0, #0
}
 8004eaa:	b002      	add	sp, #8
 8004eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004eb0:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004eb2:	4623      	mov	r3, r4
 8004eb4:	e013      	b.n	8004ede <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
      tmpreg8 = *ptmpreg8;
 8004eb6:	7b23      	ldrb	r3, [r4, #12]
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8004ebe:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ec2:	f7fd fce5 	bl	8002890 <HAL_GetTick>
 8004ec6:	eba0 0008 	sub.w	r0, r0, r8
 8004eca:	42b8      	cmp	r0, r7
 8004ecc:	d20c      	bcs.n	8004ee8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x94>
      if (count == 0U)
 8004ece:	9a01      	ldr	r2, [sp, #4]
      count--;
 8004ed0:	9b01      	ldr	r3, [sp, #4]
 8004ed2:	3b01      	subs	r3, #1
        tmp_timeout = 0U;
 8004ed4:	2a00      	cmp	r2, #0
      count--;
 8004ed6:	9301      	str	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ed8:	682b      	ldr	r3, [r5, #0]
        tmp_timeout = 0U;
 8004eda:	bf08      	it	eq
 8004edc:	2700      	moveq	r7, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8004ee4:	d1e7      	bne.n	8004eb6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
 8004ee6:	e7df      	b.n	8004ea8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ee8:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004eec:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eee:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ef2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ef6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ef8:	d013      	beq.n	8004f22 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xce>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004efa:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8004efc:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8004f00:	d107      	bne.n	8004f12 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          SPI_RESET_CRC(hspi);
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f10:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004f12:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8004f14:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8004f16:	f885 205d 	strb.w	r2, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004f1a:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004f1e:	2003      	movs	r0, #3
 8004f20:	e7c3      	b.n	8004eaa <SPI_WaitFifoStateUntilTimeout.constprop.0+0x56>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f22:	68aa      	ldr	r2, [r5, #8]
 8004f24:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004f28:	d002      	beq.n	8004f30 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f2a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8004f2e:	d1e4      	bne.n	8004efa <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
          __HAL_SPI_DISABLE(hspi);
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f36:	601a      	str	r2, [r3, #0]
 8004f38:	e7df      	b.n	8004efa <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
 8004f3a:	bf00      	nop
 8004f3c:	20000400 	.word	0x20000400

08004f40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f44:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 8004f46:	2300      	movs	r3, #0
{
 8004f48:	460e      	mov	r6, r1
  __IO uint8_t  tmpreg8 = 0;
 8004f4a:	f88d 3007 	strb.w	r3, [sp, #7]
 8004f4e:	eb01 0902 	add.w	r9, r1, r2
{
 8004f52:	4617      	mov	r7, r2
 8004f54:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004f56:	f7fd fc9b 	bl	8002890 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004f5a:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8005080 <SPI_EndRxTxTransaction+0x140>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004f5e:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 8004f62:	f7fd fc95 	bl	8002890 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004f66:	f8d8 3000 	ldr.w	r3, [r8]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f6a:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004f6c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f70:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004f74:	0d1b      	lsrs	r3, r3, #20
 8004f76:	fb0a f303 	mul.w	r3, sl, r3
 8004f7a:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f7c:	1c73      	adds	r3, r6, #1
 8004f7e:	bf18      	it	ne
 8004f80:	4683      	movne	fp, r0
 8004f82:	d130      	bne.n	8004fe6 <SPI_EndRxTxTransaction+0xa6>
 8004f84:	68a3      	ldr	r3, [r4, #8]
 8004f86:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8004f8a:	d1fb      	bne.n	8004f84 <SPI_EndRxTxTransaction+0x44>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f8c:	f7fd fc80 	bl	8002890 <HAL_GetTick>
 8004f90:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 8004f94:	f7fd fc7c 	bl	8002890 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f98:	f8d8 3000 	ldr.w	r3, [r8]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f9c:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f9e:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004fa2:	fb09 f303 	mul.w	r3, r9, r3
 8004fa6:	1c71      	adds	r1, r6, #1
  tmp_tickstart = HAL_GetTick();
 8004fa8:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004faa:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fac:	d130      	bne.n	8005010 <SPI_EndRxTxTransaction+0xd0>
 8004fae:	68a3      	ldr	r3, [r4, #8]
 8004fb0:	061a      	lsls	r2, r3, #24
 8004fb2:	d4fc      	bmi.n	8004fae <SPI_EndRxTxTransaction+0x6e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004fb4:	463a      	mov	r2, r7
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	f7ff ff4b 	bl	8004e54 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8004fbe:	bb58      	cbnz	r0, 8005018 <SPI_EndRxTxTransaction+0xd8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8004fc0:	b005      	add	sp, #20
 8004fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fc6:	f7fd fc63 	bl	8002890 <HAL_GetTick>
 8004fca:	eba0 000b 	sub.w	r0, r0, fp
 8004fce:	4582      	cmp	sl, r0
 8004fd0:	d92a      	bls.n	8005028 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8004fd2:	9a02      	ldr	r2, [sp, #8]
      count--;
 8004fd4:	9b02      	ldr	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fd6:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8004fd8:	2a00      	cmp	r2, #0
      count--;
 8004fda:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8004fde:	bf08      	it	eq
 8004fe0:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8004fe4:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fe6:	68a3      	ldr	r3, [r4, #8]
 8004fe8:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8004fec:	d1eb      	bne.n	8004fc6 <SPI_EndRxTxTransaction+0x86>
 8004fee:	e7cd      	b.n	8004f8c <SPI_EndRxTxTransaction+0x4c>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ff0:	f7fd fc4e 	bl	8002890 <HAL_GetTick>
 8004ff4:	eba0 0008 	sub.w	r0, r0, r8
 8004ff8:	4581      	cmp	r9, r0
 8004ffa:	d915      	bls.n	8005028 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8004ffc:	9a03      	ldr	r2, [sp, #12]
      count--;
 8004ffe:	9b03      	ldr	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005000:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005002:	2a00      	cmp	r2, #0
      count--;
 8005004:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005008:	bf08      	it	eq
 800500a:	f04f 0900 	moveq.w	r9, #0
      count--;
 800500e:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005010:	68a3      	ldr	r3, [r4, #8]
 8005012:	061b      	lsls	r3, r3, #24
 8005014:	d4ec      	bmi.n	8004ff0 <SPI_EndRxTxTransaction+0xb0>
 8005016:	e7cd      	b.n	8004fb4 <SPI_EndRxTxTransaction+0x74>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005018:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800501a:	f043 0320 	orr.w	r3, r3, #32
 800501e:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005020:	2003      	movs	r0, #3
}
 8005022:	b005      	add	sp, #20
 8005024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005028:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800502c:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800502e:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005032:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005036:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005038:	d016      	beq.n	8005068 <SPI_EndRxTxTransaction+0x128>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800503a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800503c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005040:	d107      	bne.n	8005052 <SPI_EndRxTxTransaction+0x112>
          SPI_RESET_CRC(hspi);
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005048:	601a      	str	r2, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005050:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005052:	2301      	movs	r3, #1
 8005054:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005058:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        __HAL_UNLOCK(hspi);
 800505a:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800505c:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 8005060:	f885 205c 	strb.w	r2, [r5, #92]	@ 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005064:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005066:	e7db      	b.n	8005020 <SPI_EndRxTxTransaction+0xe0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005068:	68aa      	ldr	r2, [r5, #8]
 800506a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800506e:	d002      	beq.n	8005076 <SPI_EndRxTxTransaction+0x136>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005070:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005074:	d1e1      	bne.n	800503a <SPI_EndRxTxTransaction+0xfa>
          __HAL_SPI_DISABLE(hspi);
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800507c:	601a      	str	r2, [r3, #0]
 800507e:	e7dc      	b.n	800503a <SPI_EndRxTxTransaction+0xfa>
 8005080:	20000400 	.word	0x20000400

08005084 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005084:	2800      	cmp	r0, #0
 8005086:	d074      	beq.n	8005172 <HAL_SPI_Init+0xee>
{
 8005088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800508c:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800508e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8005090:	2800      	cmp	r0, #0
 8005092:	d053      	beq.n	800513c <HAL_SPI_Init+0xb8>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005094:	2300      	movs	r3, #0
 8005096:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 800509a:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800509e:	2200      	movs	r2, #0
 80050a0:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80050a2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d057      	beq.n	800515a <HAL_SPI_Init+0xd6>
  __HAL_SPI_DISABLE(hspi);
 80050aa:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050ac:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80050ae:	2302      	movs	r3, #2
 80050b0:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 80050b4:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050b6:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 80050ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050be:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050c0:	d842      	bhi.n	8005148 <HAL_SPI_Init+0xc4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80050c2:	d151      	bne.n	8005168 <HAL_SPI_Init+0xe4>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050c4:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80050c6:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050ca:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 80050ce:	6862      	ldr	r2, [r4, #4]
 80050d0:	68a3      	ldr	r3, [r4, #8]
 80050d2:	69a6      	ldr	r6, [r4, #24]
 80050d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050d8:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 80050dc:	431a      	orrs	r2, r3
 80050de:	6923      	ldr	r3, [r4, #16]
 80050e0:	f003 0302 	and.w	r3, r3, #2
 80050e4:	4313      	orrs	r3, r2
 80050e6:	6962      	ldr	r2, [r4, #20]
 80050e8:	f002 0201 	and.w	r2, r2, #1
 80050ec:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050ee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80050f0:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 80050f4:	f003 0308 	and.w	r3, r3, #8
 80050f8:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050fc:	69e3      	ldr	r3, [r4, #28]
 80050fe:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8005102:	6a23      	ldr	r3, [r4, #32]
 8005104:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8005108:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 800510c:	4313      	orrs	r3, r2
 800510e:	ea43 0308 	orr.w	r3, r3, r8
 8005112:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005114:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005116:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005118:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800511c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800511e:	f000 0010 	and.w	r0, r0, #16
 8005122:	ea4e 0306 	orr.w	r3, lr, r6
 8005126:	4303      	orrs	r3, r0
 8005128:	ea43 030c 	orr.w	r3, r3, ip
 800512c:	604b      	str	r3, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800512e:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005130:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005132:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005134:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8005138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800513c:	6863      	ldr	r3, [r4, #4]
 800513e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005142:	d0aa      	beq.n	800509a <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005144:	61e0      	str	r0, [r4, #28]
 8005146:	e7a8      	b.n	800509a <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005148:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 800514c:	d113      	bne.n	8005176 <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800514e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005150:	f04f 0c00 	mov.w	ip, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005154:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005158:	e7b9      	b.n	80050ce <HAL_SPI_Init+0x4a>
    HAL_SPI_MspInit(hspi);
 800515a:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800515c:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8005160:	f7fd fa00 	bl	8002564 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005164:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005166:	e7a0      	b.n	80050aa <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005168:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800516c:	2500      	movs	r5, #0
 800516e:	62a5      	str	r5, [r4, #40]	@ 0x28
 8005170:	e7ad      	b.n	80050ce <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8005172:	2001      	movs	r0, #1
}
 8005174:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005176:	f04f 0c00 	mov.w	ip, #0
 800517a:	e7f7      	b.n	800516c <HAL_SPI_Init+0xe8>

0800517c <HAL_SPI_TransmitReceive>:
{
 800517c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005180:	4604      	mov	r4, r0
 8005182:	4691      	mov	r9, r2
 8005184:	461f      	mov	r7, r3
 8005186:	9e08      	ldr	r6, [sp, #32]
 8005188:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 800518a:	f7fd fb81 	bl	8002890 <HAL_GetTick>
  tmp_state           = hspi->State;
 800518e:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8005192:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005194:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8005196:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005198:	d00b      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0x36>
 800519a:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 800519e:	f040 808d 	bne.w	80052bc <HAL_SPI_TransmitReceive+0x140>
 80051a2:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80051a4:	68a3      	ldr	r3, [r4, #8]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	f040 8088 	bne.w	80052bc <HAL_SPI_TransmitReceive+0x140>
 80051ac:	2904      	cmp	r1, #4
 80051ae:	f040 8085 	bne.w	80052bc <HAL_SPI_TransmitReceive+0x140>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051b2:	f1b8 0f00 	cmp.w	r8, #0
 80051b6:	f000 8146 	beq.w	8005446 <HAL_SPI_TransmitReceive+0x2ca>
 80051ba:	f1b9 0f00 	cmp.w	r9, #0
 80051be:	f000 8142 	beq.w	8005446 <HAL_SPI_TransmitReceive+0x2ca>
 80051c2:	2f00      	cmp	r7, #0
 80051c4:	f000 813f 	beq.w	8005446 <HAL_SPI_TransmitReceive+0x2ca>
  __HAL_LOCK(hspi);
 80051c8:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d075      	beq.n	80052bc <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051d0:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051d4:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  __HAL_LOCK(hspi);
 80051d8:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051da:	2b04      	cmp	r3, #4
  __HAL_LOCK(hspi);
 80051dc:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80051e0:	68e1      	ldr	r1, [r4, #12]
  hspi->RxXferSize  = Size;
 80051e2:	f8a4 7044 	strh.w	r7, [r4, #68]	@ 0x44
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051e6:	bf1c      	itt	ne
 80051e8:	2305      	movne	r3, #5
 80051ea:	f884 305d 	strbne.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051ee:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80051f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051f4:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 80051f6:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 80051fa:	f8a4 7046 	strh.w	r7, [r4, #70]	@ 0x46
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051fe:	6823      	ldr	r3, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005200:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005204:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005206:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005208:	d95b      	bls.n	80052c2 <HAL_SPI_TransmitReceive+0x146>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800520a:	6859      	ldr	r1, [r3, #4]
 800520c:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005210:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005212:	6819      	ldr	r1, [r3, #0]
 8005214:	0648      	lsls	r0, r1, #25
 8005216:	d403      	bmi.n	8005220 <HAL_SPI_TransmitReceive+0xa4>
    __HAL_SPI_ENABLE(hspi);
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800521e:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005220:	2a00      	cmp	r2, #0
 8005222:	f000 80dc 	beq.w	80053de <HAL_SPI_TransmitReceive+0x262>
 8005226:	2f01      	cmp	r7, #1
 8005228:	f000 80d9 	beq.w	80053de <HAL_SPI_TransmitReceive+0x262>
 800522c:	1c73      	adds	r3, r6, #1
        txallowed = 1U;
 800522e:	f04f 0701 	mov.w	r7, #1
 8005232:	d028      	beq.n	8005286 <HAL_SPI_TransmitReceive+0x10a>
 8005234:	e0bc      	b.n	80053b0 <HAL_SPI_TransmitReceive+0x234>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005236:	6822      	ldr	r2, [r4, #0]
 8005238:	6893      	ldr	r3, [r2, #8]
 800523a:	0798      	lsls	r0, r3, #30
 800523c:	d50d      	bpl.n	800525a <HAL_SPI_TransmitReceive+0xde>
 800523e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005240:	b29b      	uxth	r3, r3
 8005242:	b153      	cbz	r3, 800525a <HAL_SPI_TransmitReceive+0xde>
 8005244:	b147      	cbz	r7, 8005258 <HAL_SPI_TransmitReceive+0xdc>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005246:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005248:	f833 1b02 	ldrh.w	r1, [r3], #2
 800524c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800524e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005250:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005252:	3b01      	subs	r3, #1
 8005254:	b29b      	uxth	r3, r3
 8005256:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005258:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800525a:	6893      	ldr	r3, [r2, #8]
 800525c:	f013 0301 	ands.w	r3, r3, #1
 8005260:	d00f      	beq.n	8005282 <HAL_SPI_TransmitReceive+0x106>
 8005262:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005266:	b289      	uxth	r1, r1
 8005268:	b159      	cbz	r1, 8005282 <HAL_SPI_TransmitReceive+0x106>
        txallowed = 1U;
 800526a:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800526c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800526e:	68d2      	ldr	r2, [r2, #12]
 8005270:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005274:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005276:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800527a:	3b01      	subs	r3, #1
 800527c:	b29b      	uxth	r3, r3
 800527e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005282:	f7fd fb05 	bl	8002890 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005286:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005288:	b29b      	uxth	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1d3      	bne.n	8005236 <HAL_SPI_TransmitReceive+0xba>
 800528e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005292:	b29b      	uxth	r3, r3
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1ce      	bne.n	8005236 <HAL_SPI_TransmitReceive+0xba>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005298:	462a      	mov	r2, r5
 800529a:	4631      	mov	r1, r6
 800529c:	4620      	mov	r0, r4
 800529e:	f7ff fe4f 	bl	8004f40 <SPI_EndRxTxTransaction>
 80052a2:	2800      	cmp	r0, #0
 80052a4:	f040 80ca 	bne.w	800543c <HAL_SPI_TransmitReceive+0x2c0>
  hspi->State = HAL_SPI_STATE_READY;
 80052a8:	2301      	movs	r3, #1
 80052aa:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052ae:	6e23      	ldr	r3, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 80052b0:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052b4:	1e18      	subs	r0, r3, #0
 80052b6:	bf18      	it	ne
 80052b8:	2001      	movne	r0, #1
 80052ba:	e000      	b.n	80052be <HAL_SPI_TransmitReceive+0x142>
    return HAL_BUSY;
 80052bc:	2002      	movs	r0, #2
}
 80052be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80052c2:	2f01      	cmp	r7, #1
 80052c4:	f000 80d9 	beq.w	800547a <HAL_SPI_TransmitReceive+0x2fe>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80052c8:	6859      	ldr	r1, [r3, #4]
 80052ca:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 80052ce:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052d0:	6819      	ldr	r1, [r3, #0]
 80052d2:	0649      	lsls	r1, r1, #25
 80052d4:	d403      	bmi.n	80052de <HAL_SPI_TransmitReceive+0x162>
    __HAL_SPI_ENABLE(hspi);
 80052d6:	6819      	ldr	r1, [r3, #0]
 80052d8:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80052dc:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052de:	b96a      	cbnz	r2, 80052fc <HAL_SPI_TransmitReceive+0x180>
      if (hspi->TxXferCount > 1U)
 80052e0:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 80052e2:	b292      	uxth	r2, r2
 80052e4:	2a01      	cmp	r2, #1
 80052e6:	f240 80b0 	bls.w	800544a <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052ea:	4642      	mov	r2, r8
 80052ec:	f832 1b02 	ldrh.w	r1, [r2], #2
 80052f0:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount -= 2U;
 80052f2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f4:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80052f6:	3b02      	subs	r3, #2
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80052fc:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052fe:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005300:	b29b      	uxth	r3, r3
 8005302:	b923      	cbnz	r3, 800530e <HAL_SPI_TransmitReceive+0x192>
 8005304:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005308:	b29b      	uxth	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d0c4      	beq.n	8005298 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800530e:	6822      	ldr	r2, [r4, #0]
 8005310:	6893      	ldr	r3, [r2, #8]
 8005312:	0799      	lsls	r1, r3, #30
 8005314:	d505      	bpl.n	8005322 <HAL_SPI_TransmitReceive+0x1a6>
 8005316:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005318:	b29b      	uxth	r3, r3
 800531a:	b113      	cbz	r3, 8005322 <HAL_SPI_TransmitReceive+0x1a6>
 800531c:	2f00      	cmp	r7, #0
 800531e:	d174      	bne.n	800540a <HAL_SPI_TransmitReceive+0x28e>
        txallowed = 0U;
 8005320:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005322:	6893      	ldr	r3, [r2, #8]
 8005324:	f013 0301 	ands.w	r3, r3, #1
 8005328:	d019      	beq.n	800535e <HAL_SPI_TransmitReceive+0x1e2>
 800532a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 800532e:	b289      	uxth	r1, r1
 8005330:	b1a9      	cbz	r1, 800535e <HAL_SPI_TransmitReceive+0x1e2>
        if (hspi->RxXferCount > 1U)
 8005332:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005336:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8005338:	b280      	uxth	r0, r0
 800533a:	2801      	cmp	r0, #1
 800533c:	d959      	bls.n	80053f2 <HAL_SPI_TransmitReceive+0x276>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800533e:	68d0      	ldr	r0, [r2, #12]
 8005340:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005344:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005346:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 800534a:	3902      	subs	r1, #2
 800534c:	b289      	uxth	r1, r1
 800534e:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005352:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005356:	b289      	uxth	r1, r1
 8005358:	2901      	cmp	r1, #1
 800535a:	d93b      	bls.n	80053d4 <HAL_SPI_TransmitReceive+0x258>
        txallowed = 1U;
 800535c:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800535e:	f7fd fa97 	bl	8002890 <HAL_GetTick>
 8005362:	1b40      	subs	r0, r0, r5
 8005364:	42b0      	cmp	r0, r6
 8005366:	d3ca      	bcc.n	80052fe <HAL_SPI_TransmitReceive+0x182>
 8005368:	1c73      	adds	r3, r6, #1
 800536a:	d0c8      	beq.n	80052fe <HAL_SPI_TransmitReceive+0x182>
        hspi->State = HAL_SPI_STATE_READY;
 800536c:	2301      	movs	r3, #1
 800536e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005372:	2300      	movs	r3, #0
 8005374:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005378:	2003      	movs	r0, #3
}
 800537a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800537e:	b147      	cbz	r7, 8005392 <HAL_SPI_TransmitReceive+0x216>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005380:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005382:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005386:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005388:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800538a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800538c:	3b01      	subs	r3, #1
 800538e:	b29b      	uxth	r3, r3
 8005390:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8005392:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005394:	6893      	ldr	r3, [r2, #8]
 8005396:	f013 0301 	ands.w	r3, r3, #1
 800539a:	d004      	beq.n	80053a6 <HAL_SPI_TransmitReceive+0x22a>
 800539c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 80053a0:	b289      	uxth	r1, r1
 80053a2:	2900      	cmp	r1, #0
 80053a4:	d15c      	bne.n	8005460 <HAL_SPI_TransmitReceive+0x2e4>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80053a6:	f7fd fa73 	bl	8002890 <HAL_GetTick>
 80053aa:	1b40      	subs	r0, r0, r5
 80053ac:	42b0      	cmp	r0, r6
 80053ae:	d2dd      	bcs.n	800536c <HAL_SPI_TransmitReceive+0x1f0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053b0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	b92b      	cbnz	r3, 80053c2 <HAL_SPI_TransmitReceive+0x246>
 80053b6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f43f af6b 	beq.w	8005298 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053c2:	6822      	ldr	r2, [r4, #0]
 80053c4:	6893      	ldr	r3, [r2, #8]
 80053c6:	0799      	lsls	r1, r3, #30
 80053c8:	d5e4      	bpl.n	8005394 <HAL_SPI_TransmitReceive+0x218>
 80053ca:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0e0      	beq.n	8005394 <HAL_SPI_TransmitReceive+0x218>
 80053d2:	e7d4      	b.n	800537e <HAL_SPI_TransmitReceive+0x202>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053d4:	6851      	ldr	r1, [r2, #4]
 80053d6:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80053da:	6051      	str	r1, [r2, #4]
 80053dc:	e7be      	b.n	800535c <HAL_SPI_TransmitReceive+0x1e0>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80053de:	4642      	mov	r2, r8
 80053e0:	f832 1b02 	ldrh.w	r1, [r2], #2
 80053e4:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 80053e6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053e8:	63a2      	str	r2, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80053f0:	e71c      	b.n	800522c <HAL_SPI_TransmitReceive+0xb0>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053f2:	7b12      	ldrb	r2, [r2, #12]
 80053f4:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr++;
 80053f6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80053f8:	3201      	adds	r2, #1
 80053fa:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 80053fc:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 8005400:	3a01      	subs	r2, #1
 8005402:	b292      	uxth	r2, r2
 8005404:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
 8005408:	e7a8      	b.n	800535c <HAL_SPI_TransmitReceive+0x1e0>
        if (hspi->TxXferCount > 1U)
 800540a:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800540c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 800540e:	b289      	uxth	r1, r1
 8005410:	2901      	cmp	r1, #1
 8005412:	d908      	bls.n	8005426 <HAL_SPI_TransmitReceive+0x2aa>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005414:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005418:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800541a:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800541c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800541e:	3b02      	subs	r3, #2
 8005420:	b29b      	uxth	r3, r3
 8005422:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005424:	e77c      	b.n	8005320 <HAL_SPI_TransmitReceive+0x1a4>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 800542a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 800542c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 800542e:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005430:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005432:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005434:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005436:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005438:	6822      	ldr	r2, [r4, #0]
 800543a:	e771      	b.n	8005320 <HAL_SPI_TransmitReceive+0x1a4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800543c:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 800543e:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005440:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005442:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8005446:	2001      	movs	r0, #1
 8005448:	e739      	b.n	80052be <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800544a:	f898 2000 	ldrb.w	r2, [r8]
 800544e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8005450:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr++;
 8005452:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005454:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8005456:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8005458:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800545a:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800545c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 800545e:	e74d      	b.n	80052fc <HAL_SPI_TransmitReceive+0x180>
        txallowed = 1U;
 8005460:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005462:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005464:	68d2      	ldr	r2, [r2, #12]
 8005466:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800546a:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 800546c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005470:	3b01      	subs	r3, #1
 8005472:	b29b      	uxth	r3, r3
 8005474:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8005478:	e795      	b.n	80053a6 <HAL_SPI_TransmitReceive+0x22a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005480:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	0650      	lsls	r0, r2, #25
 8005486:	f53f af2b 	bmi.w	80052e0 <HAL_SPI_TransmitReceive+0x164>
    __HAL_SPI_ENABLE(hspi);
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005490:	601a      	str	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005492:	e725      	b.n	80052e0 <HAL_SPI_TransmitReceive+0x164>

08005494 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005494:	2800      	cmp	r0, #0
 8005496:	f000 808c 	beq.w	80055b2 <HAL_TIM_Base_Init+0x11e>
{
 800549a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800549c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80054a0:	4604      	mov	r4, r0
 80054a2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d078      	beq.n	800559c <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054aa:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054ac:	4942      	ldr	r1, [pc, #264]	@ (80055b8 <HAL_TIM_Base_Init+0x124>)
  htim->State = HAL_TIM_STATE_BUSY;
 80054ae:	2202      	movs	r2, #2
 80054b0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054b4:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80054b6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054b8:	d05c      	beq.n	8005574 <HAL_TIM_Base_Init+0xe0>
 80054ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054be:	d024      	beq.n	800550a <HAL_TIM_Base_Init+0x76>
 80054c0:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 80054c4:	428b      	cmp	r3, r1
 80054c6:	d020      	beq.n	800550a <HAL_TIM_Base_Init+0x76>
 80054c8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80054cc:	428b      	cmp	r3, r1
 80054ce:	d01c      	beq.n	800550a <HAL_TIM_Base_Init+0x76>
 80054d0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80054d4:	428b      	cmp	r3, r1
 80054d6:	d018      	beq.n	800550a <HAL_TIM_Base_Init+0x76>
 80054d8:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 80054dc:	428b      	cmp	r3, r1
 80054de:	d049      	beq.n	8005574 <HAL_TIM_Base_Init+0xe0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054e0:	f501 6140 	add.w	r1, r1, #3072	@ 0xc00
 80054e4:	428b      	cmp	r3, r1
 80054e6:	d05e      	beq.n	80055a6 <HAL_TIM_Base_Init+0x112>
 80054e8:	4934      	ldr	r1, [pc, #208]	@ (80055bc <HAL_TIM_Base_Init+0x128>)
 80054ea:	428b      	cmp	r3, r1
 80054ec:	d05b      	beq.n	80055a6 <HAL_TIM_Base_Init+0x112>
 80054ee:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80054f2:	428b      	cmp	r3, r1
 80054f4:	d057      	beq.n	80055a6 <HAL_TIM_Base_Init+0x112>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054f6:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054f8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054fa:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005500:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005502:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005504:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005506:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005508:	e010      	b.n	800552c <HAL_TIM_Base_Init+0x98>
    tmpcr1 |= Structure->CounterMode;
 800550a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800550c:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800550e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005512:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005514:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005518:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800551a:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800551c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005520:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005522:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8005524:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005526:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005528:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800552a:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800552c:	2201      	movs	r2, #1
 800552e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005530:	691a      	ldr	r2, [r3, #16]
 8005532:	07d2      	lsls	r2, r2, #31
 8005534:	d503      	bpl.n	800553e <HAL_TIM_Base_Init+0xaa>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005536:	691a      	ldr	r2, [r3, #16]
 8005538:	f022 0201 	bic.w	r2, r2, #1
 800553c:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800553e:	2301      	movs	r3, #1
 8005540:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005544:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005548:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800554c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005550:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005558:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800555c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005560:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005564:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005568:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800556c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005570:	2000      	movs	r0, #0
}
 8005572:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8005574:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005576:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005578:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800557c:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800557e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005582:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005584:	69a1      	ldr	r1, [r4, #24]
 8005586:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800558a:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800558c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800558e:	68e2      	ldr	r2, [r4, #12]
 8005590:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005592:	6862      	ldr	r2, [r4, #4]
 8005594:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005596:	6962      	ldr	r2, [r4, #20]
 8005598:	631a      	str	r2, [r3, #48]	@ 0x30
 800559a:	e7c7      	b.n	800552c <HAL_TIM_Base_Init+0x98>
    htim->Lock = HAL_UNLOCKED;
 800559c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80055a0:	f7fd f8e6 	bl	8002770 <HAL_TIM_Base_MspInit>
 80055a4:	e781      	b.n	80054aa <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055a6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055a8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80055aa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ae:	4302      	orrs	r2, r0
 80055b0:	e7e9      	b.n	8005586 <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 80055b2:	2001      	movs	r0, #1
}
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	40012c00 	.word	0x40012c00
 80055bc:	40014400 	.word	0x40014400

080055c0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80055c0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d123      	bne.n	8005610 <HAL_TIM_Base_Start+0x50>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055c8:	6803      	ldr	r3, [r0, #0]
 80055ca:	4a17      	ldr	r2, [pc, #92]	@ (8005628 <HAL_TIM_Base_Start+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 80055cc:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ce:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 80055d0:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d4:	d01e      	beq.n	8005614 <HAL_TIM_Base_Start+0x54>
 80055d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055da:	d01b      	beq.n	8005614 <HAL_TIM_Base_Start+0x54>
 80055dc:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d017      	beq.n	8005614 <HAL_TIM_Base_Start+0x54>
 80055e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d013      	beq.n	8005614 <HAL_TIM_Base_Start+0x54>
 80055ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00f      	beq.n	8005614 <HAL_TIM_Base_Start+0x54>
 80055f4:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d00b      	beq.n	8005614 <HAL_TIM_Base_Start+0x54>
 80055fc:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8005600:	4293      	cmp	r3, r2
 8005602:	d007      	beq.n	8005614 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	f042 0201 	orr.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800560c:	2000      	movs	r0, #0
 800560e:	4770      	bx	lr
    return HAL_ERROR;
 8005610:	2001      	movs	r0, #1
}
 8005612:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005614:	6899      	ldr	r1, [r3, #8]
 8005616:	4a05      	ldr	r2, [pc, #20]	@ (800562c <HAL_TIM_Base_Start+0x6c>)
 8005618:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800561a:	2a06      	cmp	r2, #6
 800561c:	d0f6      	beq.n	800560c <HAL_TIM_Base_Start+0x4c>
 800561e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005622:	d1ef      	bne.n	8005604 <HAL_TIM_Base_Start+0x44>
  return HAL_OK;
 8005624:	2000      	movs	r0, #0
 8005626:	4770      	bx	lr
 8005628:	40012c00 	.word	0x40012c00
 800562c:	00010007 	.word	0x00010007

08005630 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005630:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005634:	2b01      	cmp	r3, #1
 8005636:	d06f      	beq.n	8005718 <HAL_TIM_ConfigClockSource+0xe8>
 8005638:	4602      	mov	r2, r0
{
 800563a:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800563c:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800563e:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005640:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8005644:	2001      	movs	r0, #1
 8005646:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800564a:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800564c:	4b4c      	ldr	r3, [pc, #304]	@ (8005780 <HAL_TIM_ConfigClockSource+0x150>)
 800564e:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8005650:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005652:	680b      	ldr	r3, [r1, #0]
 8005654:	2b60      	cmp	r3, #96	@ 0x60
 8005656:	d061      	beq.n	800571c <HAL_TIM_ConfigClockSource+0xec>
 8005658:	d824      	bhi.n	80056a4 <HAL_TIM_ConfigClockSource+0x74>
 800565a:	2b40      	cmp	r3, #64	@ 0x40
 800565c:	d077      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x11e>
 800565e:	d94a      	bls.n	80056f6 <HAL_TIM_ConfigClockSource+0xc6>
 8005660:	2b50      	cmp	r3, #80	@ 0x50
 8005662:	d117      	bne.n	8005694 <HAL_TIM_ConfigClockSource+0x64>
                               sClockSourceConfig->ClockPolarity,
 8005664:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005666:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005668:	6a21      	ldr	r1, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800566a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800566e:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005670:	6a23      	ldr	r3, [r4, #32]
 8005672:	f023 0301 	bic.w	r3, r3, #1
 8005676:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005678:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800567a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800567e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005682:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005684:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005686:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005688:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800568c:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005690:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005692:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005694:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8005696:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005698:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800569c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80056a0:	bc30      	pop	{r4, r5}
 80056a2:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80056a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056a8:	d0f3      	beq.n	8005692 <HAL_TIM_ConfigClockSource+0x62>
 80056aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056ae:	d110      	bne.n	80056d2 <HAL_TIM_ConfigClockSource+0xa2>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056b0:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80056b4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056b6:	432b      	orrs	r3, r5
 80056b8:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ba:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80056c2:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056c4:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056c6:	68a3      	ldr	r3, [r4, #8]
 80056c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056cc:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80056ce:	2000      	movs	r0, #0
 80056d0:	e7e0      	b.n	8005694 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 80056d2:	2b70      	cmp	r3, #112	@ 0x70
 80056d4:	d1de      	bne.n	8005694 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056d6:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80056da:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056dc:	432b      	orrs	r3, r5
 80056de:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056e0:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056e4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80056e8:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80056ea:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80056ec:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056ee:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80056f2:	60a3      	str	r3, [r4, #8]
      break;
 80056f4:	e7cd      	b.n	8005692 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 80056f6:	2b20      	cmp	r3, #32
 80056f8:	d002      	beq.n	8005700 <HAL_TIM_ConfigClockSource+0xd0>
 80056fa:	d909      	bls.n	8005710 <HAL_TIM_ConfigClockSource+0xe0>
 80056fc:	2b30      	cmp	r3, #48	@ 0x30
 80056fe:	d1c9      	bne.n	8005694 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8005700:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005702:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005706:	430b      	orrs	r3, r1
 8005708:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800570c:	60a3      	str	r3, [r4, #8]
}
 800570e:	e7c0      	b.n	8005692 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8005710:	f033 0110 	bics.w	r1, r3, #16
 8005714:	d1be      	bne.n	8005694 <HAL_TIM_ConfigClockSource+0x64>
 8005716:	e7f3      	b.n	8005700 <HAL_TIM_ConfigClockSource+0xd0>
  __HAL_LOCK(htim);
 8005718:	2002      	movs	r0, #2
}
 800571a:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800571c:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800571e:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005720:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005722:	6a21      	ldr	r1, [r4, #32]
 8005724:	f021 0110 	bic.w	r1, r1, #16
 8005728:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800572a:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800572c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005730:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8005734:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005738:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800573c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800573e:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005740:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005746:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800574a:	60a3      	str	r3, [r4, #8]
}
 800574c:	e7a1      	b.n	8005692 <HAL_TIM_ConfigClockSource+0x62>
                               sClockSourceConfig->ClockPolarity,
 800574e:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005750:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8005752:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005754:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005758:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575a:	6a23      	ldr	r3, [r4, #32]
 800575c:	f023 0301 	bic.w	r3, r3, #1
 8005760:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005762:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005764:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005768:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800576c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800576e:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005770:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005776:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800577a:	60a3      	str	r3, [r4, #8]
}
 800577c:	e789      	b.n	8005692 <HAL_TIM_ConfigClockSource+0x62>
 800577e:	bf00      	nop
 8005780:	fffe0088 	.word	0xfffe0088

08005784 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop

08005788 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop

0800578c <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 800578c:	4770      	bx	lr
 800578e:	bf00      	nop

08005790 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop

08005794 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop

08005798 <HAL_TIM_IRQHandler>:
{
 8005798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 800579a:	6803      	ldr	r3, [r0, #0]
 800579c:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800579e:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057a0:	07a1      	lsls	r1, r4, #30
{
 80057a2:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057a4:	d501      	bpl.n	80057aa <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057a6:	07b2      	lsls	r2, r6, #30
 80057a8:	d457      	bmi.n	800585a <HAL_TIM_IRQHandler+0xc2>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057aa:	0767      	lsls	r7, r4, #29
 80057ac:	d501      	bpl.n	80057b2 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057ae:	0770      	lsls	r0, r6, #29
 80057b0:	d440      	bmi.n	8005834 <HAL_TIM_IRQHandler+0x9c>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057b2:	0721      	lsls	r1, r4, #28
 80057b4:	d501      	bpl.n	80057ba <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057b6:	0732      	lsls	r2, r6, #28
 80057b8:	d42a      	bmi.n	8005810 <HAL_TIM_IRQHandler+0x78>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057ba:	06e7      	lsls	r7, r4, #27
 80057bc:	d501      	bpl.n	80057c2 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057be:	06f0      	lsls	r0, r6, #27
 80057c0:	d413      	bmi.n	80057ea <HAL_TIM_IRQHandler+0x52>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057c2:	07e1      	lsls	r1, r4, #31
 80057c4:	d501      	bpl.n	80057ca <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057c6:	07f2      	lsls	r2, r6, #31
 80057c8:	d465      	bmi.n	8005896 <HAL_TIM_IRQHandler+0xfe>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80057ca:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80057ce:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80057d2:	d052      	beq.n	800587a <HAL_TIM_IRQHandler+0xe2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057d4:	0633      	lsls	r3, r6, #24
 80057d6:	d466      	bmi.n	80058a6 <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80057d8:	0660      	lsls	r0, r4, #25
 80057da:	d501      	bpl.n	80057e0 <HAL_TIM_IRQHandler+0x48>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80057dc:	0671      	lsls	r1, r6, #25
 80057de:	d473      	bmi.n	80058c8 <HAL_TIM_IRQHandler+0x130>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057e0:	06a2      	lsls	r2, r4, #26
 80057e2:	d501      	bpl.n	80057e8 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057e4:	06b3      	lsls	r3, r6, #26
 80057e6:	d44d      	bmi.n	8005884 <HAL_TIM_IRQHandler+0xec>
}
 80057e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80057ea:	682b      	ldr	r3, [r5, #0]
 80057ec:	f06f 0210 	mvn.w	r2, #16
 80057f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057f2:	2208      	movs	r2, #8
 80057f4:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f6:	69db      	ldr	r3, [r3, #28]
 80057f8:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80057fc:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057fe:	d174      	bne.n	80058ea <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005800:	f7ff ffc2 	bl	8005788 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005804:	4628      	mov	r0, r5
 8005806:	f7ff ffc3 	bl	8005790 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580a:	2300      	movs	r3, #0
 800580c:	772b      	strb	r3, [r5, #28]
 800580e:	e7d8      	b.n	80057c2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	f06f 0208 	mvn.w	r2, #8
 8005816:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005818:	2204      	movs	r2, #4
 800581a:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800581c:	69db      	ldr	r3, [r3, #28]
 800581e:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005820:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005822:	d15f      	bne.n	80058e4 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005824:	f7ff ffb0 	bl	8005788 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005828:	4628      	mov	r0, r5
 800582a:	f7ff ffb1 	bl	8005790 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800582e:	2300      	movs	r3, #0
 8005830:	772b      	strb	r3, [r5, #28]
 8005832:	e7c2      	b.n	80057ba <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	f06f 0204 	mvn.w	r2, #4
 800583a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800583c:	2202      	movs	r2, #2
 800583e:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005846:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005848:	d149      	bne.n	80058de <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800584a:	f7ff ff9d 	bl	8005788 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800584e:	4628      	mov	r0, r5
 8005850:	f7ff ff9e 	bl	8005790 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005854:	2300      	movs	r3, #0
 8005856:	772b      	strb	r3, [r5, #28]
 8005858:	e7ab      	b.n	80057b2 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800585a:	f06f 0202 	mvn.w	r2, #2
 800585e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005860:	2201      	movs	r2, #1
 8005862:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	079b      	lsls	r3, r3, #30
 8005868:	d136      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x140>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800586a:	f7ff ff8d 	bl	8005788 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800586e:	4628      	mov	r0, r5
 8005870:	f7ff ff8e 	bl	8005790 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005874:	2300      	movs	r3, #0
 8005876:	772b      	strb	r3, [r5, #28]
 8005878:	e797      	b.n	80057aa <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800587a:	2f00      	cmp	r7, #0
 800587c:	d0ac      	beq.n	80057d8 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800587e:	0637      	lsls	r7, r6, #24
 8005880:	d41a      	bmi.n	80058b8 <HAL_TIM_IRQHandler+0x120>
 8005882:	e7a9      	b.n	80057d8 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	f06f 0220 	mvn.w	r2, #32
 800588a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800588c:	4628      	mov	r0, r5
}
 800588e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005892:	f000 b87d 	b.w	8005990 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005896:	682b      	ldr	r3, [r5, #0]
 8005898:	f06f 0201 	mvn.w	r2, #1
 800589c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800589e:	4628      	mov	r0, r5
 80058a0:	f7ff ff70 	bl	8005784 <HAL_TIM_PeriodElapsedCallback>
 80058a4:	e791      	b.n	80057ca <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80058a6:	682b      	ldr	r3, [r5, #0]
 80058a8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80058ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80058ae:	4628      	mov	r0, r5
 80058b0:	f000 f870 	bl	8005994 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80058b4:	2f00      	cmp	r7, #0
 80058b6:	d08f      	beq.n	80057d8 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80058b8:	682b      	ldr	r3, [r5, #0]
 80058ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80058be:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80058c0:	4628      	mov	r0, r5
 80058c2:	f000 f869 	bl	8005998 <HAL_TIMEx_Break2Callback>
 80058c6:	e787      	b.n	80057d8 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058ce:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80058d0:	4628      	mov	r0, r5
 80058d2:	f7ff ff5f 	bl	8005794 <HAL_TIM_TriggerCallback>
 80058d6:	e783      	b.n	80057e0 <HAL_TIM_IRQHandler+0x48>
          HAL_TIM_IC_CaptureCallback(htim);
 80058d8:	f7ff ff58 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 80058dc:	e7ca      	b.n	8005874 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80058de:	f7ff ff55 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 80058e2:	e7b7      	b.n	8005854 <HAL_TIM_IRQHandler+0xbc>
        HAL_TIM_IC_CaptureCallback(htim);
 80058e4:	f7ff ff52 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 80058e8:	e7a1      	b.n	800582e <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 80058ea:	f7ff ff4f 	bl	800578c <HAL_TIM_IC_CaptureCallback>
 80058ee:	e78c      	b.n	800580a <HAL_TIM_IRQHandler+0x72>

080058f0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058f0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80058f4:	2a01      	cmp	r2, #1
 80058f6:	d044      	beq.n	8005982 <HAL_TIMEx_MasterConfigSynchronization+0x92>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058f8:	6802      	ldr	r2, [r0, #0]
{
 80058fa:	b470      	push	{r4, r5, r6}
 80058fc:	4603      	mov	r3, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058fe:	4e22      	ldr	r6, [pc, #136]	@ (8005988 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005900:	2002      	movs	r0, #2
 8005902:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005906:	42b2      	cmp	r2, r6
  tmpcr2 = htim->Instance->CR2;
 8005908:	6850      	ldr	r0, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800590a:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 800590c:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800590e:	d026      	beq.n	800595e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005910:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8005914:	42b2      	cmp	r2, r6
 8005916:	d02b      	beq.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8005918:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800591c:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800591e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8005922:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005924:	d00e      	beq.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005926:	4819      	ldr	r0, [pc, #100]	@ (800598c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8005928:	4282      	cmp	r2, r0
 800592a:	d00b      	beq.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 800592c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005930:	4282      	cmp	r2, r0
 8005932:	d007      	beq.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005934:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005938:	4282      	cmp	r2, r0
 800593a:	d003      	beq.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 800593c:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 8005940:	4282      	cmp	r2, r0
 8005942:	d104      	bne.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005944:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005946:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800594a:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800594c:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800594e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005950:	2201      	movs	r2, #1
 8005952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005956:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800595a:	bc70      	pop	{r4, r5, r6}
 800595c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800595e:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005960:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005964:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8005966:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800596a:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800596c:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800596e:	e7e9      	b.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005970:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005972:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005976:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8005978:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800597c:	4305      	orrs	r5, r0
  htim->Instance->CR2 = tmpcr2;
 800597e:	6055      	str	r5, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005980:	e7e0      	b.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  __HAL_LOCK(htim);
 8005982:	2002      	movs	r0, #2
}
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	40012c00 	.word	0x40012c00
 800598c:	40000400 	.word	0x40000400

08005990 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop

08005994 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop

08005998 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop

0800599c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800599c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059a0:	4604      	mov	r4, r0
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059a2:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 80059a4:	2820      	cmp	r0, #32
 80059a6:	d14f      	bne.n	8005a48 <HAL_UART_Transmit+0xac>
  {
    if ((pData == NULL) || (Size == 0U))
 80059a8:	4688      	mov	r8, r1
 80059aa:	b109      	cbz	r1, 80059b0 <HAL_UART_Transmit+0x14>
 80059ac:	4617      	mov	r7, r2
 80059ae:	b912      	cbnz	r2, 80059b6 <HAL_UART_Transmit+0x1a>
    {
      return  HAL_ERROR;
 80059b0:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 80059b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059b6:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059b8:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059bc:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059be:	f8c4 9084 	str.w	r9, [r4, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059c2:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 80059c4:	f7fc ff64 	bl	8002890 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059c8:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 80059ca:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 80059d2:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    tickstart = HAL_GetTick();
 80059d6:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059d8:	d045      	beq.n	8005a66 <HAL_UART_Transmit+0xca>
    while (huart->TxXferCount > 0U)
 80059da:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059de:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 80059e0:	b292      	uxth	r2, r2
 80059e2:	b1aa      	cbz	r2, 8005a10 <HAL_UART_Transmit+0x74>
 80059e4:	1c68      	adds	r0, r5, #1
 80059e6:	d124      	bne.n	8005a32 <HAL_UART_Transmit+0x96>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059e8:	69da      	ldr	r2, [r3, #28]
 80059ea:	0612      	lsls	r2, r2, #24
 80059ec:	d5fc      	bpl.n	80059e8 <HAL_UART_Transmit+0x4c>
      if (pdata8bits == NULL)
 80059ee:	f1b8 0f00 	cmp.w	r8, #0
 80059f2:	d024      	beq.n	8005a3e <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80059f4:	f818 2b01 	ldrb.w	r2, [r8], #1
 80059f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 80059fa:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80059fe:	3a01      	subs	r2, #1
 8005a00:	b292      	uxth	r2, r2
 8005a02:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005a06:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8005a0a:	b292      	uxth	r2, r2
 8005a0c:	2a00      	cmp	r2, #0
 8005a0e:	d1e9      	bne.n	80059e4 <HAL_UART_Transmit+0x48>
 8005a10:	1c69      	adds	r1, r5, #1
 8005a12:	d124      	bne.n	8005a5e <HAL_UART_Transmit+0xc2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a14:	69da      	ldr	r2, [r3, #28]
 8005a16:	0652      	lsls	r2, r2, #25
 8005a18:	d5fc      	bpl.n	8005a14 <HAL_UART_Transmit+0x78>
    huart->gState = HAL_UART_STATE_READY;
 8005a1a:	2320      	movs	r3, #32
 8005a1c:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8005a1e:	2000      	movs	r0, #0
 8005a20:	e7c7      	b.n	80059b2 <HAL_UART_Transmit+0x16>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a22:	f7fc ff35 	bl	8002890 <HAL_GetTick>
 8005a26:	1b80      	subs	r0, r0, r6
 8005a28:	4285      	cmp	r5, r0
 8005a2a:	d322      	bcc.n	8005a72 <HAL_UART_Transmit+0xd6>
 8005a2c:	b30d      	cbz	r5, 8005a72 <HAL_UART_Transmit+0xd6>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a32:	69da      	ldr	r2, [r3, #28]
 8005a34:	0617      	lsls	r7, r2, #24
 8005a36:	d5f4      	bpl.n	8005a22 <HAL_UART_Transmit+0x86>
      if (pdata8bits == NULL)
 8005a38:	f1b8 0f00 	cmp.w	r8, #0
 8005a3c:	d1da      	bne.n	80059f4 <HAL_UART_Transmit+0x58>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a3e:	f839 2b02 	ldrh.w	r2, [r9], #2
 8005a42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a46:	e7d7      	b.n	80059f8 <HAL_UART_Transmit+0x5c>
    return HAL_BUSY;
 8005a48:	2002      	movs	r0, #2
}
 8005a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4e:	f7fc ff1f 	bl	8002890 <HAL_GetTick>
 8005a52:	1b83      	subs	r3, r0, r6
 8005a54:	429d      	cmp	r5, r3
 8005a56:	d30c      	bcc.n	8005a72 <HAL_UART_Transmit+0xd6>
 8005a58:	b15d      	cbz	r5, 8005a72 <HAL_UART_Transmit+0xd6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a5a:	6823      	ldr	r3, [r4, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	065b      	lsls	r3, r3, #25
 8005a62:	d5f4      	bpl.n	8005a4e <HAL_UART_Transmit+0xb2>
 8005a64:	e7d9      	b.n	8005a1a <HAL_UART_Transmit+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a66:	6923      	ldr	r3, [r4, #16]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1b6      	bne.n	80059da <HAL_UART_Transmit+0x3e>
 8005a6c:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8005a6e:	4698      	mov	r8, r3
 8005a70:	e7b3      	b.n	80059da <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 8005a72:	2320      	movs	r3, #32
 8005a74:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 8005a76:	2003      	movs	r0, #3
}
 8005a78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005a7c <HAL_UART_Receive>:
{
 8005a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a80:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a82:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 8005a86:	2820      	cmp	r0, #32
 8005a88:	d148      	bne.n	8005b1c <HAL_UART_Receive+0xa0>
    if ((pData == NULL) || (Size == 0U))
 8005a8a:	4689      	mov	r9, r1
 8005a8c:	b109      	cbz	r1, 8005a92 <HAL_UART_Receive+0x16>
 8005a8e:	4616      	mov	r6, r2
 8005a90:	b912      	cbnz	r2, 8005a98 <HAL_UART_Receive+0x1c>
      return  HAL_ERROR;
 8005a92:	2001      	movs	r0, #1
}
 8005a94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a98:	f04f 0800 	mov.w	r8, #0
 8005a9c:	461d      	mov	r5, r3
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a9e:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa0:	f8c4 8084 	str.w	r8, [r4, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005aa4:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa8:	f8c4 8060 	str.w	r8, [r4, #96]	@ 0x60
    tickstart = HAL_GetTick();
 8005aac:	f7fc fef0 	bl	8002890 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8005ab0:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8005ab2:	f8a4 6058 	strh.w	r6, [r4, #88]	@ 0x58
    UART_MASK_COMPUTATION(huart);
 8005ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferCount = Size;
 8005aba:	f8a4 605a 	strh.w	r6, [r4, #90]	@ 0x5a
    tickstart = HAL_GetTick();
 8005abe:	4607      	mov	r7, r0
    UART_MASK_COMPUTATION(huart);
 8005ac0:	d06c      	beq.n	8005b9c <HAL_UART_Receive+0x120>
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f040 8081 	bne.w	8005bca <HAL_UART_Receive+0x14e>
    uhMask = huart->Mask;
 8005ac8:	4698      	mov	r8, r3
    UART_MASK_COMPUTATION(huart);
 8005aca:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	bf0c      	ite	eq
 8005ad0:	26ff      	moveq	r6, #255	@ 0xff
 8005ad2:	267f      	movne	r6, #127	@ 0x7f
    while (huart->RxXferCount > 0U)
 8005ad4:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 8005ad8:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    while (huart->RxXferCount > 0U)
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	b1bb      	cbz	r3, 8005b10 <HAL_UART_Receive+0x94>
 8005ae0:	6823      	ldr	r3, [r4, #0]
 8005ae2:	1c6a      	adds	r2, r5, #1
 8005ae4:	d11d      	bne.n	8005b22 <HAL_UART_Receive+0xa6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ae6:	69da      	ldr	r2, [r3, #28]
 8005ae8:	0690      	lsls	r0, r2, #26
 8005aea:	d5fc      	bpl.n	8005ae6 <HAL_UART_Receive+0x6a>
      if (pdata8bits == NULL)
 8005aec:	f1b9 0f00 	cmp.w	r9, #0
 8005af0:	d05b      	beq.n	8005baa <HAL_UART_Receive+0x12e>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005af2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005af4:	4033      	ands	r3, r6
 8005af6:	f809 3b01 	strb.w	r3, [r9], #1
      huart->RxXferCount--;
 8005afa:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8005afe:	3b01      	subs	r3, #1
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005b06:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1e7      	bne.n	8005ae0 <HAL_UART_Receive+0x64>
    huart->RxState = HAL_UART_STATE_READY;
 8005b10:	2320      	movs	r3, #32
 8005b12:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    return HAL_OK;
 8005b16:	2000      	movs	r0, #0
}
 8005b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8005b1c:	2002      	movs	r0, #2
}
 8005b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b22:	69da      	ldr	r2, [r3, #28]
 8005b24:	0691      	lsls	r1, r2, #26
 8005b26:	d4e1      	bmi.n	8005aec <HAL_UART_Receive+0x70>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b28:	f7fc feb2 	bl	8002890 <HAL_GetTick>
 8005b2c:	1bc0      	subs	r0, r0, r7
 8005b2e:	4285      	cmp	r5, r0
 8005b30:	d32e      	bcc.n	8005b90 <HAL_UART_Receive+0x114>
 8005b32:	b36d      	cbz	r5, 8005b90 <HAL_UART_Receive+0x114>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b34:	6823      	ldr	r3, [r4, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	0750      	lsls	r0, r2, #29
 8005b3a:	d5f2      	bpl.n	8005b22 <HAL_UART_Receive+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b3c:	69da      	ldr	r2, [r3, #28]
 8005b3e:	0711      	lsls	r1, r2, #28
 8005b40:	d459      	bmi.n	8005bf6 <HAL_UART_Receive+0x17a>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b42:	69da      	ldr	r2, [r3, #28]
 8005b44:	0512      	lsls	r2, r2, #20
 8005b46:	d5ec      	bpl.n	8005b22 <HAL_UART_Receive+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b4c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4e:	e853 2f00 	ldrex	r2, [r3]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b52:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b56:	e843 2100 	strex	r1, r2, [r3]
 8005b5a:	2900      	cmp	r1, #0
 8005b5c:	d1f7      	bne.n	8005b4e <HAL_UART_Receive+0xd2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5e:	f103 0208 	add.w	r2, r3, #8
 8005b62:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b66:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6a:	f103 0008 	add.w	r0, r3, #8
 8005b6e:	e840 2100 	strex	r1, r2, [r0]
 8005b72:	2900      	cmp	r1, #0
 8005b74:	d1f3      	bne.n	8005b5e <HAL_UART_Receive+0xe2>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b76:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005b78:	2a01      	cmp	r2, #1
 8005b7a:	d02d      	beq.n	8005bd8 <HAL_UART_Receive+0x15c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7c:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005b7e:	2220      	movs	r2, #32
 8005b80:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b84:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b86:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8005b88:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b8c:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005b90:	2320      	movs	r3, #32
 8005b92:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        return HAL_TIMEOUT;
 8005b96:	2003      	movs	r0, #3
}
 8005b98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 8005b9c:	6923      	ldr	r3, [r4, #16]
 8005b9e:	b9cb      	cbnz	r3, 8005bd4 <HAL_UART_Receive+0x158>
 8005ba0:	46c8      	mov	r8, r9
    uhMask = huart->Mask;
 8005ba2:	f240 16ff 	movw	r6, #511	@ 0x1ff
      pdata8bits  = NULL;
 8005ba6:	4699      	mov	r9, r3
 8005ba8:	e794      	b.n	8005ad4 <HAL_UART_Receive+0x58>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005baa:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8005bac:	4032      	ands	r2, r6
 8005bae:	f828 2b02 	strh.w	r2, [r8], #2
      huart->RxXferCount--;
 8005bb2:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 8005bb6:	3a01      	subs	r2, #1
 8005bb8:	b292      	uxth	r2, r2
 8005bba:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005bbe:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 8005bc2:	b292      	uxth	r2, r2
 8005bc4:	2a00      	cmp	r2, #0
 8005bc6:	d18c      	bne.n	8005ae2 <HAL_UART_Receive+0x66>
 8005bc8:	e7a2      	b.n	8005b10 <HAL_UART_Receive+0x94>
    UART_MASK_COMPUTATION(huart);
 8005bca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bce:	d00c      	beq.n	8005bea <HAL_UART_Receive+0x16e>
    uhMask = huart->Mask;
 8005bd0:	4646      	mov	r6, r8
 8005bd2:	e77f      	b.n	8005ad4 <HAL_UART_Receive+0x58>
 8005bd4:	26ff      	movs	r6, #255	@ 0xff
 8005bd6:	e77d      	b.n	8005ad4 <HAL_UART_Receive+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bdc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be0:	e843 2100 	strex	r1, r2, [r3]
 8005be4:	2900      	cmp	r1, #0
 8005be6:	d1f7      	bne.n	8005bd8 <HAL_UART_Receive+0x15c>
 8005be8:	e7c8      	b.n	8005b7c <HAL_UART_Receive+0x100>
    UART_MASK_COMPUTATION(huart);
 8005bea:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	bf14      	ite	ne
 8005bf0:	263f      	movne	r6, #63	@ 0x3f
 8005bf2:	267f      	moveq	r6, #127	@ 0x7f
 8005bf4:	e76e      	b.n	8005ad4 <HAL_UART_Receive+0x58>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bf6:	2208      	movs	r2, #8
 8005bf8:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfa:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bfe:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c02:	e843 2100 	strex	r1, r2, [r3]
 8005c06:	2900      	cmp	r1, #0
 8005c08:	d1f7      	bne.n	8005bfa <HAL_UART_Receive+0x17e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0a:	f103 0208 	add.w	r2, r3, #8
 8005c0e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c12:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c16:	f103 0008 	add.w	r0, r3, #8
 8005c1a:	e840 2100 	strex	r1, r2, [r0]
 8005c1e:	2900      	cmp	r1, #0
 8005c20:	d1f3      	bne.n	8005c0a <HAL_UART_Receive+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c22:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005c24:	2a01      	cmp	r2, #1
 8005c26:	d00b      	beq.n	8005c40 <HAL_UART_Receive+0x1c4>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c28:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005c2a:	2120      	movs	r1, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c2c:	2208      	movs	r2, #8
  huart->RxState = HAL_UART_STATE_READY;
 8005c2e:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8005c32:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c34:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8005c36:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c3a:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8005c3e:	e7a7      	b.n	8005b90 <HAL_UART_Receive+0x114>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c40:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c44:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c48:	e843 2100 	strex	r1, r2, [r3]
 8005c4c:	2900      	cmp	r1, #0
 8005c4e:	d1f7      	bne.n	8005c40 <HAL_UART_Receive+0x1c4>
 8005c50:	e7ea      	b.n	8005c28 <HAL_UART_Receive+0x1ac>
 8005c52:	bf00      	nop

08005c54 <arm_copy_q15>:
 8005c54:	ea5f 0c92 	movs.w	ip, r2, lsr #2
 8005c58:	d041      	beq.n	8005cde <arm_copy_q15+0x8a>
 8005c5a:	1dc3      	adds	r3, r0, #7
 8005c5c:	1a5b      	subs	r3, r3, r1
 8005c5e:	b4f0      	push	{r4, r5, r6, r7}
 8005c60:	ea41 0400 	orr.w	r4, r1, r0
 8005c64:	2b0e      	cmp	r3, #14
 8005c66:	f3c4 0402 	ubfx	r4, r4, #0, #3
 8005c6a:	bf94      	ite	ls
 8005c6c:	2300      	movls	r3, #0
 8005c6e:	2301      	movhi	r3, #1
 8005c70:	2c00      	cmp	r4, #0
 8005c72:	bf18      	it	ne
 8005c74:	2300      	movne	r3, #0
 8005c76:	b323      	cbz	r3, 8005cc2 <arm_copy_q15+0x6e>
 8005c78:	f10c 33ff 	add.w	r3, ip, #4294967295
 8005c7c:	2b04      	cmp	r3, #4
 8005c7e:	d920      	bls.n	8005cc2 <arm_copy_q15+0x6e>
 8005c80:	f1a0 0508 	sub.w	r5, r0, #8
 8005c84:	460c      	mov	r4, r1
 8005c86:	2300      	movs	r3, #0
 8005c88:	e9f5 6702 	ldrd	r6, r7, [r5, #8]!
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	459c      	cmp	ip, r3
 8005c90:	e8e4 6702 	strd	r6, r7, [r4], #8
 8005c94:	d1f8      	bne.n	8005c88 <arm_copy_q15+0x34>
 8005c96:	f012 0203 	ands.w	r2, r2, #3
 8005c9a:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8005c9e:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
 8005ca2:	d00c      	beq.n	8005cbe <arm_copy_q15+0x6a>
 8005ca4:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005ca8:	800b      	strh	r3, [r1, #0]
 8005caa:	3a01      	subs	r2, #1
 8005cac:	d007      	beq.n	8005cbe <arm_copy_q15+0x6a>
 8005cae:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8005cb2:	804b      	strh	r3, [r1, #2]
 8005cb4:	2a01      	cmp	r2, #1
 8005cb6:	bf1c      	itt	ne
 8005cb8:	f9b0 3004 	ldrshne.w	r3, [r0, #4]
 8005cbc:	808b      	strhne	r3, [r1, #4]
 8005cbe:	bcf0      	pop	{r4, r5, r6, r7}
 8005cc0:	4770      	bx	lr
 8005cc2:	460c      	mov	r4, r1
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	4665      	mov	r5, ip
 8005cc8:	681e      	ldr	r6, [r3, #0]
 8005cca:	6026      	str	r6, [r4, #0]
 8005ccc:	685e      	ldr	r6, [r3, #4]
 8005cce:	6066      	str	r6, [r4, #4]
 8005cd0:	3d01      	subs	r5, #1
 8005cd2:	f103 0308 	add.w	r3, r3, #8
 8005cd6:	f104 0408 	add.w	r4, r4, #8
 8005cda:	d1f5      	bne.n	8005cc8 <arm_copy_q15+0x74>
 8005cdc:	e7db      	b.n	8005c96 <arm_copy_q15+0x42>
 8005cde:	f012 0203 	ands.w	r2, r2, #3
 8005ce2:	d00d      	beq.n	8005d00 <arm_copy_q15+0xac>
 8005ce4:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005ce8:	800b      	strh	r3, [r1, #0]
 8005cea:	3a01      	subs	r2, #1
 8005cec:	d008      	beq.n	8005d00 <arm_copy_q15+0xac>
 8005cee:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8005cf2:	804b      	strh	r3, [r1, #2]
 8005cf4:	2a01      	cmp	r2, #1
 8005cf6:	d003      	beq.n	8005d00 <arm_copy_q15+0xac>
 8005cf8:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8005cfc:	808b      	strh	r3, [r1, #4]
 8005cfe:	4770      	bx	lr
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop

08005d04 <arm_split_rfft_q15>:
 8005d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d08:	b083      	sub	sp, #12
 8005d0a:	f101 4580 	add.w	r5, r1, #1073741824	@ 0x40000000
 8005d0e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005d10:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8005d12:	3d01      	subs	r5, #1
 8005d14:	eb04 06c1 	add.w	r6, r4, r1, lsl #3
 8005d18:	00ac      	lsls	r4, r5, #2
 8005d1a:	9401      	str	r4, [sp, #4]
 8005d1c:	1e4c      	subs	r4, r1, #1
 8005d1e:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8005d22:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8005d26:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8005d2a:	d02d      	beq.n	8005d88 <arm_split_rfft_q15+0x84>
 8005d2c:	2f01      	cmp	r7, #1
 8005d2e:	f1a6 0c04 	sub.w	ip, r6, #4
 8005d32:	f100 0604 	add.w	r6, r0, #4
 8005d36:	d13e      	bne.n	8005db6 <arm_split_rfft_q15+0xb2>
 8005d38:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8005d3a:	f1ac 0104 	sub.w	r1, ip, #4
 8005d3e:	f107 0808 	add.w	r8, r7, #8
 8005d42:	f856 7b04 	ldr.w	r7, [r6], #4
 8005d46:	f852 9b04 	ldr.w	r9, [r2], #4
 8005d4a:	fb47 fc09 	smusd	ip, r7, r9
 8005d4e:	f855 e904 	ldr.w	lr, [r5], #-4
 8005d52:	f853 ab04 	ldr.w	sl, [r3], #4
 8005d56:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8005d5a:	fb4e fe1a 	smusdx	lr, lr, sl
 8005d5e:	fb27 e719 	smladx	r7, r7, r9, lr
 8005d62:	143f      	asrs	r7, r7, #16
 8005d64:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8005d68:	f1c7 0e00 	rsb	lr, r7, #0
 8005d6c:	3c01      	subs	r4, #1
 8005d6e:	f828 7c02 	strh.w	r7, [r8, #-2]
 8005d72:	f828 cc04 	strh.w	ip, [r8, #-4]
 8005d76:	f1a1 0104 	sub.w	r1, r1, #4
 8005d7a:	f8a1 e00a 	strh.w	lr, [r1, #10]
 8005d7e:	f8a1 c008 	strh.w	ip, [r1, #8]
 8005d82:	f108 0804 	add.w	r8, r8, #4
 8005d86:	d1dc      	bne.n	8005d42 <arm_split_rfft_q15+0x3e>
 8005d88:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 8005d8c:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005d90:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005d92:	9a01      	ldr	r2, [sp, #4]
 8005d94:	1a5b      	subs	r3, r3, r1
 8005d96:	4422      	add	r2, r4
 8005d98:	2100      	movs	r1, #0
 8005d9a:	105b      	asrs	r3, r3, #1
 8005d9c:	8093      	strh	r3, [r2, #4]
 8005d9e:	80d1      	strh	r1, [r2, #6]
 8005da0:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005da4:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8005da8:	8061      	strh	r1, [r4, #2]
 8005daa:	4413      	add	r3, r2
 8005dac:	105b      	asrs	r3, r3, #1
 8005dae:	8023      	strh	r3, [r4, #0]
 8005db0:	b003      	add	sp, #12
 8005db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db6:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8005dba:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8005dbc:	f1ac 0104 	sub.w	r1, ip, #4
 8005dc0:	f107 0808 	add.w	r8, r7, #8
 8005dc4:	f856 7b04 	ldr.w	r7, [r6], #4
 8005dc8:	f8d2 9000 	ldr.w	r9, [r2]
 8005dcc:	fb47 fc09 	smusd	ip, r7, r9
 8005dd0:	f855 e904 	ldr.w	lr, [r5], #-4
 8005dd4:	f8d3 a000 	ldr.w	sl, [r3]
 8005dd8:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8005ddc:	fb4e fe1a 	smusdx	lr, lr, sl
 8005de0:	fb27 e719 	smladx	r7, r7, r9, lr
 8005de4:	143f      	asrs	r7, r7, #16
 8005de6:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8005dea:	f1c7 0e00 	rsb	lr, r7, #0
 8005dee:	3c01      	subs	r4, #1
 8005df0:	f828 7c02 	strh.w	r7, [r8, #-2]
 8005df4:	f828 cc04 	strh.w	ip, [r8, #-4]
 8005df8:	445b      	add	r3, fp
 8005dfa:	f8a1 e006 	strh.w	lr, [r1, #6]
 8005dfe:	f8a1 c004 	strh.w	ip, [r1, #4]
 8005e02:	445a      	add	r2, fp
 8005e04:	f108 0804 	add.w	r8, r8, #4
 8005e08:	f1a1 0104 	sub.w	r1, r1, #4
 8005e0c:	d1da      	bne.n	8005dc4 <arm_split_rfft_q15+0xc0>
 8005e0e:	e7bb      	b.n	8005d88 <arm_split_rfft_q15+0x84>

08005e10 <arm_rfft_q15>:
 8005e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e14:	f890 e004 	ldrb.w	lr, [r0, #4]
 8005e18:	6806      	ldr	r6, [r0, #0]
 8005e1a:	f1be 0f01 	cmp.w	lr, #1
 8005e1e:	4604      	mov	r4, r0
 8005e20:	b083      	sub	sp, #12
 8005e22:	6940      	ldr	r0, [r0, #20]
 8005e24:	4615      	mov	r5, r2
 8005e26:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005e2a:	460f      	mov	r7, r1
 8005e2c:	d00f      	beq.n	8005e4e <arm_rfft_q15+0x3e>
 8005e2e:	7963      	ldrb	r3, [r4, #5]
 8005e30:	4672      	mov	r2, lr
 8005e32:	f000 fbe5 	bl	8006600 <arm_cfft_q15>
 8005e36:	68a3      	ldr	r3, [r4, #8]
 8005e38:	9301      	str	r3, [sp, #4]
 8005e3a:	9500      	str	r5, [sp, #0]
 8005e3c:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 8005e40:	4631      	mov	r1, r6
 8005e42:	4638      	mov	r0, r7
 8005e44:	f7ff ff5e 	bl	8005d04 <arm_split_rfft_q15>
 8005e48:	b003      	add	sp, #12
 8005e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4e:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8005e52:	68a2      	ldr	r2, [r4, #8]
 8005e54:	eb07 0c86 	add.w	ip, r7, r6, lsl #2
 8005e58:	b30e      	cbz	r6, 8005e9e <arm_rfft_q15+0x8e>
 8005e5a:	2a01      	cmp	r2, #1
 8005e5c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8005e60:	d132      	bne.n	8005ec8 <arm_rfft_q15+0xb8>
 8005e62:	46a9      	mov	r9, r5
 8005e64:	f85c 8904 	ldr.w	r8, [ip], #-4
 8005e68:	f851 2b04 	ldr.w	r2, [r1], #4
 8005e6c:	fb48 fa02 	smusd	sl, r8, r2
 8005e70:	f857 bb04 	ldr.w	fp, [r7], #4
 8005e74:	f853 eb04 	ldr.w	lr, [r3], #4
 8005e78:	fb2b aa0e 	smlad	sl, fp, lr, sl
 8005e7c:	fb28 f812 	smuadx	r8, r8, r2
 8005e80:	f1c8 0200 	rsb	r2, r8, #0
 8005e84:	fb4e 2e1b 	smlsdx	lr, lr, fp, r2
 8005e88:	ea4f 421e 	mov.w	r2, lr, lsr #16
 8005e8c:	0412      	lsls	r2, r2, #16
 8005e8e:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8005e92:	3e01      	subs	r6, #1
 8005e94:	f849 2b04 	str.w	r2, [r9], #4
 8005e98:	d1e4      	bne.n	8005e64 <arm_rfft_q15+0x54>
 8005e9a:	f894 e004 	ldrb.w	lr, [r4, #4]
 8005e9e:	7963      	ldrb	r3, [r4, #5]
 8005ea0:	4672      	mov	r2, lr
 8005ea2:	4629      	mov	r1, r5
 8005ea4:	f000 fbac 	bl	8006600 <arm_cfft_q15>
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d0cc      	beq.n	8005e48 <arm_rfft_q15+0x38>
 8005eae:	3d02      	subs	r5, #2
 8005eb0:	2100      	movs	r1, #0
 8005eb2:	f935 3f02 	ldrsh.w	r3, [r5, #2]!
 8005eb6:	005b      	lsls	r3, r3, #1
 8005eb8:	802b      	strh	r3, [r5, #0]
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	3101      	adds	r1, #1
 8005ebe:	428b      	cmp	r3, r1
 8005ec0:	d8f7      	bhi.n	8005eb2 <arm_rfft_q15+0xa2>
 8005ec2:	b003      	add	sp, #12
 8005ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec8:	ee07 0a90 	vmov	s15, r0
 8005ecc:	46a8      	mov	r8, r5
 8005ece:	f85c e904 	ldr.w	lr, [ip], #-4
 8005ed2:	6808      	ldr	r0, [r1, #0]
 8005ed4:	fb4e f900 	smusd	r9, lr, r0
 8005ed8:	f857 ab04 	ldr.w	sl, [r7], #4
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	fb2a 9902 	smlad	r9, sl, r2, r9
 8005ee2:	fb2e fe10 	smuadx	lr, lr, r0
 8005ee6:	f1ce 0e00 	rsb	lr, lr, #0
 8005eea:	fb42 e21a 	smlsdx	r2, r2, sl, lr
 8005eee:	0c12      	lsrs	r2, r2, #16
 8005ef0:	0412      	lsls	r2, r2, #16
 8005ef2:	ea42 4219 	orr.w	r2, r2, r9, lsr #16
 8005ef6:	3e01      	subs	r6, #1
 8005ef8:	f848 2b04 	str.w	r2, [r8], #4
 8005efc:	4459      	add	r1, fp
 8005efe:	445b      	add	r3, fp
 8005f00:	d1e5      	bne.n	8005ece <arm_rfft_q15+0xbe>
 8005f02:	ee17 0a90 	vmov	r0, s15
 8005f06:	e7c8      	b.n	8005e9a <arm_rfft_q15+0x8a>

08005f08 <arm_rfft_init_q15>:
 8005f08:	b430      	push	{r4, r5}
 8005f0a:	b289      	uxth	r1, r1
 8005f0c:	4d31      	ldr	r5, [pc, #196]	@ (8005fd4 <arm_rfft_init_q15+0xcc>)
 8005f0e:	4c32      	ldr	r4, [pc, #200]	@ (8005fd8 <arm_rfft_init_q15+0xd0>)
 8005f10:	6001      	str	r1, [r0, #0]
 8005f12:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8005f16:	e9c0 5403 	strd	r5, r4, [r0, #12]
 8005f1a:	7102      	strb	r2, [r0, #4]
 8005f1c:	7143      	strb	r3, [r0, #5]
 8005f1e:	d053      	beq.n	8005fc8 <arm_rfft_init_q15+0xc0>
 8005f20:	d91a      	bls.n	8005f58 <arm_rfft_init_q15+0x50>
 8005f22:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005f26:	d033      	beq.n	8005f90 <arm_rfft_init_q15+0x88>
 8005f28:	d909      	bls.n	8005f3e <arm_rfft_init_q15+0x36>
 8005f2a:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005f2e:	d12b      	bne.n	8005f88 <arm_rfft_init_q15+0x80>
 8005f30:	4b2a      	ldr	r3, [pc, #168]	@ (8005fdc <arm_rfft_init_q15+0xd4>)
 8005f32:	6143      	str	r3, [r0, #20]
 8005f34:	2201      	movs	r2, #1
 8005f36:	6082      	str	r2, [r0, #8]
 8005f38:	2000      	movs	r0, #0
 8005f3a:	bc30      	pop	{r4, r5}
 8005f3c:	4770      	bx	lr
 8005f3e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005f42:	d02c      	beq.n	8005f9e <arm_rfft_init_q15+0x96>
 8005f44:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005f48:	d11e      	bne.n	8005f88 <arm_rfft_init_q15+0x80>
 8005f4a:	4b25      	ldr	r3, [pc, #148]	@ (8005fe0 <arm_rfft_init_q15+0xd8>)
 8005f4c:	6143      	str	r3, [r0, #20]
 8005f4e:	2204      	movs	r2, #4
 8005f50:	6082      	str	r2, [r0, #8]
 8005f52:	bc30      	pop	{r4, r5}
 8005f54:	2000      	movs	r0, #0
 8005f56:	4770      	bx	lr
 8005f58:	2980      	cmp	r1, #128	@ 0x80
 8005f5a:	d027      	beq.n	8005fac <arm_rfft_init_q15+0xa4>
 8005f5c:	d909      	bls.n	8005f72 <arm_rfft_init_q15+0x6a>
 8005f5e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005f62:	d111      	bne.n	8005f88 <arm_rfft_init_q15+0x80>
 8005f64:	4b1f      	ldr	r3, [pc, #124]	@ (8005fe4 <arm_rfft_init_q15+0xdc>)
 8005f66:	6143      	str	r3, [r0, #20]
 8005f68:	2220      	movs	r2, #32
 8005f6a:	6082      	str	r2, [r0, #8]
 8005f6c:	bc30      	pop	{r4, r5}
 8005f6e:	2000      	movs	r0, #0
 8005f70:	4770      	bx	lr
 8005f72:	2920      	cmp	r1, #32
 8005f74:	d021      	beq.n	8005fba <arm_rfft_init_q15+0xb2>
 8005f76:	2940      	cmp	r1, #64	@ 0x40
 8005f78:	d106      	bne.n	8005f88 <arm_rfft_init_q15+0x80>
 8005f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005fe8 <arm_rfft_init_q15+0xe0>)
 8005f7c:	6143      	str	r3, [r0, #20]
 8005f7e:	2280      	movs	r2, #128	@ 0x80
 8005f80:	6082      	str	r2, [r0, #8]
 8005f82:	bc30      	pop	{r4, r5}
 8005f84:	2000      	movs	r0, #0
 8005f86:	4770      	bx	lr
 8005f88:	f04f 30ff 	mov.w	r0, #4294967295
 8005f8c:	bc30      	pop	{r4, r5}
 8005f8e:	4770      	bx	lr
 8005f90:	4b16      	ldr	r3, [pc, #88]	@ (8005fec <arm_rfft_init_q15+0xe4>)
 8005f92:	6143      	str	r3, [r0, #20]
 8005f94:	2202      	movs	r2, #2
 8005f96:	6082      	str	r2, [r0, #8]
 8005f98:	bc30      	pop	{r4, r5}
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	4770      	bx	lr
 8005f9e:	4b14      	ldr	r3, [pc, #80]	@ (8005ff0 <arm_rfft_init_q15+0xe8>)
 8005fa0:	6143      	str	r3, [r0, #20]
 8005fa2:	2208      	movs	r2, #8
 8005fa4:	6082      	str	r2, [r0, #8]
 8005fa6:	bc30      	pop	{r4, r5}
 8005fa8:	2000      	movs	r0, #0
 8005faa:	4770      	bx	lr
 8005fac:	4b11      	ldr	r3, [pc, #68]	@ (8005ff4 <arm_rfft_init_q15+0xec>)
 8005fae:	6143      	str	r3, [r0, #20]
 8005fb0:	2240      	movs	r2, #64	@ 0x40
 8005fb2:	6082      	str	r2, [r0, #8]
 8005fb4:	bc30      	pop	{r4, r5}
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	4770      	bx	lr
 8005fba:	4b0f      	ldr	r3, [pc, #60]	@ (8005ff8 <arm_rfft_init_q15+0xf0>)
 8005fbc:	6143      	str	r3, [r0, #20]
 8005fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005fc2:	6082      	str	r2, [r0, #8]
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	e7b8      	b.n	8005f3a <arm_rfft_init_q15+0x32>
 8005fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8005ffc <arm_rfft_init_q15+0xf4>)
 8005fca:	6143      	str	r3, [r0, #20]
 8005fcc:	2210      	movs	r2, #16
 8005fce:	6082      	str	r2, [r0, #8]
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	e7b2      	b.n	8005f3a <arm_rfft_init_q15+0x32>
 8005fd4:	0800cb48 	.word	0x0800cb48
 8005fd8:	08010b48 	.word	0x08010b48
 8005fdc:	08008d20 	.word	0x08008d20
 8005fe0:	08008cc0 	.word	0x08008cc0
 8005fe4:	08008cd0 	.word	0x08008cd0
 8005fe8:	08008d10 	.word	0x08008d10
 8005fec:	08008cf0 	.word	0x08008cf0
 8005ff0:	08008d30 	.word	0x08008d30
 8005ff4:	08008d40 	.word	0x08008d40
 8005ff8:	08008ce0 	.word	0x08008ce0
 8005ffc:	08008d00 	.word	0x08008d00

08006000 <arm_cmplx_mag_q15>:
 8006000:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006004:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8006008:	4617      	mov	r7, r2
 800600a:	4680      	mov	r8, r0
 800600c:	460e      	mov	r6, r1
 800600e:	d029      	beq.n	8006064 <arm_cmplx_mag_q15+0x64>
 8006010:	4605      	mov	r5, r0
 8006012:	46ca      	mov	sl, r9
 8006014:	460c      	mov	r4, r1
 8006016:	6828      	ldr	r0, [r5, #0]
 8006018:	fb20 f000 	smuad	r0, r0, r0
 800601c:	4621      	mov	r1, r4
 800601e:	1440      	asrs	r0, r0, #17
 8006020:	f000 f832 	bl	8006088 <arm_sqrt_q15>
 8006024:	6868      	ldr	r0, [r5, #4]
 8006026:	fb20 f000 	smuad	r0, r0, r0
 800602a:	1ca1      	adds	r1, r4, #2
 800602c:	1440      	asrs	r0, r0, #17
 800602e:	f000 f82b 	bl	8006088 <arm_sqrt_q15>
 8006032:	68a8      	ldr	r0, [r5, #8]
 8006034:	fb20 f000 	smuad	r0, r0, r0
 8006038:	1d21      	adds	r1, r4, #4
 800603a:	1440      	asrs	r0, r0, #17
 800603c:	f000 f824 	bl	8006088 <arm_sqrt_q15>
 8006040:	3510      	adds	r5, #16
 8006042:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8006046:	fb23 f303 	smuad	r3, r3, r3
 800604a:	1da1      	adds	r1, r4, #6
 800604c:	1458      	asrs	r0, r3, #17
 800604e:	f000 f81b 	bl	8006088 <arm_sqrt_q15>
 8006052:	f1ba 0a01 	subs.w	sl, sl, #1
 8006056:	f104 0408 	add.w	r4, r4, #8
 800605a:	d1dc      	bne.n	8006016 <arm_cmplx_mag_q15+0x16>
 800605c:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 8006060:	eb08 1809 	add.w	r8, r8, r9, lsl #4
 8006064:	f017 0703 	ands.w	r7, r7, #3
 8006068:	d00c      	beq.n	8006084 <arm_cmplx_mag_q15+0x84>
 800606a:	eb06 0747 	add.w	r7, r6, r7, lsl #1
 800606e:	f858 0b04 	ldr.w	r0, [r8], #4
 8006072:	fb20 f000 	smuad	r0, r0, r0
 8006076:	4631      	mov	r1, r6
 8006078:	1440      	asrs	r0, r0, #17
 800607a:	3602      	adds	r6, #2
 800607c:	f000 f804 	bl	8006088 <arm_sqrt_q15>
 8006080:	42be      	cmp	r6, r7
 8006082:	d1f4      	bne.n	800606e <arm_cmplx_mag_q15+0x6e>
 8006084:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006088 <arm_sqrt_q15>:
 8006088:	2800      	cmp	r0, #0
 800608a:	dd5c      	ble.n	8006146 <arm_sqrt_q15+0xbe>
 800608c:	fab0 f280 	clz	r2, r0
 8006090:	3a11      	subs	r2, #17
 8006092:	b470      	push	{r4, r5, r6}
 8006094:	b294      	uxth	r4, r2
 8006096:	f012 0201 	ands.w	r2, r2, #1
 800609a:	bf1a      	itte	ne
 800609c:	f104 33ff 	addne.w	r3, r4, #4294967295
 80060a0:	4098      	lslne	r0, r3
 80060a2:	40a0      	lsleq	r0, r4
 80060a4:	b200      	sxth	r0, r0
 80060a6:	ee07 0a90 	vmov	s15, r0
 80060aa:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 80060ae:	4b28      	ldr	r3, [pc, #160]	@ (8006150 <arm_sqrt_q15+0xc8>)
 80060b0:	ee17 5a90 	vmov	r5, s15
 80060b4:	eba3 0365 	sub.w	r3, r3, r5, asr #1
 80060b8:	ee07 3a90 	vmov	s15, r3
 80060bc:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 80060c0:	1046      	asrs	r6, r0, #1
 80060c2:	ee17 3a90 	vmov	r3, s15
 80060c6:	b21b      	sxth	r3, r3
 80060c8:	fb03 f503 	mul.w	r5, r3, r3
 80060cc:	13ed      	asrs	r5, r5, #15
 80060ce:	fb15 f506 	smulbb	r5, r5, r6
 80060d2:	13ed      	asrs	r5, r5, #15
 80060d4:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 80060d8:	fb03 f305 	mul.w	r3, r3, r5
 80060dc:	f343 334f 	sbfx	r3, r3, #13, #16
 80060e0:	f023 0303 	bic.w	r3, r3, #3
 80060e4:	fb03 f503 	mul.w	r5, r3, r3
 80060e8:	13ed      	asrs	r5, r5, #15
 80060ea:	fb15 f506 	smulbb	r5, r5, r6
 80060ee:	13ed      	asrs	r5, r5, #15
 80060f0:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 80060f4:	fb03 f305 	mul.w	r3, r3, r5
 80060f8:	f343 334f 	sbfx	r3, r3, #13, #16
 80060fc:	f023 0303 	bic.w	r3, r3, #3
 8006100:	fb03 f503 	mul.w	r5, r3, r3
 8006104:	13ed      	asrs	r5, r5, #15
 8006106:	fb15 f506 	smulbb	r5, r5, r6
 800610a:	13ed      	asrs	r5, r5, #15
 800610c:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8006110:	fb03 f305 	mul.w	r3, r3, r5
 8006114:	13db      	asrs	r3, r3, #15
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	fb13 f300 	smulbb	r3, r3, r0
 800611c:	f343 338f 	sbfx	r3, r3, #14, #16
 8006120:	f023 0301 	bic.w	r3, r3, #1
 8006124:	b13a      	cbz	r2, 8006136 <arm_sqrt_q15+0xae>
 8006126:	3c01      	subs	r4, #1
 8006128:	1064      	asrs	r4, r4, #1
 800612a:	4123      	asrs	r3, r4
 800612c:	b21b      	sxth	r3, r3
 800612e:	2000      	movs	r0, #0
 8006130:	bc70      	pop	{r4, r5, r6}
 8006132:	800b      	strh	r3, [r1, #0]
 8006134:	4770      	bx	lr
 8006136:	f344 044e 	sbfx	r4, r4, #1, #15
 800613a:	4123      	asrs	r3, r4
 800613c:	b21b      	sxth	r3, r3
 800613e:	2000      	movs	r0, #0
 8006140:	bc70      	pop	{r4, r5, r6}
 8006142:	800b      	strh	r3, [r1, #0]
 8006144:	4770      	bx	lr
 8006146:	2300      	movs	r3, #0
 8006148:	800b      	strh	r3, [r1, #0]
 800614a:	f04f 30ff 	mov.w	r0, #4294967295
 800614e:	4770      	bx	lr
 8006150:	5f3759df 	.word	0x5f3759df

08006154 <arm_shift_q15>:
 8006154:	2900      	cmp	r1, #0
 8006156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800615a:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800615e:	db4a      	blt.n	80061f6 <arm_shift_q15+0xa2>
 8006160:	f1bc 0f00 	cmp.w	ip, #0
 8006164:	d02b      	beq.n	80061be <arm_shift_q15+0x6a>
 8006166:	f100 0508 	add.w	r5, r0, #8
 800616a:	4616      	mov	r6, r2
 800616c:	4667      	mov	r7, ip
 800616e:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 8006172:	408c      	lsls	r4, r1
 8006174:	f304 040f 	ssat	r4, #16, r4
 8006178:	f935 ec06 	ldrsh.w	lr, [r5, #-6]
 800617c:	fa0e fe01 	lsl.w	lr, lr, r1
 8006180:	f30e 0e0f 	ssat	lr, #16, lr
 8006184:	b2a4      	uxth	r4, r4
 8006186:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800618a:	6034      	str	r4, [r6, #0]
 800618c:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 8006190:	408c      	lsls	r4, r1
 8006192:	f304 040f 	ssat	r4, #16, r4
 8006196:	f935 ec02 	ldrsh.w	lr, [r5, #-2]
 800619a:	fa0e fe01 	lsl.w	lr, lr, r1
 800619e:	f30e 0e0f 	ssat	lr, #16, lr
 80061a2:	b2a4      	uxth	r4, r4
 80061a4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80061a8:	3f01      	subs	r7, #1
 80061aa:	6074      	str	r4, [r6, #4]
 80061ac:	f105 0508 	add.w	r5, r5, #8
 80061b0:	f106 0608 	add.w	r6, r6, #8
 80061b4:	d1db      	bne.n	800616e <arm_shift_q15+0x1a>
 80061b6:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 80061ba:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80061be:	f013 0303 	ands.w	r3, r3, #3
 80061c2:	d016      	beq.n	80061f2 <arm_shift_q15+0x9e>
 80061c4:	f9b0 4000 	ldrsh.w	r4, [r0]
 80061c8:	408c      	lsls	r4, r1
 80061ca:	f304 040f 	ssat	r4, #16, r4
 80061ce:	3b01      	subs	r3, #1
 80061d0:	8014      	strh	r4, [r2, #0]
 80061d2:	d00e      	beq.n	80061f2 <arm_shift_q15+0x9e>
 80061d4:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 80061d8:	408c      	lsls	r4, r1
 80061da:	f304 040f 	ssat	r4, #16, r4
 80061de:	2b01      	cmp	r3, #1
 80061e0:	8054      	strh	r4, [r2, #2]
 80061e2:	d006      	beq.n	80061f2 <arm_shift_q15+0x9e>
 80061e4:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 80061e8:	fa03 f101 	lsl.w	r1, r3, r1
 80061ec:	f301 010f 	ssat	r1, #16, r1
 80061f0:	8091      	strh	r1, [r2, #4]
 80061f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061f6:	f1bc 0f00 	cmp.w	ip, #0
 80061fa:	d025      	beq.n	8006248 <arm_shift_q15+0xf4>
 80061fc:	424f      	negs	r7, r1
 80061fe:	f100 0508 	add.w	r5, r0, #8
 8006202:	4616      	mov	r6, r2
 8006204:	46e6      	mov	lr, ip
 8006206:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 800620a:	f935 8c06 	ldrsh.w	r8, [r5, #-6]
 800620e:	413c      	asrs	r4, r7
 8006210:	fa48 f807 	asr.w	r8, r8, r7
 8006214:	b2a4      	uxth	r4, r4
 8006216:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800621a:	6034      	str	r4, [r6, #0]
 800621c:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 8006220:	f935 8c02 	ldrsh.w	r8, [r5, #-2]
 8006224:	413c      	asrs	r4, r7
 8006226:	b2a4      	uxth	r4, r4
 8006228:	fa48 f807 	asr.w	r8, r8, r7
 800622c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8006230:	f1be 0e01 	subs.w	lr, lr, #1
 8006234:	6074      	str	r4, [r6, #4]
 8006236:	f105 0508 	add.w	r5, r5, #8
 800623a:	f106 0608 	add.w	r6, r6, #8
 800623e:	d1e2      	bne.n	8006206 <arm_shift_q15+0xb2>
 8006240:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8006244:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8006248:	f013 0303 	ands.w	r3, r3, #3
 800624c:	d0d1      	beq.n	80061f2 <arm_shift_q15+0x9e>
 800624e:	f9b0 4000 	ldrsh.w	r4, [r0]
 8006252:	4249      	negs	r1, r1
 8006254:	410c      	asrs	r4, r1
 8006256:	3b01      	subs	r3, #1
 8006258:	8014      	strh	r4, [r2, #0]
 800625a:	d0ca      	beq.n	80061f2 <arm_shift_q15+0x9e>
 800625c:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006260:	2b01      	cmp	r3, #1
 8006262:	fa44 f401 	asr.w	r4, r4, r1
 8006266:	8054      	strh	r4, [r2, #2]
 8006268:	d0c3      	beq.n	80061f2 <arm_shift_q15+0x9e>
 800626a:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800626e:	fa43 f101 	asr.w	r1, r3, r1
 8006272:	8091      	strh	r1, [r2, #4]
 8006274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006278 <arm_mult_q15>:
 8006278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800627c:	ea5f 0893 	movs.w	r8, r3, lsr #2
 8006280:	d037      	beq.n	80062f2 <arm_mult_q15+0x7a>
 8006282:	4694      	mov	ip, r2
 8006284:	460f      	mov	r7, r1
 8006286:	4606      	mov	r6, r0
 8006288:	46c6      	mov	lr, r8
 800628a:	f8d6 a000 	ldr.w	sl, [r6]
 800628e:	683d      	ldr	r5, [r7, #0]
 8006290:	6874      	ldr	r4, [r6, #4]
 8006292:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8006296:	fb15 f93a 	smultt	r9, r5, sl
 800629a:	ea4f 39e9 	mov.w	r9, r9, asr #15
 800629e:	3608      	adds	r6, #8
 80062a0:	3708      	adds	r7, #8
 80062a2:	f309 090f 	ssat	r9, #16, r9
 80062a6:	fb1a fa05 	smulbb	sl, sl, r5
 80062aa:	ea4f 3aea 	mov.w	sl, sl, asr #15
 80062ae:	f30a 0a0f 	ssat	sl, #16, sl
 80062b2:	fb1b f534 	smultt	r5, fp, r4
 80062b6:	13ed      	asrs	r5, r5, #15
 80062b8:	f305 050f 	ssat	r5, #16, r5
 80062bc:	fb14 f40b 	smulbb	r4, r4, fp
 80062c0:	13e4      	asrs	r4, r4, #15
 80062c2:	f304 040f 	ssat	r4, #16, r4
 80062c6:	fa1f fa8a 	uxth.w	sl, sl
 80062ca:	b2a4      	uxth	r4, r4
 80062cc:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
 80062d0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80062d4:	f1be 0e01 	subs.w	lr, lr, #1
 80062d8:	f8cc 9000 	str.w	r9, [ip]
 80062dc:	f8cc 4004 	str.w	r4, [ip, #4]
 80062e0:	f10c 0c08 	add.w	ip, ip, #8
 80062e4:	d1d1      	bne.n	800628a <arm_mult_q15+0x12>
 80062e6:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 80062ea:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80062ee:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80062f2:	f013 0303 	ands.w	r3, r3, #3
 80062f6:	d01b      	beq.n	8006330 <arm_mult_q15+0xb8>
 80062f8:	880c      	ldrh	r4, [r1, #0]
 80062fa:	8805      	ldrh	r5, [r0, #0]
 80062fc:	fb14 f405 	smulbb	r4, r4, r5
 8006300:	13e4      	asrs	r4, r4, #15
 8006302:	f304 040f 	ssat	r4, #16, r4
 8006306:	3b01      	subs	r3, #1
 8006308:	8014      	strh	r4, [r2, #0]
 800630a:	d011      	beq.n	8006330 <arm_mult_q15+0xb8>
 800630c:	884c      	ldrh	r4, [r1, #2]
 800630e:	8845      	ldrh	r5, [r0, #2]
 8006310:	fb14 f405 	smulbb	r4, r4, r5
 8006314:	13e4      	asrs	r4, r4, #15
 8006316:	f304 040f 	ssat	r4, #16, r4
 800631a:	2b01      	cmp	r3, #1
 800631c:	8054      	strh	r4, [r2, #2]
 800631e:	d007      	beq.n	8006330 <arm_mult_q15+0xb8>
 8006320:	8883      	ldrh	r3, [r0, #4]
 8006322:	8889      	ldrh	r1, [r1, #4]
 8006324:	fb13 f301 	smulbb	r3, r3, r1
 8006328:	13db      	asrs	r3, r3, #15
 800632a:	f303 030f 	ssat	r3, #16, r3
 800632e:	8093      	strh	r3, [r2, #4]
 8006330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006334 <arm_dot_prod_q15>:
 8006334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006338:	ea5f 0992 	movs.w	r9, r2, lsr #2
 800633c:	d036      	beq.n	80063ac <arm_dot_prod_q15+0x78>
 800633e:	468e      	mov	lr, r1
 8006340:	4684      	mov	ip, r0
 8006342:	46c8      	mov	r8, r9
 8006344:	2600      	movs	r6, #0
 8006346:	2700      	movs	r7, #0
 8006348:	f8dc a000 	ldr.w	sl, [ip]
 800634c:	f8de b000 	ldr.w	fp, [lr]
 8006350:	4635      	mov	r5, r6
 8006352:	463c      	mov	r4, r7
 8006354:	fbca 54cb 	smlald	r5, r4, sl, fp
 8006358:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800635c:	f8de 7004 	ldr.w	r7, [lr, #4]
 8006360:	f10c 0c08 	add.w	ip, ip, #8
 8006364:	f10e 0e08 	add.w	lr, lr, #8
 8006368:	fbc6 54c7 	smlald	r5, r4, r6, r7
 800636c:	f1b8 0801 	subs.w	r8, r8, #1
 8006370:	462e      	mov	r6, r5
 8006372:	4627      	mov	r7, r4
 8006374:	d1e8      	bne.n	8006348 <arm_dot_prod_q15+0x14>
 8006376:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 800637a:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 800637e:	f012 0203 	ands.w	r2, r2, #3
 8006382:	d00f      	beq.n	80063a4 <arm_dot_prod_q15+0x70>
 8006384:	880d      	ldrh	r5, [r1, #0]
 8006386:	8804      	ldrh	r4, [r0, #0]
 8006388:	3a01      	subs	r2, #1
 800638a:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 800638e:	d009      	beq.n	80063a4 <arm_dot_prod_q15+0x70>
 8006390:	884d      	ldrh	r5, [r1, #2]
 8006392:	8844      	ldrh	r4, [r0, #2]
 8006394:	2a01      	cmp	r2, #1
 8006396:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 800639a:	d003      	beq.n	80063a4 <arm_dot_prod_q15+0x70>
 800639c:	8880      	ldrh	r0, [r0, #4]
 800639e:	888a      	ldrh	r2, [r1, #4]
 80063a0:	fbc0 6782 	smlalbb	r6, r7, r0, r2
 80063a4:	e9c3 6700 	strd	r6, r7, [r3]
 80063a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ac:	2600      	movs	r6, #0
 80063ae:	2700      	movs	r7, #0
 80063b0:	e7e5      	b.n	800637e <arm_dot_prod_q15+0x4a>
 80063b2:	bf00      	nop

080063b4 <arm_abs_q15>:
 80063b4:	ea5f 0c92 	movs.w	ip, r2, lsr #2
 80063b8:	b4f0      	push	{r4, r5, r6, r7}
 80063ba:	d030      	beq.n	800641e <arm_abs_q15+0x6a>
 80063bc:	f100 0308 	add.w	r3, r0, #8
 80063c0:	f101 0408 	add.w	r4, r1, #8
 80063c4:	4666      	mov	r6, ip
 80063c6:	2700      	movs	r7, #0
 80063c8:	f933 5c08 	ldrsh.w	r5, [r3, #-8]
 80063cc:	2d00      	cmp	r5, #0
 80063ce:	dc02      	bgt.n	80063d6 <arm_abs_q15+0x22>
 80063d0:	fad7 f515 	qsub16	r5, r7, r5
 80063d4:	b22d      	sxth	r5, r5
 80063d6:	f824 5c08 	strh.w	r5, [r4, #-8]
 80063da:	f933 5c06 	ldrsh.w	r5, [r3, #-6]
 80063de:	2d00      	cmp	r5, #0
 80063e0:	dc02      	bgt.n	80063e8 <arm_abs_q15+0x34>
 80063e2:	fad7 f515 	qsub16	r5, r7, r5
 80063e6:	b22d      	sxth	r5, r5
 80063e8:	f824 5c06 	strh.w	r5, [r4, #-6]
 80063ec:	f933 5c04 	ldrsh.w	r5, [r3, #-4]
 80063f0:	2d00      	cmp	r5, #0
 80063f2:	dc02      	bgt.n	80063fa <arm_abs_q15+0x46>
 80063f4:	fad7 f515 	qsub16	r5, r7, r5
 80063f8:	b22d      	sxth	r5, r5
 80063fa:	f824 5c04 	strh.w	r5, [r4, #-4]
 80063fe:	f933 5c02 	ldrsh.w	r5, [r3, #-2]
 8006402:	2d00      	cmp	r5, #0
 8006404:	dd27      	ble.n	8006456 <arm_abs_q15+0xa2>
 8006406:	3e01      	subs	r6, #1
 8006408:	f824 5c02 	strh.w	r5, [r4, #-2]
 800640c:	f103 0308 	add.w	r3, r3, #8
 8006410:	f104 0408 	add.w	r4, r4, #8
 8006414:	d1d8      	bne.n	80063c8 <arm_abs_q15+0x14>
 8006416:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 800641a:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
 800641e:	f012 0203 	ands.w	r2, r2, #3
 8006422:	d016      	beq.n	8006452 <arm_abs_q15+0x9e>
 8006424:	f9b0 3000 	ldrsh.w	r3, [r0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	dd1f      	ble.n	800646c <arm_abs_q15+0xb8>
 800642c:	3a01      	subs	r2, #1
 800642e:	800b      	strh	r3, [r1, #0]
 8006430:	d00f      	beq.n	8006452 <arm_abs_q15+0x9e>
 8006432:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8006436:	2b00      	cmp	r3, #0
 8006438:	dd1d      	ble.n	8006476 <arm_abs_q15+0xc2>
 800643a:	2a01      	cmp	r2, #1
 800643c:	804b      	strh	r3, [r1, #2]
 800643e:	d008      	beq.n	8006452 <arm_abs_q15+0x9e>
 8006440:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	dc03      	bgt.n	8006450 <arm_abs_q15+0x9c>
 8006448:	2200      	movs	r2, #0
 800644a:	fad2 f313 	qsub16	r3, r2, r3
 800644e:	b21b      	sxth	r3, r3
 8006450:	808b      	strh	r3, [r1, #4]
 8006452:	bcf0      	pop	{r4, r5, r6, r7}
 8006454:	4770      	bx	lr
 8006456:	3e01      	subs	r6, #1
 8006458:	fad7 f515 	qsub16	r5, r7, r5
 800645c:	f103 0308 	add.w	r3, r3, #8
 8006460:	f824 5c02 	strh.w	r5, [r4, #-2]
 8006464:	f104 0408 	add.w	r4, r4, #8
 8006468:	d1ae      	bne.n	80063c8 <arm_abs_q15+0x14>
 800646a:	e7d4      	b.n	8006416 <arm_abs_q15+0x62>
 800646c:	2400      	movs	r4, #0
 800646e:	fad4 f313 	qsub16	r3, r4, r3
 8006472:	b21b      	sxth	r3, r3
 8006474:	e7da      	b.n	800642c <arm_abs_q15+0x78>
 8006476:	2400      	movs	r4, #0
 8006478:	2a01      	cmp	r2, #1
 800647a:	fad4 f313 	qsub16	r3, r4, r3
 800647e:	b21b      	sxth	r3, r3
 8006480:	804b      	strh	r3, [r1, #2]
 8006482:	d1dd      	bne.n	8006440 <arm_abs_q15+0x8c>
 8006484:	e7e5      	b.n	8006452 <arm_abs_q15+0x9e>
 8006486:	bf00      	nop

08006488 <arm_cfft_radix4by2_q15>:
 8006488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800648c:	084d      	lsrs	r5, r1, #1
 800648e:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8006492:	4616      	mov	r6, r2
 8006494:	d047      	beq.n	8006526 <arm_cfft_radix4by2_q15+0x9e>
 8006496:	4604      	mov	r4, r0
 8006498:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8006540 <arm_cfft_radix4by2_q15+0xb8>
 800649c:	4696      	mov	lr, r2
 800649e:	4638      	mov	r0, r7
 80064a0:	4621      	mov	r1, r4
 80064a2:	462a      	mov	r2, r5
 80064a4:	f04f 0c00 	mov.w	ip, #0
 80064a8:	680b      	ldr	r3, [r1, #0]
 80064aa:	f8d0 a000 	ldr.w	sl, [r0]
 80064ae:	fa93 f32c 	shadd16	r3, r3, ip
 80064b2:	fa9a fa2c 	shadd16	sl, sl, ip
 80064b6:	fa93 f92a 	shadd16	r9, r3, sl
 80064ba:	fad3 fa1a 	qsub16	sl, r3, sl
 80064be:	f85e 3b04 	ldr.w	r3, [lr], #4
 80064c2:	f841 9b04 	str.w	r9, [r1], #4
 80064c6:	fb23 f90a 	smuad	r9, r3, sl
 80064ca:	fb43 f31a 	smusdx	r3, r3, sl
 80064ce:	ea03 0308 	and.w	r3, r3, r8
 80064d2:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 80064d6:	3a01      	subs	r2, #1
 80064d8:	f840 3b04 	str.w	r3, [r0], #4
 80064dc:	d1e4      	bne.n	80064a8 <arm_cfft_radix4by2_q15+0x20>
 80064de:	4629      	mov	r1, r5
 80064e0:	2302      	movs	r3, #2
 80064e2:	4632      	mov	r2, r6
 80064e4:	4620      	mov	r0, r4
 80064e6:	f000 f8e9 	bl	80066bc <arm_radix4_butterfly_q15>
 80064ea:	4638      	mov	r0, r7
 80064ec:	4629      	mov	r1, r5
 80064ee:	4632      	mov	r2, r6
 80064f0:	2302      	movs	r3, #2
 80064f2:	f000 f8e3 	bl	80066bc <arm_radix4_butterfly_q15>
 80064f6:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 80064fa:	4620      	mov	r0, r4
 80064fc:	f9b0 6000 	ldrsh.w	r6, [r0]
 8006500:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006504:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8006508:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 800650c:	0076      	lsls	r6, r6, #1
 800650e:	0064      	lsls	r4, r4, #1
 8006510:	0052      	lsls	r2, r2, #1
 8006512:	005b      	lsls	r3, r3, #1
 8006514:	8006      	strh	r6, [r0, #0]
 8006516:	8044      	strh	r4, [r0, #2]
 8006518:	8082      	strh	r2, [r0, #4]
 800651a:	80c3      	strh	r3, [r0, #6]
 800651c:	3008      	adds	r0, #8
 800651e:	4285      	cmp	r5, r0
 8006520:	d1ec      	bne.n	80064fc <arm_cfft_radix4by2_q15+0x74>
 8006522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006526:	4629      	mov	r1, r5
 8006528:	2302      	movs	r3, #2
 800652a:	f000 f8c7 	bl	80066bc <arm_radix4_butterfly_q15>
 800652e:	4632      	mov	r2, r6
 8006530:	4629      	mov	r1, r5
 8006532:	4638      	mov	r0, r7
 8006534:	2302      	movs	r3, #2
 8006536:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800653a:	f000 b8bf 	b.w	80066bc <arm_radix4_butterfly_q15>
 800653e:	bf00      	nop
 8006540:	ffff0000 	.word	0xffff0000

08006544 <arm_cfft_radix4by2_inverse_q15>:
 8006544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006548:	084d      	lsrs	r5, r1, #1
 800654a:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 800654e:	4616      	mov	r6, r2
 8006550:	d047      	beq.n	80065e2 <arm_cfft_radix4by2_inverse_q15+0x9e>
 8006552:	4604      	mov	r4, r0
 8006554:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 80065fc <arm_cfft_radix4by2_inverse_q15+0xb8>
 8006558:	4696      	mov	lr, r2
 800655a:	4638      	mov	r0, r7
 800655c:	4621      	mov	r1, r4
 800655e:	462a      	mov	r2, r5
 8006560:	f04f 0c00 	mov.w	ip, #0
 8006564:	680b      	ldr	r3, [r1, #0]
 8006566:	f8d0 a000 	ldr.w	sl, [r0]
 800656a:	fa93 f32c 	shadd16	r3, r3, ip
 800656e:	fa9a fa2c 	shadd16	sl, sl, ip
 8006572:	fa93 f92a 	shadd16	r9, r3, sl
 8006576:	fad3 fa1a 	qsub16	sl, r3, sl
 800657a:	f85e 3b04 	ldr.w	r3, [lr], #4
 800657e:	f841 9b04 	str.w	r9, [r1], #4
 8006582:	fb43 f90a 	smusd	r9, r3, sl
 8006586:	fb23 f31a 	smuadx	r3, r3, sl
 800658a:	ea03 0308 	and.w	r3, r3, r8
 800658e:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8006592:	3a01      	subs	r2, #1
 8006594:	f840 3b04 	str.w	r3, [r0], #4
 8006598:	d1e4      	bne.n	8006564 <arm_cfft_radix4by2_inverse_q15+0x20>
 800659a:	4629      	mov	r1, r5
 800659c:	2302      	movs	r3, #2
 800659e:	4632      	mov	r2, r6
 80065a0:	4620      	mov	r0, r4
 80065a2:	f000 fa35 	bl	8006a10 <arm_radix4_butterfly_inverse_q15>
 80065a6:	4638      	mov	r0, r7
 80065a8:	4629      	mov	r1, r5
 80065aa:	4632      	mov	r2, r6
 80065ac:	2302      	movs	r3, #2
 80065ae:	f000 fa2f 	bl	8006a10 <arm_radix4_butterfly_inverse_q15>
 80065b2:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 80065b6:	4620      	mov	r0, r4
 80065b8:	f9b0 6000 	ldrsh.w	r6, [r0]
 80065bc:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 80065c0:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 80065c4:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 80065c8:	0076      	lsls	r6, r6, #1
 80065ca:	0064      	lsls	r4, r4, #1
 80065cc:	0052      	lsls	r2, r2, #1
 80065ce:	005b      	lsls	r3, r3, #1
 80065d0:	8006      	strh	r6, [r0, #0]
 80065d2:	8044      	strh	r4, [r0, #2]
 80065d4:	8082      	strh	r2, [r0, #4]
 80065d6:	80c3      	strh	r3, [r0, #6]
 80065d8:	3008      	adds	r0, #8
 80065da:	4285      	cmp	r5, r0
 80065dc:	d1ec      	bne.n	80065b8 <arm_cfft_radix4by2_inverse_q15+0x74>
 80065de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e2:	4629      	mov	r1, r5
 80065e4:	2302      	movs	r3, #2
 80065e6:	f000 fa13 	bl	8006a10 <arm_radix4_butterfly_inverse_q15>
 80065ea:	4632      	mov	r2, r6
 80065ec:	4629      	mov	r1, r5
 80065ee:	4638      	mov	r0, r7
 80065f0:	2302      	movs	r3, #2
 80065f2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065f6:	f000 ba0b 	b.w	8006a10 <arm_radix4_butterfly_inverse_q15>
 80065fa:	bf00      	nop
 80065fc:	ffff0000 	.word	0xffff0000

08006600 <arm_cfft_q15>:
 8006600:	b5e0      	push	{r5, r6, r7, lr}
 8006602:	2a01      	cmp	r2, #1
 8006604:	460f      	mov	r7, r1
 8006606:	4605      	mov	r5, r0
 8006608:	8801      	ldrh	r1, [r0, #0]
 800660a:	461e      	mov	r6, r3
 800660c:	d02f      	beq.n	800666e <arm_cfft_q15+0x6e>
 800660e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006612:	d026      	beq.n	8006662 <arm_cfft_q15+0x62>
 8006614:	d908      	bls.n	8006628 <arm_cfft_q15+0x28>
 8006616:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800661a:	d017      	beq.n	800664c <arm_cfft_q15+0x4c>
 800661c:	d91b      	bls.n	8006656 <arm_cfft_q15+0x56>
 800661e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006622:	d01e      	beq.n	8006662 <arm_cfft_q15+0x62>
 8006624:	b93e      	cbnz	r6, 8006636 <arm_cfft_q15+0x36>
 8006626:	bde0      	pop	{r5, r6, r7, pc}
 8006628:	2940      	cmp	r1, #64	@ 0x40
 800662a:	d01a      	beq.n	8006662 <arm_cfft_q15+0x62>
 800662c:	d90a      	bls.n	8006644 <arm_cfft_q15+0x44>
 800662e:	2980      	cmp	r1, #128	@ 0x80
 8006630:	d00c      	beq.n	800664c <arm_cfft_q15+0x4c>
 8006632:	2e00      	cmp	r6, #0
 8006634:	d0f7      	beq.n	8006626 <arm_cfft_q15+0x26>
 8006636:	68aa      	ldr	r2, [r5, #8]
 8006638:	89a9      	ldrh	r1, [r5, #12]
 800663a:	4638      	mov	r0, r7
 800663c:	e8bd 40e0 	ldmia.w	sp!, {r5, r6, r7, lr}
 8006640:	f000 bb90 	b.w	8006d64 <arm_bitreversal_16>
 8006644:	2910      	cmp	r1, #16
 8006646:	d00c      	beq.n	8006662 <arm_cfft_q15+0x62>
 8006648:	2920      	cmp	r1, #32
 800664a:	d1eb      	bne.n	8006624 <arm_cfft_q15+0x24>
 800664c:	686a      	ldr	r2, [r5, #4]
 800664e:	4638      	mov	r0, r7
 8006650:	f7ff ff1a 	bl	8006488 <arm_cfft_radix4by2_q15>
 8006654:	e7e6      	b.n	8006624 <arm_cfft_q15+0x24>
 8006656:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800665a:	d0f7      	beq.n	800664c <arm_cfft_q15+0x4c>
 800665c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006660:	d1e0      	bne.n	8006624 <arm_cfft_q15+0x24>
 8006662:	686a      	ldr	r2, [r5, #4]
 8006664:	2301      	movs	r3, #1
 8006666:	4638      	mov	r0, r7
 8006668:	f000 f828 	bl	80066bc <arm_radix4_butterfly_q15>
 800666c:	e7da      	b.n	8006624 <arm_cfft_q15+0x24>
 800666e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006672:	d01d      	beq.n	80066b0 <arm_cfft_q15+0xb0>
 8006674:	d907      	bls.n	8006686 <arm_cfft_q15+0x86>
 8006676:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800667a:	d00e      	beq.n	800669a <arm_cfft_q15+0x9a>
 800667c:	d912      	bls.n	80066a4 <arm_cfft_q15+0xa4>
 800667e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006682:	d1cf      	bne.n	8006624 <arm_cfft_q15+0x24>
 8006684:	e014      	b.n	80066b0 <arm_cfft_q15+0xb0>
 8006686:	2940      	cmp	r1, #64	@ 0x40
 8006688:	d012      	beq.n	80066b0 <arm_cfft_q15+0xb0>
 800668a:	d902      	bls.n	8006692 <arm_cfft_q15+0x92>
 800668c:	2980      	cmp	r1, #128	@ 0x80
 800668e:	d004      	beq.n	800669a <arm_cfft_q15+0x9a>
 8006690:	e7c8      	b.n	8006624 <arm_cfft_q15+0x24>
 8006692:	2910      	cmp	r1, #16
 8006694:	d00c      	beq.n	80066b0 <arm_cfft_q15+0xb0>
 8006696:	2920      	cmp	r1, #32
 8006698:	d1c4      	bne.n	8006624 <arm_cfft_q15+0x24>
 800669a:	686a      	ldr	r2, [r5, #4]
 800669c:	4638      	mov	r0, r7
 800669e:	f7ff ff51 	bl	8006544 <arm_cfft_radix4by2_inverse_q15>
 80066a2:	e7bf      	b.n	8006624 <arm_cfft_q15+0x24>
 80066a4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80066a8:	d0f7      	beq.n	800669a <arm_cfft_q15+0x9a>
 80066aa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80066ae:	d1b9      	bne.n	8006624 <arm_cfft_q15+0x24>
 80066b0:	686a      	ldr	r2, [r5, #4]
 80066b2:	2301      	movs	r3, #1
 80066b4:	4638      	mov	r0, r7
 80066b6:	f000 f9ab 	bl	8006a10 <arm_radix4_butterfly_inverse_q15>
 80066ba:	e7b3      	b.n	8006624 <arm_cfft_q15+0x24>

080066bc <arm_radix4_butterfly_q15>:
 80066bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c0:	b093      	sub	sp, #76	@ 0x4c
 80066c2:	f021 0a03 	bic.w	sl, r1, #3
 80066c6:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 80066ca:	9210      	str	r2, [sp, #64]	@ 0x40
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	ea4f 0291 	mov.w	r2, r1, lsr #2
 80066d2:	eb0c 050a 	add.w	r5, ip, sl
 80066d6:	9101      	str	r1, [sp, #4]
 80066d8:	900f      	str	r0, [sp, #60]	@ 0x3c
 80066da:	9303      	str	r3, [sp, #12]
 80066dc:	4482      	add	sl, r0
 80066de:	9211      	str	r2, [sp, #68]	@ 0x44
 80066e0:	f040 8124 	bne.w	800692c <arm_radix4_butterfly_q15+0x270>
 80066e4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80066e6:	f8df e324 	ldr.w	lr, [pc, #804]	@ 8006a0c <arm_radix4_butterfly_q15+0x350>
 80066ea:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 80066ec:	f8cd a008 	str.w	sl, [sp, #8]
 80066f0:	4693      	mov	fp, r2
 80066f2:	4690      	mov	r8, r2
 80066f4:	4657      	mov	r7, sl
 80066f6:	2300      	movs	r3, #0
 80066f8:	4691      	mov	r9, r2
 80066fa:	6830      	ldr	r0, [r6, #0]
 80066fc:	f8dc 2000 	ldr.w	r2, [ip]
 8006700:	6839      	ldr	r1, [r7, #0]
 8006702:	fa90 f023 	shadd16	r0, r0, r3
 8006706:	fa91 f123 	shadd16	r1, r1, r3
 800670a:	fa90 f023 	shadd16	r0, r0, r3
 800670e:	fa91 fa23 	shadd16	sl, r1, r3
 8006712:	fa92 f223 	shadd16	r2, r2, r3
 8006716:	6829      	ldr	r1, [r5, #0]
 8006718:	fa92 f223 	shadd16	r2, r2, r3
 800671c:	fa91 f123 	shadd16	r1, r1, r3
 8006720:	fa90 f412 	qadd16	r4, r0, r2
 8006724:	fa91 f123 	shadd16	r1, r1, r3
 8006728:	fa9a f111 	qadd16	r1, sl, r1
 800672c:	fa94 fa21 	shadd16	sl, r4, r1
 8006730:	f846 ab04 	str.w	sl, [r6], #4
 8006734:	fad4 f411 	qsub16	r4, r4, r1
 8006738:	fad0 f212 	qsub16	r2, r0, r2
 800673c:	f85b 1b08 	ldr.w	r1, [fp], #8
 8006740:	fb21 f004 	smuad	r0, r1, r4
 8006744:	fb41 f114 	smusdx	r1, r1, r4
 8006748:	ea01 010e 	and.w	r1, r1, lr
 800674c:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006750:	6838      	ldr	r0, [r7, #0]
 8006752:	f847 1b04 	str.w	r1, [r7], #4
 8006756:	fa90 f023 	shadd16	r0, r0, r3
 800675a:	682c      	ldr	r4, [r5, #0]
 800675c:	fa90 f023 	shadd16	r0, r0, r3
 8006760:	fa94 f423 	shadd16	r4, r4, r3
 8006764:	f859 1b04 	ldr.w	r1, [r9], #4
 8006768:	fa94 f423 	shadd16	r4, r4, r3
 800676c:	fad0 f014 	qsub16	r0, r0, r4
 8006770:	faa2 f410 	qasx	r4, r2, r0
 8006774:	fae2 f210 	qsax	r2, r2, r0
 8006778:	fb21 fa02 	smuad	sl, r1, r2
 800677c:	fb41 f212 	smusdx	r2, r1, r2
 8006780:	ea02 020e 	and.w	r2, r2, lr
 8006784:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8006788:	f84c 2b04 	str.w	r2, [ip], #4
 800678c:	f858 2b0c 	ldr.w	r2, [r8], #12
 8006790:	fb22 f104 	smuad	r1, r2, r4
 8006794:	fb42 f214 	smusdx	r2, r2, r4
 8006798:	ea02 020e 	and.w	r2, r2, lr
 800679c:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80067a0:	f845 2b04 	str.w	r2, [r5], #4
 80067a4:	9a02      	ldr	r2, [sp, #8]
 80067a6:	42b2      	cmp	r2, r6
 80067a8:	d1a7      	bne.n	80066fa <arm_radix4_butterfly_q15+0x3e>
 80067aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80067ac:	9b03      	ldr	r3, [sp, #12]
 80067ae:	2a04      	cmp	r2, #4
 80067b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80067b4:	f240 8127 	bls.w	8006a06 <arm_radix4_butterfly_q15+0x34a>
 80067b8:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8006a0c <arm_radix4_butterfly_q15+0x350>
 80067bc:	920e      	str	r2, [sp, #56]	@ 0x38
 80067be:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80067c0:	9102      	str	r1, [sp, #8]
 80067c2:	4608      	mov	r0, r1
 80067c4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80067c8:	0889      	lsrs	r1, r1, #2
 80067ca:	0092      	lsls	r2, r2, #2
 80067cc:	0086      	lsls	r6, r0, #2
 80067ce:	9801      	ldr	r0, [sp, #4]
 80067d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80067d2:	008c      	lsls	r4, r1, #2
 80067d4:	009a      	lsls	r2, r3, #2
 80067d6:	00db      	lsls	r3, r3, #3
 80067d8:	4288      	cmp	r0, r1
 80067da:	940a      	str	r4, [sp, #40]	@ 0x28
 80067dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067de:	4604      	mov	r4, r0
 80067e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80067e2:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80067e4:	910e      	str	r1, [sp, #56]	@ 0x38
 80067e6:	bf28      	it	cs
 80067e8:	460c      	movcs	r4, r1
 80067ea:	e9cd 0305 	strd	r0, r3, [sp, #20]
 80067ee:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80067f2:	9308      	str	r3, [sp, #32]
 80067f4:	9307      	str	r3, [sp, #28]
 80067f6:	2300      	movs	r3, #0
 80067f8:	940c      	str	r4, [sp, #48]	@ 0x30
 80067fa:	9104      	str	r1, [sp, #16]
 80067fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80067fe:	9303      	str	r3, [sp, #12]
 8006800:	9b08      	ldr	r3, [sp, #32]
 8006802:	9a05      	ldr	r2, [sp, #20]
 8006804:	f8d3 9000 	ldr.w	r9, [r3]
 8006808:	9b07      	ldr	r3, [sp, #28]
 800680a:	9f03      	ldr	r7, [sp, #12]
 800680c:	f8d3 8000 	ldr.w	r8, [r3]
 8006810:	9b06      	ldr	r3, [sp, #24]
 8006812:	f8d3 e000 	ldr.w	lr, [r3]
 8006816:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006818:	4615      	mov	r5, r2
 800681a:	1898      	adds	r0, r3, r2
 800681c:	9a04      	ldr	r2, [sp, #16]
 800681e:	4614      	mov	r4, r2
 8006820:	1899      	adds	r1, r3, r2
 8006822:	682a      	ldr	r2, [r5, #0]
 8006824:	6823      	ldr	r3, [r4, #0]
 8006826:	f8d0 b000 	ldr.w	fp, [r0]
 800682a:	fa92 fc13 	qadd16	ip, r2, r3
 800682e:	fad2 f213 	qsub16	r2, r2, r3
 8006832:	680b      	ldr	r3, [r1, #0]
 8006834:	fa9b f313 	qadd16	r3, fp, r3
 8006838:	fa9c fb23 	shadd16	fp, ip, r3
 800683c:	fadc f323 	shsub16	r3, ip, r3
 8006840:	f04f 0c00 	mov.w	ip, #0
 8006844:	fa9b fb2c 	shadd16	fp, fp, ip
 8006848:	f8c5 b000 	str.w	fp, [r5]
 800684c:	4435      	add	r5, r6
 800684e:	fb28 fb03 	smuad	fp, r8, r3
 8006852:	fb48 f313 	smusdx	r3, r8, r3
 8006856:	ea03 030a 	and.w	r3, r3, sl
 800685a:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 800685e:	f8d0 b000 	ldr.w	fp, [r0]
 8006862:	6003      	str	r3, [r0, #0]
 8006864:	f8d1 c000 	ldr.w	ip, [r1]
 8006868:	fadb fc1c 	qsub16	ip, fp, ip
 800686c:	4430      	add	r0, r6
 800686e:	faa2 f32c 	shasx	r3, r2, ip
 8006872:	fae2 f22c 	shsax	r2, r2, ip
 8006876:	fb29 fc02 	smuad	ip, r9, r2
 800687a:	fb49 f212 	smusdx	r2, r9, r2
 800687e:	ea02 020a 	and.w	r2, r2, sl
 8006882:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 8006886:	6022      	str	r2, [r4, #0]
 8006888:	4434      	add	r4, r6
 800688a:	fb2e f203 	smuad	r2, lr, r3
 800688e:	fb4e f313 	smusdx	r3, lr, r3
 8006892:	ea03 030a 	and.w	r3, r3, sl
 8006896:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 800689a:	9a02      	ldr	r2, [sp, #8]
 800689c:	600b      	str	r3, [r1, #0]
 800689e:	9b01      	ldr	r3, [sp, #4]
 80068a0:	4417      	add	r7, r2
 80068a2:	42bb      	cmp	r3, r7
 80068a4:	4431      	add	r1, r6
 80068a6:	d8bc      	bhi.n	8006822 <arm_radix4_butterfly_q15+0x166>
 80068a8:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 80068ac:	440a      	add	r2, r1
 80068ae:	9208      	str	r2, [sp, #32]
 80068b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068b2:	9a07      	ldr	r2, [sp, #28]
 80068b4:	9b03      	ldr	r3, [sp, #12]
 80068b6:	440a      	add	r2, r1
 80068b8:	9207      	str	r2, [sp, #28]
 80068ba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80068bc:	9a06      	ldr	r2, [sp, #24]
 80068be:	440a      	add	r2, r1
 80068c0:	9206      	str	r2, [sp, #24]
 80068c2:	9a05      	ldr	r2, [sp, #20]
 80068c4:	3204      	adds	r2, #4
 80068c6:	9205      	str	r2, [sp, #20]
 80068c8:	9a04      	ldr	r2, [sp, #16]
 80068ca:	3204      	adds	r2, #4
 80068cc:	9204      	str	r2, [sp, #16]
 80068ce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80068d0:	3301      	adds	r3, #1
 80068d2:	4293      	cmp	r3, r2
 80068d4:	9303      	str	r3, [sp, #12]
 80068d6:	d393      	bcc.n	8006800 <arm_radix4_butterfly_q15+0x144>
 80068d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80068da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068dc:	2a04      	cmp	r2, #4
 80068de:	f63f af6e 	bhi.w	80067be <arm_radix4_butterfly_q15+0x102>
 80068e2:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80068e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068e6:	689d      	ldr	r5, [r3, #8]
 80068e8:	68de      	ldr	r6, [r3, #12]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	6859      	ldr	r1, [r3, #4]
 80068ee:	fa92 f015 	qadd16	r0, r2, r5
 80068f2:	3c01      	subs	r4, #1
 80068f4:	fad2 f215 	qsub16	r2, r2, r5
 80068f8:	f103 0310 	add.w	r3, r3, #16
 80068fc:	fa91 f516 	qadd16	r5, r1, r6
 8006900:	fad1 f116 	qsub16	r1, r1, r6
 8006904:	fa90 f625 	shadd16	r6, r0, r5
 8006908:	fad0 f025 	shsub16	r0, r0, r5
 800690c:	f843 6c10 	str.w	r6, [r3, #-16]
 8006910:	f843 0c0c 	str.w	r0, [r3, #-12]
 8006914:	fae2 f021 	shsax	r0, r2, r1
 8006918:	faa2 f221 	shasx	r2, r2, r1
 800691c:	f843 0c08 	str.w	r0, [r3, #-8]
 8006920:	f843 2c04 	str.w	r2, [r3, #-4]
 8006924:	d1df      	bne.n	80068e6 <arm_radix4_butterfly_q15+0x22a>
 8006926:	b013      	add	sp, #76	@ 0x4c
 8006928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800692c:	2400      	movs	r4, #0
 800692e:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8006a0c <arm_radix4_butterfly_q15+0x350>
 8006932:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006934:	4623      	mov	r3, r4
 8006936:	4680      	mov	r8, r0
 8006938:	4691      	mov	r9, r2
 800693a:	f8d8 0000 	ldr.w	r0, [r8]
 800693e:	f8dc 2000 	ldr.w	r2, [ip]
 8006942:	f8da 1000 	ldr.w	r1, [sl]
 8006946:	fa90 f023 	shadd16	r0, r0, r3
 800694a:	fa91 f123 	shadd16	r1, r1, r3
 800694e:	fa90 f023 	shadd16	r0, r0, r3
 8006952:	fa91 fb23 	shadd16	fp, r1, r3
 8006956:	fa92 f223 	shadd16	r2, r2, r3
 800695a:	6829      	ldr	r1, [r5, #0]
 800695c:	fa92 f223 	shadd16	r2, r2, r3
 8006960:	fa91 f123 	shadd16	r1, r1, r3
 8006964:	fa90 f612 	qadd16	r6, r0, r2
 8006968:	fa91 f123 	shadd16	r1, r1, r3
 800696c:	fa9b f111 	qadd16	r1, fp, r1
 8006970:	fa96 fb21 	shadd16	fp, r6, r1
 8006974:	f848 bb04 	str.w	fp, [r8], #4
 8006978:	fad6 f611 	qsub16	r6, r6, r1
 800697c:	fad0 f212 	qsub16	r2, r0, r2
 8006980:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8006984:	fb21 f006 	smuad	r0, r1, r6
 8006988:	fb41 f116 	smusdx	r1, r1, r6
 800698c:	ea01 010e 	and.w	r1, r1, lr
 8006990:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006994:	f8da 0000 	ldr.w	r0, [sl]
 8006998:	f84a 1b04 	str.w	r1, [sl], #4
 800699c:	fa90 f023 	shadd16	r0, r0, r3
 80069a0:	682e      	ldr	r6, [r5, #0]
 80069a2:	fa90 f023 	shadd16	r0, r0, r3
 80069a6:	fa96 f623 	shadd16	r6, r6, r3
 80069aa:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 80069ae:	fa96 f623 	shadd16	r6, r6, r3
 80069b2:	fad0 f016 	qsub16	r0, r0, r6
 80069b6:	faa2 f610 	qasx	r6, r2, r0
 80069ba:	fae2 f210 	qsax	r2, r2, r0
 80069be:	fb21 fb02 	smuad	fp, r1, r2
 80069c2:	fb41 f212 	smusdx	r2, r1, r2
 80069c6:	ea02 020e 	and.w	r2, r2, lr
 80069ca:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 80069ce:	f84c 2b04 	str.w	r2, [ip], #4
 80069d2:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80069d6:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80069da:	fb22 f106 	smuad	r1, r2, r6
 80069de:	fb42 f216 	smusdx	r2, r2, r6
 80069e2:	ea02 020e 	and.w	r2, r2, lr
 80069e6:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80069ea:	f845 2b04 	str.w	r2, [r5], #4
 80069ee:	9a03      	ldr	r2, [sp, #12]
 80069f0:	f1b9 0901 	subs.w	r9, r9, #1
 80069f4:	4414      	add	r4, r2
 80069f6:	d1a0      	bne.n	800693a <arm_radix4_butterfly_q15+0x27e>
 80069f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80069fa:	9b03      	ldr	r3, [sp, #12]
 80069fc:	2a04      	cmp	r2, #4
 80069fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006a02:	f63f aed9 	bhi.w	80067b8 <arm_radix4_butterfly_q15+0xfc>
 8006a06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a08:	4614      	mov	r4, r2
 8006a0a:	e76c      	b.n	80068e6 <arm_radix4_butterfly_q15+0x22a>
 8006a0c:	ffff0000 	.word	0xffff0000

08006a10 <arm_radix4_butterfly_inverse_q15>:
 8006a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a14:	b093      	sub	sp, #76	@ 0x4c
 8006a16:	f021 0a03 	bic.w	sl, r1, #3
 8006a1a:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 8006a1e:	9210      	str	r2, [sp, #64]	@ 0x40
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	ea4f 0291 	mov.w	r2, r1, lsr #2
 8006a26:	eb0c 050a 	add.w	r5, ip, sl
 8006a2a:	9101      	str	r1, [sp, #4]
 8006a2c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006a2e:	9303      	str	r3, [sp, #12]
 8006a30:	4482      	add	sl, r0
 8006a32:	9211      	str	r2, [sp, #68]	@ 0x44
 8006a34:	f040 8124 	bne.w	8006c80 <arm_radix4_butterfly_inverse_q15+0x270>
 8006a38:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006a3a:	f8df e324 	ldr.w	lr, [pc, #804]	@ 8006d60 <arm_radix4_butterfly_inverse_q15+0x350>
 8006a3e:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8006a40:	f8cd a008 	str.w	sl, [sp, #8]
 8006a44:	4693      	mov	fp, r2
 8006a46:	4690      	mov	r8, r2
 8006a48:	4657      	mov	r7, sl
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	4691      	mov	r9, r2
 8006a4e:	6830      	ldr	r0, [r6, #0]
 8006a50:	f8dc 2000 	ldr.w	r2, [ip]
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	fa90 f023 	shadd16	r0, r0, r3
 8006a5a:	fa91 f123 	shadd16	r1, r1, r3
 8006a5e:	fa90 f023 	shadd16	r0, r0, r3
 8006a62:	fa91 fa23 	shadd16	sl, r1, r3
 8006a66:	fa92 f223 	shadd16	r2, r2, r3
 8006a6a:	6829      	ldr	r1, [r5, #0]
 8006a6c:	fa92 f223 	shadd16	r2, r2, r3
 8006a70:	fa91 f123 	shadd16	r1, r1, r3
 8006a74:	fa90 f412 	qadd16	r4, r0, r2
 8006a78:	fa91 f123 	shadd16	r1, r1, r3
 8006a7c:	fa9a f111 	qadd16	r1, sl, r1
 8006a80:	fa94 fa21 	shadd16	sl, r4, r1
 8006a84:	f846 ab04 	str.w	sl, [r6], #4
 8006a88:	fad4 f411 	qsub16	r4, r4, r1
 8006a8c:	fad0 f212 	qsub16	r2, r0, r2
 8006a90:	f85b 1b08 	ldr.w	r1, [fp], #8
 8006a94:	fb41 f004 	smusd	r0, r1, r4
 8006a98:	fb21 f114 	smuadx	r1, r1, r4
 8006a9c:	ea01 010e 	and.w	r1, r1, lr
 8006aa0:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006aa4:	6838      	ldr	r0, [r7, #0]
 8006aa6:	f847 1b04 	str.w	r1, [r7], #4
 8006aaa:	fa90 f023 	shadd16	r0, r0, r3
 8006aae:	682c      	ldr	r4, [r5, #0]
 8006ab0:	fa90 f023 	shadd16	r0, r0, r3
 8006ab4:	fa94 f423 	shadd16	r4, r4, r3
 8006ab8:	f859 1b04 	ldr.w	r1, [r9], #4
 8006abc:	fa94 f423 	shadd16	r4, r4, r3
 8006ac0:	fad0 f014 	qsub16	r0, r0, r4
 8006ac4:	fae2 f410 	qsax	r4, r2, r0
 8006ac8:	faa2 f210 	qasx	r2, r2, r0
 8006acc:	fb41 fa02 	smusd	sl, r1, r2
 8006ad0:	fb21 f212 	smuadx	r2, r1, r2
 8006ad4:	ea02 020e 	and.w	r2, r2, lr
 8006ad8:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8006adc:	f84c 2b04 	str.w	r2, [ip], #4
 8006ae0:	f858 2b0c 	ldr.w	r2, [r8], #12
 8006ae4:	fb42 f104 	smusd	r1, r2, r4
 8006ae8:	fb22 f214 	smuadx	r2, r2, r4
 8006aec:	ea02 020e 	and.w	r2, r2, lr
 8006af0:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8006af4:	f845 2b04 	str.w	r2, [r5], #4
 8006af8:	9a02      	ldr	r2, [sp, #8]
 8006afa:	42b2      	cmp	r2, r6
 8006afc:	d1a7      	bne.n	8006a4e <arm_radix4_butterfly_inverse_q15+0x3e>
 8006afe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b00:	9b03      	ldr	r3, [sp, #12]
 8006b02:	2a04      	cmp	r2, #4
 8006b04:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006b08:	f240 8127 	bls.w	8006d5a <arm_radix4_butterfly_inverse_q15+0x34a>
 8006b0c:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8006d60 <arm_radix4_butterfly_inverse_q15+0x350>
 8006b10:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b12:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006b14:	9102      	str	r1, [sp, #8]
 8006b16:	4608      	mov	r0, r1
 8006b18:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006b1c:	0889      	lsrs	r1, r1, #2
 8006b1e:	0092      	lsls	r2, r2, #2
 8006b20:	0086      	lsls	r6, r0, #2
 8006b22:	9801      	ldr	r0, [sp, #4]
 8006b24:	920d      	str	r2, [sp, #52]	@ 0x34
 8006b26:	008c      	lsls	r4, r1, #2
 8006b28:	009a      	lsls	r2, r3, #2
 8006b2a:	00db      	lsls	r3, r3, #3
 8006b2c:	4288      	cmp	r0, r1
 8006b2e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006b30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b32:	4604      	mov	r4, r0
 8006b34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b36:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8006b38:	910e      	str	r1, [sp, #56]	@ 0x38
 8006b3a:	bf28      	it	cs
 8006b3c:	460c      	movcs	r4, r1
 8006b3e:	e9cd 0305 	strd	r0, r3, [sp, #20]
 8006b42:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8006b46:	9308      	str	r3, [sp, #32]
 8006b48:	9307      	str	r3, [sp, #28]
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	940c      	str	r4, [sp, #48]	@ 0x30
 8006b4e:	9104      	str	r1, [sp, #16]
 8006b50:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b52:	9303      	str	r3, [sp, #12]
 8006b54:	9b08      	ldr	r3, [sp, #32]
 8006b56:	9a05      	ldr	r2, [sp, #20]
 8006b58:	f8d3 9000 	ldr.w	r9, [r3]
 8006b5c:	9b07      	ldr	r3, [sp, #28]
 8006b5e:	9f03      	ldr	r7, [sp, #12]
 8006b60:	f8d3 8000 	ldr.w	r8, [r3]
 8006b64:	9b06      	ldr	r3, [sp, #24]
 8006b66:	f8d3 e000 	ldr.w	lr, [r3]
 8006b6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b6c:	4615      	mov	r5, r2
 8006b6e:	1898      	adds	r0, r3, r2
 8006b70:	9a04      	ldr	r2, [sp, #16]
 8006b72:	4614      	mov	r4, r2
 8006b74:	1899      	adds	r1, r3, r2
 8006b76:	682a      	ldr	r2, [r5, #0]
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	f8d0 b000 	ldr.w	fp, [r0]
 8006b7e:	fa92 fc13 	qadd16	ip, r2, r3
 8006b82:	fad2 f213 	qsub16	r2, r2, r3
 8006b86:	680b      	ldr	r3, [r1, #0]
 8006b88:	fa9b f313 	qadd16	r3, fp, r3
 8006b8c:	fa9c fb23 	shadd16	fp, ip, r3
 8006b90:	fadc f323 	shsub16	r3, ip, r3
 8006b94:	f04f 0c00 	mov.w	ip, #0
 8006b98:	fa9b fb2c 	shadd16	fp, fp, ip
 8006b9c:	f8c5 b000 	str.w	fp, [r5]
 8006ba0:	4435      	add	r5, r6
 8006ba2:	fb48 fb03 	smusd	fp, r8, r3
 8006ba6:	fb28 f313 	smuadx	r3, r8, r3
 8006baa:	ea03 030a 	and.w	r3, r3, sl
 8006bae:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8006bb2:	f8d0 b000 	ldr.w	fp, [r0]
 8006bb6:	6003      	str	r3, [r0, #0]
 8006bb8:	f8d1 c000 	ldr.w	ip, [r1]
 8006bbc:	fadb fc1c 	qsub16	ip, fp, ip
 8006bc0:	4430      	add	r0, r6
 8006bc2:	fae2 f32c 	shsax	r3, r2, ip
 8006bc6:	faa2 f22c 	shasx	r2, r2, ip
 8006bca:	fb49 fc02 	smusd	ip, r9, r2
 8006bce:	fb29 f212 	smuadx	r2, r9, r2
 8006bd2:	ea02 020a 	and.w	r2, r2, sl
 8006bd6:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 8006bda:	6022      	str	r2, [r4, #0]
 8006bdc:	4434      	add	r4, r6
 8006bde:	fb4e f203 	smusd	r2, lr, r3
 8006be2:	fb2e f313 	smuadx	r3, lr, r3
 8006be6:	ea03 030a 	and.w	r3, r3, sl
 8006bea:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8006bee:	9a02      	ldr	r2, [sp, #8]
 8006bf0:	600b      	str	r3, [r1, #0]
 8006bf2:	9b01      	ldr	r3, [sp, #4]
 8006bf4:	4417      	add	r7, r2
 8006bf6:	42bb      	cmp	r3, r7
 8006bf8:	4431      	add	r1, r6
 8006bfa:	d8bc      	bhi.n	8006b76 <arm_radix4_butterfly_inverse_q15+0x166>
 8006bfc:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8006c00:	440a      	add	r2, r1
 8006c02:	9208      	str	r2, [sp, #32]
 8006c04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c06:	9a07      	ldr	r2, [sp, #28]
 8006c08:	9b03      	ldr	r3, [sp, #12]
 8006c0a:	440a      	add	r2, r1
 8006c0c:	9207      	str	r2, [sp, #28]
 8006c0e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006c10:	9a06      	ldr	r2, [sp, #24]
 8006c12:	440a      	add	r2, r1
 8006c14:	9206      	str	r2, [sp, #24]
 8006c16:	9a05      	ldr	r2, [sp, #20]
 8006c18:	3204      	adds	r2, #4
 8006c1a:	9205      	str	r2, [sp, #20]
 8006c1c:	9a04      	ldr	r2, [sp, #16]
 8006c1e:	3204      	adds	r2, #4
 8006c20:	9204      	str	r2, [sp, #16]
 8006c22:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006c24:	3301      	adds	r3, #1
 8006c26:	4293      	cmp	r3, r2
 8006c28:	9303      	str	r3, [sp, #12]
 8006c2a:	d393      	bcc.n	8006b54 <arm_radix4_butterfly_inverse_q15+0x144>
 8006c2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c30:	2a04      	cmp	r2, #4
 8006c32:	f63f af6e 	bhi.w	8006b12 <arm_radix4_butterfly_inverse_q15+0x102>
 8006c36:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006c38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c3a:	689d      	ldr	r5, [r3, #8]
 8006c3c:	68de      	ldr	r6, [r3, #12]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	6859      	ldr	r1, [r3, #4]
 8006c42:	fa92 f015 	qadd16	r0, r2, r5
 8006c46:	3c01      	subs	r4, #1
 8006c48:	fad2 f215 	qsub16	r2, r2, r5
 8006c4c:	f103 0310 	add.w	r3, r3, #16
 8006c50:	fa91 f516 	qadd16	r5, r1, r6
 8006c54:	fad1 f116 	qsub16	r1, r1, r6
 8006c58:	fa90 f625 	shadd16	r6, r0, r5
 8006c5c:	fad0 f025 	shsub16	r0, r0, r5
 8006c60:	f843 6c10 	str.w	r6, [r3, #-16]
 8006c64:	f843 0c0c 	str.w	r0, [r3, #-12]
 8006c68:	faa2 f021 	shasx	r0, r2, r1
 8006c6c:	fae2 f221 	shsax	r2, r2, r1
 8006c70:	f843 0c08 	str.w	r0, [r3, #-8]
 8006c74:	f843 2c04 	str.w	r2, [r3, #-4]
 8006c78:	d1df      	bne.n	8006c3a <arm_radix4_butterfly_inverse_q15+0x22a>
 8006c7a:	b013      	add	sp, #76	@ 0x4c
 8006c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c80:	2400      	movs	r4, #0
 8006c82:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8006d60 <arm_radix4_butterfly_inverse_q15+0x350>
 8006c86:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006c88:	4623      	mov	r3, r4
 8006c8a:	4680      	mov	r8, r0
 8006c8c:	4691      	mov	r9, r2
 8006c8e:	f8d8 0000 	ldr.w	r0, [r8]
 8006c92:	f8dc 2000 	ldr.w	r2, [ip]
 8006c96:	f8da 1000 	ldr.w	r1, [sl]
 8006c9a:	fa90 f023 	shadd16	r0, r0, r3
 8006c9e:	fa91 f123 	shadd16	r1, r1, r3
 8006ca2:	fa90 f023 	shadd16	r0, r0, r3
 8006ca6:	fa91 fb23 	shadd16	fp, r1, r3
 8006caa:	fa92 f223 	shadd16	r2, r2, r3
 8006cae:	6829      	ldr	r1, [r5, #0]
 8006cb0:	fa92 f223 	shadd16	r2, r2, r3
 8006cb4:	fa91 f123 	shadd16	r1, r1, r3
 8006cb8:	fa90 f612 	qadd16	r6, r0, r2
 8006cbc:	fa91 f123 	shadd16	r1, r1, r3
 8006cc0:	fa9b f111 	qadd16	r1, fp, r1
 8006cc4:	fa96 fb21 	shadd16	fp, r6, r1
 8006cc8:	f848 bb04 	str.w	fp, [r8], #4
 8006ccc:	fad6 f611 	qsub16	r6, r6, r1
 8006cd0:	fad0 f212 	qsub16	r2, r0, r2
 8006cd4:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8006cd8:	fb41 f006 	smusd	r0, r1, r6
 8006cdc:	fb21 f116 	smuadx	r1, r1, r6
 8006ce0:	ea01 010e 	and.w	r1, r1, lr
 8006ce4:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006ce8:	f8da 0000 	ldr.w	r0, [sl]
 8006cec:	f84a 1b04 	str.w	r1, [sl], #4
 8006cf0:	fa90 f023 	shadd16	r0, r0, r3
 8006cf4:	682e      	ldr	r6, [r5, #0]
 8006cf6:	fa90 f023 	shadd16	r0, r0, r3
 8006cfa:	fa96 f623 	shadd16	r6, r6, r3
 8006cfe:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8006d02:	fa96 f623 	shadd16	r6, r6, r3
 8006d06:	fad0 f016 	qsub16	r0, r0, r6
 8006d0a:	fae2 f610 	qsax	r6, r2, r0
 8006d0e:	faa2 f210 	qasx	r2, r2, r0
 8006d12:	fb41 fb02 	smusd	fp, r1, r2
 8006d16:	fb21 f212 	smuadx	r2, r1, r2
 8006d1a:	ea02 020e 	and.w	r2, r2, lr
 8006d1e:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8006d22:	f84c 2b04 	str.w	r2, [ip], #4
 8006d26:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8006d2a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8006d2e:	fb42 f106 	smusd	r1, r2, r6
 8006d32:	fb22 f216 	smuadx	r2, r2, r6
 8006d36:	ea02 020e 	and.w	r2, r2, lr
 8006d3a:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8006d3e:	f845 2b04 	str.w	r2, [r5], #4
 8006d42:	9a03      	ldr	r2, [sp, #12]
 8006d44:	f1b9 0901 	subs.w	r9, r9, #1
 8006d48:	4414      	add	r4, r2
 8006d4a:	d1a0      	bne.n	8006c8e <arm_radix4_butterfly_inverse_q15+0x27e>
 8006d4c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d4e:	9b03      	ldr	r3, [sp, #12]
 8006d50:	2a04      	cmp	r2, #4
 8006d52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006d56:	f63f aed9 	bhi.w	8006b0c <arm_radix4_butterfly_inverse_q15+0xfc>
 8006d5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d5c:	4614      	mov	r4, r2
 8006d5e:	e76c      	b.n	8006c3a <arm_radix4_butterfly_inverse_q15+0x22a>
 8006d60:	ffff0000 	.word	0xffff0000

08006d64 <arm_bitreversal_16>:
 8006d64:	b1f1      	cbz	r1, 8006da4 <arm_bitreversal_16+0x40>
 8006d66:	b4f0      	push	{r4, r5, r6, r7}
 8006d68:	2400      	movs	r4, #0
 8006d6a:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 8006d6e:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8006d72:	886d      	ldrh	r5, [r5, #2]
 8006d74:	08ad      	lsrs	r5, r5, #2
 8006d76:	089b      	lsrs	r3, r3, #2
 8006d78:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 8006d7c:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 8006d80:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 8006d84:	006e      	lsls	r6, r5, #1
 8006d86:	005b      	lsls	r3, r3, #1
 8006d88:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 8006d8c:	3302      	adds	r3, #2
 8006d8e:	1cb5      	adds	r5, r6, #2
 8006d90:	3402      	adds	r4, #2
 8006d92:	b2a4      	uxth	r4, r4
 8006d94:	5ac6      	ldrh	r6, [r0, r3]
 8006d96:	5b47      	ldrh	r7, [r0, r5]
 8006d98:	52c7      	strh	r7, [r0, r3]
 8006d9a:	42a1      	cmp	r1, r4
 8006d9c:	5346      	strh	r6, [r0, r5]
 8006d9e:	d8e4      	bhi.n	8006d6a <arm_bitreversal_16+0x6>
 8006da0:	bcf0      	pop	{r4, r5, r6, r7}
 8006da2:	4770      	bx	lr
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop

08006da8 <malloc>:
 8006da8:	4b02      	ldr	r3, [pc, #8]	@ (8006db4 <malloc+0xc>)
 8006daa:	4601      	mov	r1, r0
 8006dac:	6818      	ldr	r0, [r3, #0]
 8006dae:	f000 b82d 	b.w	8006e0c <_malloc_r>
 8006db2:	bf00      	nop
 8006db4:	20000418 	.word	0x20000418

08006db8 <free>:
 8006db8:	4b02      	ldr	r3, [pc, #8]	@ (8006dc4 <free+0xc>)
 8006dba:	4601      	mov	r1, r0
 8006dbc:	6818      	ldr	r0, [r3, #0]
 8006dbe:	f000 bc09 	b.w	80075d4 <_free_r>
 8006dc2:	bf00      	nop
 8006dc4:	20000418 	.word	0x20000418

08006dc8 <sbrk_aligned>:
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	4e0f      	ldr	r6, [pc, #60]	@ (8006e08 <sbrk_aligned+0x40>)
 8006dcc:	460c      	mov	r4, r1
 8006dce:	6831      	ldr	r1, [r6, #0]
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	b911      	cbnz	r1, 8006dda <sbrk_aligned+0x12>
 8006dd4:	f000 fba0 	bl	8007518 <_sbrk_r>
 8006dd8:	6030      	str	r0, [r6, #0]
 8006dda:	4621      	mov	r1, r4
 8006ddc:	4628      	mov	r0, r5
 8006dde:	f000 fb9b 	bl	8007518 <_sbrk_r>
 8006de2:	1c43      	adds	r3, r0, #1
 8006de4:	d103      	bne.n	8006dee <sbrk_aligned+0x26>
 8006de6:	f04f 34ff 	mov.w	r4, #4294967295
 8006dea:	4620      	mov	r0, r4
 8006dec:	bd70      	pop	{r4, r5, r6, pc}
 8006dee:	1cc4      	adds	r4, r0, #3
 8006df0:	f024 0403 	bic.w	r4, r4, #3
 8006df4:	42a0      	cmp	r0, r4
 8006df6:	d0f8      	beq.n	8006dea <sbrk_aligned+0x22>
 8006df8:	1a21      	subs	r1, r4, r0
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	f000 fb8c 	bl	8007518 <_sbrk_r>
 8006e00:	3001      	adds	r0, #1
 8006e02:	d1f2      	bne.n	8006dea <sbrk_aligned+0x22>
 8006e04:	e7ef      	b.n	8006de6 <sbrk_aligned+0x1e>
 8006e06:	bf00      	nop
 8006e08:	20002234 	.word	0x20002234

08006e0c <_malloc_r>:
 8006e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e10:	1ccd      	adds	r5, r1, #3
 8006e12:	f025 0503 	bic.w	r5, r5, #3
 8006e16:	3508      	adds	r5, #8
 8006e18:	2d0c      	cmp	r5, #12
 8006e1a:	bf38      	it	cc
 8006e1c:	250c      	movcc	r5, #12
 8006e1e:	2d00      	cmp	r5, #0
 8006e20:	4606      	mov	r6, r0
 8006e22:	db01      	blt.n	8006e28 <_malloc_r+0x1c>
 8006e24:	42a9      	cmp	r1, r5
 8006e26:	d904      	bls.n	8006e32 <_malloc_r+0x26>
 8006e28:	230c      	movs	r3, #12
 8006e2a:	6033      	str	r3, [r6, #0]
 8006e2c:	2000      	movs	r0, #0
 8006e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f08 <_malloc_r+0xfc>
 8006e36:	f000 f869 	bl	8006f0c <__malloc_lock>
 8006e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8006e3e:	461c      	mov	r4, r3
 8006e40:	bb44      	cbnz	r4, 8006e94 <_malloc_r+0x88>
 8006e42:	4629      	mov	r1, r5
 8006e44:	4630      	mov	r0, r6
 8006e46:	f7ff ffbf 	bl	8006dc8 <sbrk_aligned>
 8006e4a:	1c43      	adds	r3, r0, #1
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	d158      	bne.n	8006f02 <_malloc_r+0xf6>
 8006e50:	f8d8 4000 	ldr.w	r4, [r8]
 8006e54:	4627      	mov	r7, r4
 8006e56:	2f00      	cmp	r7, #0
 8006e58:	d143      	bne.n	8006ee2 <_malloc_r+0xd6>
 8006e5a:	2c00      	cmp	r4, #0
 8006e5c:	d04b      	beq.n	8006ef6 <_malloc_r+0xea>
 8006e5e:	6823      	ldr	r3, [r4, #0]
 8006e60:	4639      	mov	r1, r7
 8006e62:	4630      	mov	r0, r6
 8006e64:	eb04 0903 	add.w	r9, r4, r3
 8006e68:	f000 fb56 	bl	8007518 <_sbrk_r>
 8006e6c:	4581      	cmp	r9, r0
 8006e6e:	d142      	bne.n	8006ef6 <_malloc_r+0xea>
 8006e70:	6821      	ldr	r1, [r4, #0]
 8006e72:	1a6d      	subs	r5, r5, r1
 8006e74:	4629      	mov	r1, r5
 8006e76:	4630      	mov	r0, r6
 8006e78:	f7ff ffa6 	bl	8006dc8 <sbrk_aligned>
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	d03a      	beq.n	8006ef6 <_malloc_r+0xea>
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	442b      	add	r3, r5
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	f8d8 3000 	ldr.w	r3, [r8]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	bb62      	cbnz	r2, 8006ee8 <_malloc_r+0xdc>
 8006e8e:	f8c8 7000 	str.w	r7, [r8]
 8006e92:	e00f      	b.n	8006eb4 <_malloc_r+0xa8>
 8006e94:	6822      	ldr	r2, [r4, #0]
 8006e96:	1b52      	subs	r2, r2, r5
 8006e98:	d420      	bmi.n	8006edc <_malloc_r+0xd0>
 8006e9a:	2a0b      	cmp	r2, #11
 8006e9c:	d917      	bls.n	8006ece <_malloc_r+0xc2>
 8006e9e:	1961      	adds	r1, r4, r5
 8006ea0:	42a3      	cmp	r3, r4
 8006ea2:	6025      	str	r5, [r4, #0]
 8006ea4:	bf18      	it	ne
 8006ea6:	6059      	strne	r1, [r3, #4]
 8006ea8:	6863      	ldr	r3, [r4, #4]
 8006eaa:	bf08      	it	eq
 8006eac:	f8c8 1000 	streq.w	r1, [r8]
 8006eb0:	5162      	str	r2, [r4, r5]
 8006eb2:	604b      	str	r3, [r1, #4]
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f000 f82f 	bl	8006f18 <__malloc_unlock>
 8006eba:	f104 000b 	add.w	r0, r4, #11
 8006ebe:	1d23      	adds	r3, r4, #4
 8006ec0:	f020 0007 	bic.w	r0, r0, #7
 8006ec4:	1ac2      	subs	r2, r0, r3
 8006ec6:	bf1c      	itt	ne
 8006ec8:	1a1b      	subne	r3, r3, r0
 8006eca:	50a3      	strne	r3, [r4, r2]
 8006ecc:	e7af      	b.n	8006e2e <_malloc_r+0x22>
 8006ece:	6862      	ldr	r2, [r4, #4]
 8006ed0:	42a3      	cmp	r3, r4
 8006ed2:	bf0c      	ite	eq
 8006ed4:	f8c8 2000 	streq.w	r2, [r8]
 8006ed8:	605a      	strne	r2, [r3, #4]
 8006eda:	e7eb      	b.n	8006eb4 <_malloc_r+0xa8>
 8006edc:	4623      	mov	r3, r4
 8006ede:	6864      	ldr	r4, [r4, #4]
 8006ee0:	e7ae      	b.n	8006e40 <_malloc_r+0x34>
 8006ee2:	463c      	mov	r4, r7
 8006ee4:	687f      	ldr	r7, [r7, #4]
 8006ee6:	e7b6      	b.n	8006e56 <_malloc_r+0x4a>
 8006ee8:	461a      	mov	r2, r3
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	42a3      	cmp	r3, r4
 8006eee:	d1fb      	bne.n	8006ee8 <_malloc_r+0xdc>
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	6053      	str	r3, [r2, #4]
 8006ef4:	e7de      	b.n	8006eb4 <_malloc_r+0xa8>
 8006ef6:	230c      	movs	r3, #12
 8006ef8:	6033      	str	r3, [r6, #0]
 8006efa:	4630      	mov	r0, r6
 8006efc:	f000 f80c 	bl	8006f18 <__malloc_unlock>
 8006f00:	e794      	b.n	8006e2c <_malloc_r+0x20>
 8006f02:	6005      	str	r5, [r0, #0]
 8006f04:	e7d6      	b.n	8006eb4 <_malloc_r+0xa8>
 8006f06:	bf00      	nop
 8006f08:	20002238 	.word	0x20002238

08006f0c <__malloc_lock>:
 8006f0c:	4801      	ldr	r0, [pc, #4]	@ (8006f14 <__malloc_lock+0x8>)
 8006f0e:	f000 bb50 	b.w	80075b2 <__retarget_lock_acquire_recursive>
 8006f12:	bf00      	nop
 8006f14:	2000237c 	.word	0x2000237c

08006f18 <__malloc_unlock>:
 8006f18:	4801      	ldr	r0, [pc, #4]	@ (8006f20 <__malloc_unlock+0x8>)
 8006f1a:	f000 bb4b 	b.w	80075b4 <__retarget_lock_release_recursive>
 8006f1e:	bf00      	nop
 8006f20:	2000237c 	.word	0x2000237c

08006f24 <std>:
 8006f24:	2300      	movs	r3, #0
 8006f26:	b510      	push	{r4, lr}
 8006f28:	4604      	mov	r4, r0
 8006f2a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f32:	6083      	str	r3, [r0, #8]
 8006f34:	8181      	strh	r1, [r0, #12]
 8006f36:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f38:	81c2      	strh	r2, [r0, #14]
 8006f3a:	6183      	str	r3, [r0, #24]
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	2208      	movs	r2, #8
 8006f40:	305c      	adds	r0, #92	@ 0x5c
 8006f42:	f000 faad 	bl	80074a0 <memset>
 8006f46:	4b0d      	ldr	r3, [pc, #52]	@ (8006f7c <std+0x58>)
 8006f48:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f80 <std+0x5c>)
 8006f4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f84 <std+0x60>)
 8006f50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f52:	4b0d      	ldr	r3, [pc, #52]	@ (8006f88 <std+0x64>)
 8006f54:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f56:	4b0d      	ldr	r3, [pc, #52]	@ (8006f8c <std+0x68>)
 8006f58:	6224      	str	r4, [r4, #32]
 8006f5a:	429c      	cmp	r4, r3
 8006f5c:	d006      	beq.n	8006f6c <std+0x48>
 8006f5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f62:	4294      	cmp	r4, r2
 8006f64:	d002      	beq.n	8006f6c <std+0x48>
 8006f66:	33d0      	adds	r3, #208	@ 0xd0
 8006f68:	429c      	cmp	r4, r3
 8006f6a:	d105      	bne.n	8006f78 <std+0x54>
 8006f6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f74:	f000 bb1c 	b.w	80075b0 <__retarget_lock_init_recursive>
 8006f78:	bd10      	pop	{r4, pc}
 8006f7a:	bf00      	nop
 8006f7c:	080072f1 	.word	0x080072f1
 8006f80:	08007313 	.word	0x08007313
 8006f84:	0800734b 	.word	0x0800734b
 8006f88:	0800736f 	.word	0x0800736f
 8006f8c:	2000223c 	.word	0x2000223c

08006f90 <stdio_exit_handler>:
 8006f90:	4a02      	ldr	r2, [pc, #8]	@ (8006f9c <stdio_exit_handler+0xc>)
 8006f92:	4903      	ldr	r1, [pc, #12]	@ (8006fa0 <stdio_exit_handler+0x10>)
 8006f94:	4803      	ldr	r0, [pc, #12]	@ (8006fa4 <stdio_exit_handler+0x14>)
 8006f96:	f000 b869 	b.w	800706c <_fwalk_sglue>
 8006f9a:	bf00      	nop
 8006f9c:	2000040c 	.word	0x2000040c
 8006fa0:	08007d11 	.word	0x08007d11
 8006fa4:	2000041c 	.word	0x2000041c

08006fa8 <cleanup_stdio>:
 8006fa8:	6841      	ldr	r1, [r0, #4]
 8006faa:	4b0c      	ldr	r3, [pc, #48]	@ (8006fdc <cleanup_stdio+0x34>)
 8006fac:	4299      	cmp	r1, r3
 8006fae:	b510      	push	{r4, lr}
 8006fb0:	4604      	mov	r4, r0
 8006fb2:	d001      	beq.n	8006fb8 <cleanup_stdio+0x10>
 8006fb4:	f000 feac 	bl	8007d10 <_fflush_r>
 8006fb8:	68a1      	ldr	r1, [r4, #8]
 8006fba:	4b09      	ldr	r3, [pc, #36]	@ (8006fe0 <cleanup_stdio+0x38>)
 8006fbc:	4299      	cmp	r1, r3
 8006fbe:	d002      	beq.n	8006fc6 <cleanup_stdio+0x1e>
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	f000 fea5 	bl	8007d10 <_fflush_r>
 8006fc6:	68e1      	ldr	r1, [r4, #12]
 8006fc8:	4b06      	ldr	r3, [pc, #24]	@ (8006fe4 <cleanup_stdio+0x3c>)
 8006fca:	4299      	cmp	r1, r3
 8006fcc:	d004      	beq.n	8006fd8 <cleanup_stdio+0x30>
 8006fce:	4620      	mov	r0, r4
 8006fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd4:	f000 be9c 	b.w	8007d10 <_fflush_r>
 8006fd8:	bd10      	pop	{r4, pc}
 8006fda:	bf00      	nop
 8006fdc:	2000223c 	.word	0x2000223c
 8006fe0:	200022a4 	.word	0x200022a4
 8006fe4:	2000230c 	.word	0x2000230c

08006fe8 <global_stdio_init.part.0>:
 8006fe8:	b510      	push	{r4, lr}
 8006fea:	4b0b      	ldr	r3, [pc, #44]	@ (8007018 <global_stdio_init.part.0+0x30>)
 8006fec:	4c0b      	ldr	r4, [pc, #44]	@ (800701c <global_stdio_init.part.0+0x34>)
 8006fee:	4a0c      	ldr	r2, [pc, #48]	@ (8007020 <global_stdio_init.part.0+0x38>)
 8006ff0:	601a      	str	r2, [r3, #0]
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	2104      	movs	r1, #4
 8006ff8:	f7ff ff94 	bl	8006f24 <std>
 8006ffc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007000:	2201      	movs	r2, #1
 8007002:	2109      	movs	r1, #9
 8007004:	f7ff ff8e 	bl	8006f24 <std>
 8007008:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800700c:	2202      	movs	r2, #2
 800700e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007012:	2112      	movs	r1, #18
 8007014:	f7ff bf86 	b.w	8006f24 <std>
 8007018:	20002374 	.word	0x20002374
 800701c:	2000223c 	.word	0x2000223c
 8007020:	08006f91 	.word	0x08006f91

08007024 <__sfp_lock_acquire>:
 8007024:	4801      	ldr	r0, [pc, #4]	@ (800702c <__sfp_lock_acquire+0x8>)
 8007026:	f000 bac4 	b.w	80075b2 <__retarget_lock_acquire_recursive>
 800702a:	bf00      	nop
 800702c:	2000237d 	.word	0x2000237d

08007030 <__sfp_lock_release>:
 8007030:	4801      	ldr	r0, [pc, #4]	@ (8007038 <__sfp_lock_release+0x8>)
 8007032:	f000 babf 	b.w	80075b4 <__retarget_lock_release_recursive>
 8007036:	bf00      	nop
 8007038:	2000237d 	.word	0x2000237d

0800703c <__sinit>:
 800703c:	b510      	push	{r4, lr}
 800703e:	4604      	mov	r4, r0
 8007040:	f7ff fff0 	bl	8007024 <__sfp_lock_acquire>
 8007044:	6a23      	ldr	r3, [r4, #32]
 8007046:	b11b      	cbz	r3, 8007050 <__sinit+0x14>
 8007048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800704c:	f7ff bff0 	b.w	8007030 <__sfp_lock_release>
 8007050:	4b04      	ldr	r3, [pc, #16]	@ (8007064 <__sinit+0x28>)
 8007052:	6223      	str	r3, [r4, #32]
 8007054:	4b04      	ldr	r3, [pc, #16]	@ (8007068 <__sinit+0x2c>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1f5      	bne.n	8007048 <__sinit+0xc>
 800705c:	f7ff ffc4 	bl	8006fe8 <global_stdio_init.part.0>
 8007060:	e7f2      	b.n	8007048 <__sinit+0xc>
 8007062:	bf00      	nop
 8007064:	08006fa9 	.word	0x08006fa9
 8007068:	20002374 	.word	0x20002374

0800706c <_fwalk_sglue>:
 800706c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007070:	4607      	mov	r7, r0
 8007072:	4688      	mov	r8, r1
 8007074:	4614      	mov	r4, r2
 8007076:	2600      	movs	r6, #0
 8007078:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800707c:	f1b9 0901 	subs.w	r9, r9, #1
 8007080:	d505      	bpl.n	800708e <_fwalk_sglue+0x22>
 8007082:	6824      	ldr	r4, [r4, #0]
 8007084:	2c00      	cmp	r4, #0
 8007086:	d1f7      	bne.n	8007078 <_fwalk_sglue+0xc>
 8007088:	4630      	mov	r0, r6
 800708a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800708e:	89ab      	ldrh	r3, [r5, #12]
 8007090:	2b01      	cmp	r3, #1
 8007092:	d907      	bls.n	80070a4 <_fwalk_sglue+0x38>
 8007094:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007098:	3301      	adds	r3, #1
 800709a:	d003      	beq.n	80070a4 <_fwalk_sglue+0x38>
 800709c:	4629      	mov	r1, r5
 800709e:	4638      	mov	r0, r7
 80070a0:	47c0      	blx	r8
 80070a2:	4306      	orrs	r6, r0
 80070a4:	3568      	adds	r5, #104	@ 0x68
 80070a6:	e7e9      	b.n	800707c <_fwalk_sglue+0x10>

080070a8 <iprintf>:
 80070a8:	b40f      	push	{r0, r1, r2, r3}
 80070aa:	b507      	push	{r0, r1, r2, lr}
 80070ac:	4906      	ldr	r1, [pc, #24]	@ (80070c8 <iprintf+0x20>)
 80070ae:	ab04      	add	r3, sp, #16
 80070b0:	6808      	ldr	r0, [r1, #0]
 80070b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80070b6:	6881      	ldr	r1, [r0, #8]
 80070b8:	9301      	str	r3, [sp, #4]
 80070ba:	f000 faff 	bl	80076bc <_vfiprintf_r>
 80070be:	b003      	add	sp, #12
 80070c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070c4:	b004      	add	sp, #16
 80070c6:	4770      	bx	lr
 80070c8:	20000418 	.word	0x20000418

080070cc <_puts_r>:
 80070cc:	6a03      	ldr	r3, [r0, #32]
 80070ce:	b570      	push	{r4, r5, r6, lr}
 80070d0:	6884      	ldr	r4, [r0, #8]
 80070d2:	4605      	mov	r5, r0
 80070d4:	460e      	mov	r6, r1
 80070d6:	b90b      	cbnz	r3, 80070dc <_puts_r+0x10>
 80070d8:	f7ff ffb0 	bl	800703c <__sinit>
 80070dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070de:	07db      	lsls	r3, r3, #31
 80070e0:	d405      	bmi.n	80070ee <_puts_r+0x22>
 80070e2:	89a3      	ldrh	r3, [r4, #12]
 80070e4:	0598      	lsls	r0, r3, #22
 80070e6:	d402      	bmi.n	80070ee <_puts_r+0x22>
 80070e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ea:	f000 fa62 	bl	80075b2 <__retarget_lock_acquire_recursive>
 80070ee:	89a3      	ldrh	r3, [r4, #12]
 80070f0:	0719      	lsls	r1, r3, #28
 80070f2:	d502      	bpl.n	80070fa <_puts_r+0x2e>
 80070f4:	6923      	ldr	r3, [r4, #16]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d135      	bne.n	8007166 <_puts_r+0x9a>
 80070fa:	4621      	mov	r1, r4
 80070fc:	4628      	mov	r0, r5
 80070fe:	f000 f979 	bl	80073f4 <__swsetup_r>
 8007102:	b380      	cbz	r0, 8007166 <_puts_r+0x9a>
 8007104:	f04f 35ff 	mov.w	r5, #4294967295
 8007108:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800710a:	07da      	lsls	r2, r3, #31
 800710c:	d405      	bmi.n	800711a <_puts_r+0x4e>
 800710e:	89a3      	ldrh	r3, [r4, #12]
 8007110:	059b      	lsls	r3, r3, #22
 8007112:	d402      	bmi.n	800711a <_puts_r+0x4e>
 8007114:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007116:	f000 fa4d 	bl	80075b4 <__retarget_lock_release_recursive>
 800711a:	4628      	mov	r0, r5
 800711c:	bd70      	pop	{r4, r5, r6, pc}
 800711e:	2b00      	cmp	r3, #0
 8007120:	da04      	bge.n	800712c <_puts_r+0x60>
 8007122:	69a2      	ldr	r2, [r4, #24]
 8007124:	429a      	cmp	r2, r3
 8007126:	dc17      	bgt.n	8007158 <_puts_r+0x8c>
 8007128:	290a      	cmp	r1, #10
 800712a:	d015      	beq.n	8007158 <_puts_r+0x8c>
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	6022      	str	r2, [r4, #0]
 8007132:	7019      	strb	r1, [r3, #0]
 8007134:	68a3      	ldr	r3, [r4, #8]
 8007136:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800713a:	3b01      	subs	r3, #1
 800713c:	60a3      	str	r3, [r4, #8]
 800713e:	2900      	cmp	r1, #0
 8007140:	d1ed      	bne.n	800711e <_puts_r+0x52>
 8007142:	2b00      	cmp	r3, #0
 8007144:	da11      	bge.n	800716a <_puts_r+0x9e>
 8007146:	4622      	mov	r2, r4
 8007148:	210a      	movs	r1, #10
 800714a:	4628      	mov	r0, r5
 800714c:	f000 f913 	bl	8007376 <__swbuf_r>
 8007150:	3001      	adds	r0, #1
 8007152:	d0d7      	beq.n	8007104 <_puts_r+0x38>
 8007154:	250a      	movs	r5, #10
 8007156:	e7d7      	b.n	8007108 <_puts_r+0x3c>
 8007158:	4622      	mov	r2, r4
 800715a:	4628      	mov	r0, r5
 800715c:	f000 f90b 	bl	8007376 <__swbuf_r>
 8007160:	3001      	adds	r0, #1
 8007162:	d1e7      	bne.n	8007134 <_puts_r+0x68>
 8007164:	e7ce      	b.n	8007104 <_puts_r+0x38>
 8007166:	3e01      	subs	r6, #1
 8007168:	e7e4      	b.n	8007134 <_puts_r+0x68>
 800716a:	6823      	ldr	r3, [r4, #0]
 800716c:	1c5a      	adds	r2, r3, #1
 800716e:	6022      	str	r2, [r4, #0]
 8007170:	220a      	movs	r2, #10
 8007172:	701a      	strb	r2, [r3, #0]
 8007174:	e7ee      	b.n	8007154 <_puts_r+0x88>
	...

08007178 <puts>:
 8007178:	4b02      	ldr	r3, [pc, #8]	@ (8007184 <puts+0xc>)
 800717a:	4601      	mov	r1, r0
 800717c:	6818      	ldr	r0, [r3, #0]
 800717e:	f7ff bfa5 	b.w	80070cc <_puts_r>
 8007182:	bf00      	nop
 8007184:	20000418 	.word	0x20000418

08007188 <setvbuf>:
 8007188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800718c:	461d      	mov	r5, r3
 800718e:	4b57      	ldr	r3, [pc, #348]	@ (80072ec <setvbuf+0x164>)
 8007190:	681f      	ldr	r7, [r3, #0]
 8007192:	4604      	mov	r4, r0
 8007194:	460e      	mov	r6, r1
 8007196:	4690      	mov	r8, r2
 8007198:	b127      	cbz	r7, 80071a4 <setvbuf+0x1c>
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	b913      	cbnz	r3, 80071a4 <setvbuf+0x1c>
 800719e:	4638      	mov	r0, r7
 80071a0:	f7ff ff4c 	bl	800703c <__sinit>
 80071a4:	f1b8 0f02 	cmp.w	r8, #2
 80071a8:	d006      	beq.n	80071b8 <setvbuf+0x30>
 80071aa:	f1b8 0f01 	cmp.w	r8, #1
 80071ae:	f200 809a 	bhi.w	80072e6 <setvbuf+0x15e>
 80071b2:	2d00      	cmp	r5, #0
 80071b4:	f2c0 8097 	blt.w	80072e6 <setvbuf+0x15e>
 80071b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071ba:	07d9      	lsls	r1, r3, #31
 80071bc:	d405      	bmi.n	80071ca <setvbuf+0x42>
 80071be:	89a3      	ldrh	r3, [r4, #12]
 80071c0:	059a      	lsls	r2, r3, #22
 80071c2:	d402      	bmi.n	80071ca <setvbuf+0x42>
 80071c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071c6:	f000 f9f4 	bl	80075b2 <__retarget_lock_acquire_recursive>
 80071ca:	4621      	mov	r1, r4
 80071cc:	4638      	mov	r0, r7
 80071ce:	f000 fd9f 	bl	8007d10 <_fflush_r>
 80071d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071d4:	b141      	cbz	r1, 80071e8 <setvbuf+0x60>
 80071d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071da:	4299      	cmp	r1, r3
 80071dc:	d002      	beq.n	80071e4 <setvbuf+0x5c>
 80071de:	4638      	mov	r0, r7
 80071e0:	f000 f9f8 	bl	80075d4 <_free_r>
 80071e4:	2300      	movs	r3, #0
 80071e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80071e8:	2300      	movs	r3, #0
 80071ea:	61a3      	str	r3, [r4, #24]
 80071ec:	6063      	str	r3, [r4, #4]
 80071ee:	89a3      	ldrh	r3, [r4, #12]
 80071f0:	061b      	lsls	r3, r3, #24
 80071f2:	d503      	bpl.n	80071fc <setvbuf+0x74>
 80071f4:	6921      	ldr	r1, [r4, #16]
 80071f6:	4638      	mov	r0, r7
 80071f8:	f000 f9ec 	bl	80075d4 <_free_r>
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8007202:	f023 0303 	bic.w	r3, r3, #3
 8007206:	f1b8 0f02 	cmp.w	r8, #2
 800720a:	81a3      	strh	r3, [r4, #12]
 800720c:	d061      	beq.n	80072d2 <setvbuf+0x14a>
 800720e:	ab01      	add	r3, sp, #4
 8007210:	466a      	mov	r2, sp
 8007212:	4621      	mov	r1, r4
 8007214:	4638      	mov	r0, r7
 8007216:	f000 fda3 	bl	8007d60 <__swhatbuf_r>
 800721a:	89a3      	ldrh	r3, [r4, #12]
 800721c:	4318      	orrs	r0, r3
 800721e:	81a0      	strh	r0, [r4, #12]
 8007220:	bb2d      	cbnz	r5, 800726e <setvbuf+0xe6>
 8007222:	9d00      	ldr	r5, [sp, #0]
 8007224:	4628      	mov	r0, r5
 8007226:	f7ff fdbf 	bl	8006da8 <malloc>
 800722a:	4606      	mov	r6, r0
 800722c:	2800      	cmp	r0, #0
 800722e:	d152      	bne.n	80072d6 <setvbuf+0x14e>
 8007230:	f8dd 9000 	ldr.w	r9, [sp]
 8007234:	45a9      	cmp	r9, r5
 8007236:	d140      	bne.n	80072ba <setvbuf+0x132>
 8007238:	f04f 35ff 	mov.w	r5, #4294967295
 800723c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007240:	f043 0202 	orr.w	r2, r3, #2
 8007244:	81a2      	strh	r2, [r4, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	60a2      	str	r2, [r4, #8]
 800724a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800724e:	6022      	str	r2, [r4, #0]
 8007250:	6122      	str	r2, [r4, #16]
 8007252:	2201      	movs	r2, #1
 8007254:	6162      	str	r2, [r4, #20]
 8007256:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007258:	07d6      	lsls	r6, r2, #31
 800725a:	d404      	bmi.n	8007266 <setvbuf+0xde>
 800725c:	0598      	lsls	r0, r3, #22
 800725e:	d402      	bmi.n	8007266 <setvbuf+0xde>
 8007260:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007262:	f000 f9a7 	bl	80075b4 <__retarget_lock_release_recursive>
 8007266:	4628      	mov	r0, r5
 8007268:	b003      	add	sp, #12
 800726a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800726e:	2e00      	cmp	r6, #0
 8007270:	d0d8      	beq.n	8007224 <setvbuf+0x9c>
 8007272:	6a3b      	ldr	r3, [r7, #32]
 8007274:	b913      	cbnz	r3, 800727c <setvbuf+0xf4>
 8007276:	4638      	mov	r0, r7
 8007278:	f7ff fee0 	bl	800703c <__sinit>
 800727c:	f1b8 0f01 	cmp.w	r8, #1
 8007280:	bf08      	it	eq
 8007282:	89a3      	ldrheq	r3, [r4, #12]
 8007284:	6026      	str	r6, [r4, #0]
 8007286:	bf04      	itt	eq
 8007288:	f043 0301 	orreq.w	r3, r3, #1
 800728c:	81a3      	strheq	r3, [r4, #12]
 800728e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007292:	f013 0208 	ands.w	r2, r3, #8
 8007296:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800729a:	d01e      	beq.n	80072da <setvbuf+0x152>
 800729c:	07d9      	lsls	r1, r3, #31
 800729e:	bf41      	itttt	mi
 80072a0:	2200      	movmi	r2, #0
 80072a2:	426d      	negmi	r5, r5
 80072a4:	60a2      	strmi	r2, [r4, #8]
 80072a6:	61a5      	strmi	r5, [r4, #24]
 80072a8:	bf58      	it	pl
 80072aa:	60a5      	strpl	r5, [r4, #8]
 80072ac:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80072ae:	07d2      	lsls	r2, r2, #31
 80072b0:	d401      	bmi.n	80072b6 <setvbuf+0x12e>
 80072b2:	059b      	lsls	r3, r3, #22
 80072b4:	d513      	bpl.n	80072de <setvbuf+0x156>
 80072b6:	2500      	movs	r5, #0
 80072b8:	e7d5      	b.n	8007266 <setvbuf+0xde>
 80072ba:	4648      	mov	r0, r9
 80072bc:	f7ff fd74 	bl	8006da8 <malloc>
 80072c0:	4606      	mov	r6, r0
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d0b8      	beq.n	8007238 <setvbuf+0xb0>
 80072c6:	89a3      	ldrh	r3, [r4, #12]
 80072c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072cc:	81a3      	strh	r3, [r4, #12]
 80072ce:	464d      	mov	r5, r9
 80072d0:	e7cf      	b.n	8007272 <setvbuf+0xea>
 80072d2:	2500      	movs	r5, #0
 80072d4:	e7b2      	b.n	800723c <setvbuf+0xb4>
 80072d6:	46a9      	mov	r9, r5
 80072d8:	e7f5      	b.n	80072c6 <setvbuf+0x13e>
 80072da:	60a2      	str	r2, [r4, #8]
 80072dc:	e7e6      	b.n	80072ac <setvbuf+0x124>
 80072de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072e0:	f000 f968 	bl	80075b4 <__retarget_lock_release_recursive>
 80072e4:	e7e7      	b.n	80072b6 <setvbuf+0x12e>
 80072e6:	f04f 35ff 	mov.w	r5, #4294967295
 80072ea:	e7bc      	b.n	8007266 <setvbuf+0xde>
 80072ec:	20000418 	.word	0x20000418

080072f0 <__sread>:
 80072f0:	b510      	push	{r4, lr}
 80072f2:	460c      	mov	r4, r1
 80072f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f8:	f000 f8fc 	bl	80074f4 <_read_r>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	bfab      	itete	ge
 8007300:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007302:	89a3      	ldrhlt	r3, [r4, #12]
 8007304:	181b      	addge	r3, r3, r0
 8007306:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800730a:	bfac      	ite	ge
 800730c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800730e:	81a3      	strhlt	r3, [r4, #12]
 8007310:	bd10      	pop	{r4, pc}

08007312 <__swrite>:
 8007312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007316:	461f      	mov	r7, r3
 8007318:	898b      	ldrh	r3, [r1, #12]
 800731a:	05db      	lsls	r3, r3, #23
 800731c:	4605      	mov	r5, r0
 800731e:	460c      	mov	r4, r1
 8007320:	4616      	mov	r6, r2
 8007322:	d505      	bpl.n	8007330 <__swrite+0x1e>
 8007324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007328:	2302      	movs	r3, #2
 800732a:	2200      	movs	r2, #0
 800732c:	f000 f8d0 	bl	80074d0 <_lseek_r>
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007336:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800733a:	81a3      	strh	r3, [r4, #12]
 800733c:	4632      	mov	r2, r6
 800733e:	463b      	mov	r3, r7
 8007340:	4628      	mov	r0, r5
 8007342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007346:	f000 b8f7 	b.w	8007538 <_write_r>

0800734a <__sseek>:
 800734a:	b510      	push	{r4, lr}
 800734c:	460c      	mov	r4, r1
 800734e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007352:	f000 f8bd 	bl	80074d0 <_lseek_r>
 8007356:	1c43      	adds	r3, r0, #1
 8007358:	89a3      	ldrh	r3, [r4, #12]
 800735a:	bf15      	itete	ne
 800735c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800735e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007362:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007366:	81a3      	strheq	r3, [r4, #12]
 8007368:	bf18      	it	ne
 800736a:	81a3      	strhne	r3, [r4, #12]
 800736c:	bd10      	pop	{r4, pc}

0800736e <__sclose>:
 800736e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007372:	f000 b89d 	b.w	80074b0 <_close_r>

08007376 <__swbuf_r>:
 8007376:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007378:	460e      	mov	r6, r1
 800737a:	4614      	mov	r4, r2
 800737c:	4605      	mov	r5, r0
 800737e:	b118      	cbz	r0, 8007388 <__swbuf_r+0x12>
 8007380:	6a03      	ldr	r3, [r0, #32]
 8007382:	b90b      	cbnz	r3, 8007388 <__swbuf_r+0x12>
 8007384:	f7ff fe5a 	bl	800703c <__sinit>
 8007388:	69a3      	ldr	r3, [r4, #24]
 800738a:	60a3      	str	r3, [r4, #8]
 800738c:	89a3      	ldrh	r3, [r4, #12]
 800738e:	071a      	lsls	r2, r3, #28
 8007390:	d501      	bpl.n	8007396 <__swbuf_r+0x20>
 8007392:	6923      	ldr	r3, [r4, #16]
 8007394:	b943      	cbnz	r3, 80073a8 <__swbuf_r+0x32>
 8007396:	4621      	mov	r1, r4
 8007398:	4628      	mov	r0, r5
 800739a:	f000 f82b 	bl	80073f4 <__swsetup_r>
 800739e:	b118      	cbz	r0, 80073a8 <__swbuf_r+0x32>
 80073a0:	f04f 37ff 	mov.w	r7, #4294967295
 80073a4:	4638      	mov	r0, r7
 80073a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073a8:	6823      	ldr	r3, [r4, #0]
 80073aa:	6922      	ldr	r2, [r4, #16]
 80073ac:	1a98      	subs	r0, r3, r2
 80073ae:	6963      	ldr	r3, [r4, #20]
 80073b0:	b2f6      	uxtb	r6, r6
 80073b2:	4283      	cmp	r3, r0
 80073b4:	4637      	mov	r7, r6
 80073b6:	dc05      	bgt.n	80073c4 <__swbuf_r+0x4e>
 80073b8:	4621      	mov	r1, r4
 80073ba:	4628      	mov	r0, r5
 80073bc:	f000 fca8 	bl	8007d10 <_fflush_r>
 80073c0:	2800      	cmp	r0, #0
 80073c2:	d1ed      	bne.n	80073a0 <__swbuf_r+0x2a>
 80073c4:	68a3      	ldr	r3, [r4, #8]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	60a3      	str	r3, [r4, #8]
 80073ca:	6823      	ldr	r3, [r4, #0]
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	6022      	str	r2, [r4, #0]
 80073d0:	701e      	strb	r6, [r3, #0]
 80073d2:	6962      	ldr	r2, [r4, #20]
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d004      	beq.n	80073e4 <__swbuf_r+0x6e>
 80073da:	89a3      	ldrh	r3, [r4, #12]
 80073dc:	07db      	lsls	r3, r3, #31
 80073de:	d5e1      	bpl.n	80073a4 <__swbuf_r+0x2e>
 80073e0:	2e0a      	cmp	r6, #10
 80073e2:	d1df      	bne.n	80073a4 <__swbuf_r+0x2e>
 80073e4:	4621      	mov	r1, r4
 80073e6:	4628      	mov	r0, r5
 80073e8:	f000 fc92 	bl	8007d10 <_fflush_r>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d0d9      	beq.n	80073a4 <__swbuf_r+0x2e>
 80073f0:	e7d6      	b.n	80073a0 <__swbuf_r+0x2a>
	...

080073f4 <__swsetup_r>:
 80073f4:	b538      	push	{r3, r4, r5, lr}
 80073f6:	4b29      	ldr	r3, [pc, #164]	@ (800749c <__swsetup_r+0xa8>)
 80073f8:	4605      	mov	r5, r0
 80073fa:	6818      	ldr	r0, [r3, #0]
 80073fc:	460c      	mov	r4, r1
 80073fe:	b118      	cbz	r0, 8007408 <__swsetup_r+0x14>
 8007400:	6a03      	ldr	r3, [r0, #32]
 8007402:	b90b      	cbnz	r3, 8007408 <__swsetup_r+0x14>
 8007404:	f7ff fe1a 	bl	800703c <__sinit>
 8007408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800740c:	0719      	lsls	r1, r3, #28
 800740e:	d422      	bmi.n	8007456 <__swsetup_r+0x62>
 8007410:	06da      	lsls	r2, r3, #27
 8007412:	d407      	bmi.n	8007424 <__swsetup_r+0x30>
 8007414:	2209      	movs	r2, #9
 8007416:	602a      	str	r2, [r5, #0]
 8007418:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800741c:	81a3      	strh	r3, [r4, #12]
 800741e:	f04f 30ff 	mov.w	r0, #4294967295
 8007422:	e033      	b.n	800748c <__swsetup_r+0x98>
 8007424:	0758      	lsls	r0, r3, #29
 8007426:	d512      	bpl.n	800744e <__swsetup_r+0x5a>
 8007428:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800742a:	b141      	cbz	r1, 800743e <__swsetup_r+0x4a>
 800742c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007430:	4299      	cmp	r1, r3
 8007432:	d002      	beq.n	800743a <__swsetup_r+0x46>
 8007434:	4628      	mov	r0, r5
 8007436:	f000 f8cd 	bl	80075d4 <_free_r>
 800743a:	2300      	movs	r3, #0
 800743c:	6363      	str	r3, [r4, #52]	@ 0x34
 800743e:	89a3      	ldrh	r3, [r4, #12]
 8007440:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007444:	81a3      	strh	r3, [r4, #12]
 8007446:	2300      	movs	r3, #0
 8007448:	6063      	str	r3, [r4, #4]
 800744a:	6923      	ldr	r3, [r4, #16]
 800744c:	6023      	str	r3, [r4, #0]
 800744e:	89a3      	ldrh	r3, [r4, #12]
 8007450:	f043 0308 	orr.w	r3, r3, #8
 8007454:	81a3      	strh	r3, [r4, #12]
 8007456:	6923      	ldr	r3, [r4, #16]
 8007458:	b94b      	cbnz	r3, 800746e <__swsetup_r+0x7a>
 800745a:	89a3      	ldrh	r3, [r4, #12]
 800745c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007464:	d003      	beq.n	800746e <__swsetup_r+0x7a>
 8007466:	4621      	mov	r1, r4
 8007468:	4628      	mov	r0, r5
 800746a:	f000 fc9f 	bl	8007dac <__smakebuf_r>
 800746e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007472:	f013 0201 	ands.w	r2, r3, #1
 8007476:	d00a      	beq.n	800748e <__swsetup_r+0x9a>
 8007478:	2200      	movs	r2, #0
 800747a:	60a2      	str	r2, [r4, #8]
 800747c:	6962      	ldr	r2, [r4, #20]
 800747e:	4252      	negs	r2, r2
 8007480:	61a2      	str	r2, [r4, #24]
 8007482:	6922      	ldr	r2, [r4, #16]
 8007484:	b942      	cbnz	r2, 8007498 <__swsetup_r+0xa4>
 8007486:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800748a:	d1c5      	bne.n	8007418 <__swsetup_r+0x24>
 800748c:	bd38      	pop	{r3, r4, r5, pc}
 800748e:	0799      	lsls	r1, r3, #30
 8007490:	bf58      	it	pl
 8007492:	6962      	ldrpl	r2, [r4, #20]
 8007494:	60a2      	str	r2, [r4, #8]
 8007496:	e7f4      	b.n	8007482 <__swsetup_r+0x8e>
 8007498:	2000      	movs	r0, #0
 800749a:	e7f7      	b.n	800748c <__swsetup_r+0x98>
 800749c:	20000418 	.word	0x20000418

080074a0 <memset>:
 80074a0:	4402      	add	r2, r0
 80074a2:	4603      	mov	r3, r0
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d100      	bne.n	80074aa <memset+0xa>
 80074a8:	4770      	bx	lr
 80074aa:	f803 1b01 	strb.w	r1, [r3], #1
 80074ae:	e7f9      	b.n	80074a4 <memset+0x4>

080074b0 <_close_r>:
 80074b0:	b538      	push	{r3, r4, r5, lr}
 80074b2:	4d06      	ldr	r5, [pc, #24]	@ (80074cc <_close_r+0x1c>)
 80074b4:	2300      	movs	r3, #0
 80074b6:	4604      	mov	r4, r0
 80074b8:	4608      	mov	r0, r1
 80074ba:	602b      	str	r3, [r5, #0]
 80074bc:	f7f9 fe7c 	bl	80011b8 <_close>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_close_r+0x1a>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_close_r+0x1a>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	20002378 	.word	0x20002378

080074d0 <_lseek_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d07      	ldr	r5, [pc, #28]	@ (80074f0 <_lseek_r+0x20>)
 80074d4:	4604      	mov	r4, r0
 80074d6:	4608      	mov	r0, r1
 80074d8:	4611      	mov	r1, r2
 80074da:	2200      	movs	r2, #0
 80074dc:	602a      	str	r2, [r5, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	f7f9 fe76 	bl	80011d0 <_lseek>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	d102      	bne.n	80074ee <_lseek_r+0x1e>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	b103      	cbz	r3, 80074ee <_lseek_r+0x1e>
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	bd38      	pop	{r3, r4, r5, pc}
 80074f0:	20002378 	.word	0x20002378

080074f4 <_read_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	4d07      	ldr	r5, [pc, #28]	@ (8007514 <_read_r+0x20>)
 80074f8:	4604      	mov	r4, r0
 80074fa:	4608      	mov	r0, r1
 80074fc:	4611      	mov	r1, r2
 80074fe:	2200      	movs	r2, #0
 8007500:	602a      	str	r2, [r5, #0]
 8007502:	461a      	mov	r2, r3
 8007504:	f7f9 fe6c 	bl	80011e0 <_read>
 8007508:	1c43      	adds	r3, r0, #1
 800750a:	d102      	bne.n	8007512 <_read_r+0x1e>
 800750c:	682b      	ldr	r3, [r5, #0]
 800750e:	b103      	cbz	r3, 8007512 <_read_r+0x1e>
 8007510:	6023      	str	r3, [r4, #0]
 8007512:	bd38      	pop	{r3, r4, r5, pc}
 8007514:	20002378 	.word	0x20002378

08007518 <_sbrk_r>:
 8007518:	b538      	push	{r3, r4, r5, lr}
 800751a:	4d06      	ldr	r5, [pc, #24]	@ (8007534 <_sbrk_r+0x1c>)
 800751c:	2300      	movs	r3, #0
 800751e:	4604      	mov	r4, r0
 8007520:	4608      	mov	r0, r1
 8007522:	602b      	str	r3, [r5, #0]
 8007524:	f7fb f8a6 	bl	8002674 <_sbrk>
 8007528:	1c43      	adds	r3, r0, #1
 800752a:	d102      	bne.n	8007532 <_sbrk_r+0x1a>
 800752c:	682b      	ldr	r3, [r5, #0]
 800752e:	b103      	cbz	r3, 8007532 <_sbrk_r+0x1a>
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	bd38      	pop	{r3, r4, r5, pc}
 8007534:	20002378 	.word	0x20002378

08007538 <_write_r>:
 8007538:	b538      	push	{r3, r4, r5, lr}
 800753a:	4d07      	ldr	r5, [pc, #28]	@ (8007558 <_write_r+0x20>)
 800753c:	4604      	mov	r4, r0
 800753e:	4608      	mov	r0, r1
 8007540:	4611      	mov	r1, r2
 8007542:	2200      	movs	r2, #0
 8007544:	602a      	str	r2, [r5, #0]
 8007546:	461a      	mov	r2, r3
 8007548:	f7f9 fe1c 	bl	8001184 <_write>
 800754c:	1c43      	adds	r3, r0, #1
 800754e:	d102      	bne.n	8007556 <_write_r+0x1e>
 8007550:	682b      	ldr	r3, [r5, #0]
 8007552:	b103      	cbz	r3, 8007556 <_write_r+0x1e>
 8007554:	6023      	str	r3, [r4, #0]
 8007556:	bd38      	pop	{r3, r4, r5, pc}
 8007558:	20002378 	.word	0x20002378

0800755c <__errno>:
 800755c:	4b01      	ldr	r3, [pc, #4]	@ (8007564 <__errno+0x8>)
 800755e:	6818      	ldr	r0, [r3, #0]
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	20000418 	.word	0x20000418

08007568 <__libc_init_array>:
 8007568:	b570      	push	{r4, r5, r6, lr}
 800756a:	4d0d      	ldr	r5, [pc, #52]	@ (80075a0 <__libc_init_array+0x38>)
 800756c:	4c0d      	ldr	r4, [pc, #52]	@ (80075a4 <__libc_init_array+0x3c>)
 800756e:	1b64      	subs	r4, r4, r5
 8007570:	10a4      	asrs	r4, r4, #2
 8007572:	2600      	movs	r6, #0
 8007574:	42a6      	cmp	r6, r4
 8007576:	d109      	bne.n	800758c <__libc_init_array+0x24>
 8007578:	4d0b      	ldr	r5, [pc, #44]	@ (80075a8 <__libc_init_array+0x40>)
 800757a:	4c0c      	ldr	r4, [pc, #48]	@ (80075ac <__libc_init_array+0x44>)
 800757c:	f000 fc74 	bl	8007e68 <_init>
 8007580:	1b64      	subs	r4, r4, r5
 8007582:	10a4      	asrs	r4, r4, #2
 8007584:	2600      	movs	r6, #0
 8007586:	42a6      	cmp	r6, r4
 8007588:	d105      	bne.n	8007596 <__libc_init_array+0x2e>
 800758a:	bd70      	pop	{r4, r5, r6, pc}
 800758c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007590:	4798      	blx	r3
 8007592:	3601      	adds	r6, #1
 8007594:	e7ee      	b.n	8007574 <__libc_init_array+0xc>
 8007596:	f855 3b04 	ldr.w	r3, [r5], #4
 800759a:	4798      	blx	r3
 800759c:	3601      	adds	r6, #1
 800759e:	e7f2      	b.n	8007586 <__libc_init_array+0x1e>
 80075a0:	0801ab54 	.word	0x0801ab54
 80075a4:	0801ab54 	.word	0x0801ab54
 80075a8:	0801ab54 	.word	0x0801ab54
 80075ac:	0801ab58 	.word	0x0801ab58

080075b0 <__retarget_lock_init_recursive>:
 80075b0:	4770      	bx	lr

080075b2 <__retarget_lock_acquire_recursive>:
 80075b2:	4770      	bx	lr

080075b4 <__retarget_lock_release_recursive>:
 80075b4:	4770      	bx	lr

080075b6 <memcpy>:
 80075b6:	440a      	add	r2, r1
 80075b8:	4291      	cmp	r1, r2
 80075ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80075be:	d100      	bne.n	80075c2 <memcpy+0xc>
 80075c0:	4770      	bx	lr
 80075c2:	b510      	push	{r4, lr}
 80075c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075cc:	4291      	cmp	r1, r2
 80075ce:	d1f9      	bne.n	80075c4 <memcpy+0xe>
 80075d0:	bd10      	pop	{r4, pc}
	...

080075d4 <_free_r>:
 80075d4:	b538      	push	{r3, r4, r5, lr}
 80075d6:	4605      	mov	r5, r0
 80075d8:	2900      	cmp	r1, #0
 80075da:	d041      	beq.n	8007660 <_free_r+0x8c>
 80075dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075e0:	1f0c      	subs	r4, r1, #4
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	bfb8      	it	lt
 80075e6:	18e4      	addlt	r4, r4, r3
 80075e8:	f7ff fc90 	bl	8006f0c <__malloc_lock>
 80075ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007664 <_free_r+0x90>)
 80075ee:	6813      	ldr	r3, [r2, #0]
 80075f0:	b933      	cbnz	r3, 8007600 <_free_r+0x2c>
 80075f2:	6063      	str	r3, [r4, #4]
 80075f4:	6014      	str	r4, [r2, #0]
 80075f6:	4628      	mov	r0, r5
 80075f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075fc:	f7ff bc8c 	b.w	8006f18 <__malloc_unlock>
 8007600:	42a3      	cmp	r3, r4
 8007602:	d908      	bls.n	8007616 <_free_r+0x42>
 8007604:	6820      	ldr	r0, [r4, #0]
 8007606:	1821      	adds	r1, r4, r0
 8007608:	428b      	cmp	r3, r1
 800760a:	bf01      	itttt	eq
 800760c:	6819      	ldreq	r1, [r3, #0]
 800760e:	685b      	ldreq	r3, [r3, #4]
 8007610:	1809      	addeq	r1, r1, r0
 8007612:	6021      	streq	r1, [r4, #0]
 8007614:	e7ed      	b.n	80075f2 <_free_r+0x1e>
 8007616:	461a      	mov	r2, r3
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	b10b      	cbz	r3, 8007620 <_free_r+0x4c>
 800761c:	42a3      	cmp	r3, r4
 800761e:	d9fa      	bls.n	8007616 <_free_r+0x42>
 8007620:	6811      	ldr	r1, [r2, #0]
 8007622:	1850      	adds	r0, r2, r1
 8007624:	42a0      	cmp	r0, r4
 8007626:	d10b      	bne.n	8007640 <_free_r+0x6c>
 8007628:	6820      	ldr	r0, [r4, #0]
 800762a:	4401      	add	r1, r0
 800762c:	1850      	adds	r0, r2, r1
 800762e:	4283      	cmp	r3, r0
 8007630:	6011      	str	r1, [r2, #0]
 8007632:	d1e0      	bne.n	80075f6 <_free_r+0x22>
 8007634:	6818      	ldr	r0, [r3, #0]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	6053      	str	r3, [r2, #4]
 800763a:	4408      	add	r0, r1
 800763c:	6010      	str	r0, [r2, #0]
 800763e:	e7da      	b.n	80075f6 <_free_r+0x22>
 8007640:	d902      	bls.n	8007648 <_free_r+0x74>
 8007642:	230c      	movs	r3, #12
 8007644:	602b      	str	r3, [r5, #0]
 8007646:	e7d6      	b.n	80075f6 <_free_r+0x22>
 8007648:	6820      	ldr	r0, [r4, #0]
 800764a:	1821      	adds	r1, r4, r0
 800764c:	428b      	cmp	r3, r1
 800764e:	bf04      	itt	eq
 8007650:	6819      	ldreq	r1, [r3, #0]
 8007652:	685b      	ldreq	r3, [r3, #4]
 8007654:	6063      	str	r3, [r4, #4]
 8007656:	bf04      	itt	eq
 8007658:	1809      	addeq	r1, r1, r0
 800765a:	6021      	streq	r1, [r4, #0]
 800765c:	6054      	str	r4, [r2, #4]
 800765e:	e7ca      	b.n	80075f6 <_free_r+0x22>
 8007660:	bd38      	pop	{r3, r4, r5, pc}
 8007662:	bf00      	nop
 8007664:	20002238 	.word	0x20002238

08007668 <__sfputc_r>:
 8007668:	6893      	ldr	r3, [r2, #8]
 800766a:	3b01      	subs	r3, #1
 800766c:	2b00      	cmp	r3, #0
 800766e:	b410      	push	{r4}
 8007670:	6093      	str	r3, [r2, #8]
 8007672:	da08      	bge.n	8007686 <__sfputc_r+0x1e>
 8007674:	6994      	ldr	r4, [r2, #24]
 8007676:	42a3      	cmp	r3, r4
 8007678:	db01      	blt.n	800767e <__sfputc_r+0x16>
 800767a:	290a      	cmp	r1, #10
 800767c:	d103      	bne.n	8007686 <__sfputc_r+0x1e>
 800767e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007682:	f7ff be78 	b.w	8007376 <__swbuf_r>
 8007686:	6813      	ldr	r3, [r2, #0]
 8007688:	1c58      	adds	r0, r3, #1
 800768a:	6010      	str	r0, [r2, #0]
 800768c:	7019      	strb	r1, [r3, #0]
 800768e:	4608      	mov	r0, r1
 8007690:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007694:	4770      	bx	lr

08007696 <__sfputs_r>:
 8007696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007698:	4606      	mov	r6, r0
 800769a:	460f      	mov	r7, r1
 800769c:	4614      	mov	r4, r2
 800769e:	18d5      	adds	r5, r2, r3
 80076a0:	42ac      	cmp	r4, r5
 80076a2:	d101      	bne.n	80076a8 <__sfputs_r+0x12>
 80076a4:	2000      	movs	r0, #0
 80076a6:	e007      	b.n	80076b8 <__sfputs_r+0x22>
 80076a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ac:	463a      	mov	r2, r7
 80076ae:	4630      	mov	r0, r6
 80076b0:	f7ff ffda 	bl	8007668 <__sfputc_r>
 80076b4:	1c43      	adds	r3, r0, #1
 80076b6:	d1f3      	bne.n	80076a0 <__sfputs_r+0xa>
 80076b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076bc <_vfiprintf_r>:
 80076bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c0:	460d      	mov	r5, r1
 80076c2:	b09d      	sub	sp, #116	@ 0x74
 80076c4:	4614      	mov	r4, r2
 80076c6:	4698      	mov	r8, r3
 80076c8:	4606      	mov	r6, r0
 80076ca:	b118      	cbz	r0, 80076d4 <_vfiprintf_r+0x18>
 80076cc:	6a03      	ldr	r3, [r0, #32]
 80076ce:	b90b      	cbnz	r3, 80076d4 <_vfiprintf_r+0x18>
 80076d0:	f7ff fcb4 	bl	800703c <__sinit>
 80076d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076d6:	07d9      	lsls	r1, r3, #31
 80076d8:	d405      	bmi.n	80076e6 <_vfiprintf_r+0x2a>
 80076da:	89ab      	ldrh	r3, [r5, #12]
 80076dc:	059a      	lsls	r2, r3, #22
 80076de:	d402      	bmi.n	80076e6 <_vfiprintf_r+0x2a>
 80076e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076e2:	f7ff ff66 	bl	80075b2 <__retarget_lock_acquire_recursive>
 80076e6:	89ab      	ldrh	r3, [r5, #12]
 80076e8:	071b      	lsls	r3, r3, #28
 80076ea:	d501      	bpl.n	80076f0 <_vfiprintf_r+0x34>
 80076ec:	692b      	ldr	r3, [r5, #16]
 80076ee:	b99b      	cbnz	r3, 8007718 <_vfiprintf_r+0x5c>
 80076f0:	4629      	mov	r1, r5
 80076f2:	4630      	mov	r0, r6
 80076f4:	f7ff fe7e 	bl	80073f4 <__swsetup_r>
 80076f8:	b170      	cbz	r0, 8007718 <_vfiprintf_r+0x5c>
 80076fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076fc:	07dc      	lsls	r4, r3, #31
 80076fe:	d504      	bpl.n	800770a <_vfiprintf_r+0x4e>
 8007700:	f04f 30ff 	mov.w	r0, #4294967295
 8007704:	b01d      	add	sp, #116	@ 0x74
 8007706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800770a:	89ab      	ldrh	r3, [r5, #12]
 800770c:	0598      	lsls	r0, r3, #22
 800770e:	d4f7      	bmi.n	8007700 <_vfiprintf_r+0x44>
 8007710:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007712:	f7ff ff4f 	bl	80075b4 <__retarget_lock_release_recursive>
 8007716:	e7f3      	b.n	8007700 <_vfiprintf_r+0x44>
 8007718:	2300      	movs	r3, #0
 800771a:	9309      	str	r3, [sp, #36]	@ 0x24
 800771c:	2320      	movs	r3, #32
 800771e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007722:	f8cd 800c 	str.w	r8, [sp, #12]
 8007726:	2330      	movs	r3, #48	@ 0x30
 8007728:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80078d8 <_vfiprintf_r+0x21c>
 800772c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007730:	f04f 0901 	mov.w	r9, #1
 8007734:	4623      	mov	r3, r4
 8007736:	469a      	mov	sl, r3
 8007738:	f813 2b01 	ldrb.w	r2, [r3], #1
 800773c:	b10a      	cbz	r2, 8007742 <_vfiprintf_r+0x86>
 800773e:	2a25      	cmp	r2, #37	@ 0x25
 8007740:	d1f9      	bne.n	8007736 <_vfiprintf_r+0x7a>
 8007742:	ebba 0b04 	subs.w	fp, sl, r4
 8007746:	d00b      	beq.n	8007760 <_vfiprintf_r+0xa4>
 8007748:	465b      	mov	r3, fp
 800774a:	4622      	mov	r2, r4
 800774c:	4629      	mov	r1, r5
 800774e:	4630      	mov	r0, r6
 8007750:	f7ff ffa1 	bl	8007696 <__sfputs_r>
 8007754:	3001      	adds	r0, #1
 8007756:	f000 80a7 	beq.w	80078a8 <_vfiprintf_r+0x1ec>
 800775a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800775c:	445a      	add	r2, fp
 800775e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007760:	f89a 3000 	ldrb.w	r3, [sl]
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 809f 	beq.w	80078a8 <_vfiprintf_r+0x1ec>
 800776a:	2300      	movs	r3, #0
 800776c:	f04f 32ff 	mov.w	r2, #4294967295
 8007770:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007774:	f10a 0a01 	add.w	sl, sl, #1
 8007778:	9304      	str	r3, [sp, #16]
 800777a:	9307      	str	r3, [sp, #28]
 800777c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007780:	931a      	str	r3, [sp, #104]	@ 0x68
 8007782:	4654      	mov	r4, sl
 8007784:	2205      	movs	r2, #5
 8007786:	f814 1b01 	ldrb.w	r1, [r4], #1
 800778a:	4853      	ldr	r0, [pc, #332]	@ (80078d8 <_vfiprintf_r+0x21c>)
 800778c:	f7f8 fd30 	bl	80001f0 <memchr>
 8007790:	9a04      	ldr	r2, [sp, #16]
 8007792:	b9d8      	cbnz	r0, 80077cc <_vfiprintf_r+0x110>
 8007794:	06d1      	lsls	r1, r2, #27
 8007796:	bf44      	itt	mi
 8007798:	2320      	movmi	r3, #32
 800779a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800779e:	0713      	lsls	r3, r2, #28
 80077a0:	bf44      	itt	mi
 80077a2:	232b      	movmi	r3, #43	@ 0x2b
 80077a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077a8:	f89a 3000 	ldrb.w	r3, [sl]
 80077ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ae:	d015      	beq.n	80077dc <_vfiprintf_r+0x120>
 80077b0:	9a07      	ldr	r2, [sp, #28]
 80077b2:	4654      	mov	r4, sl
 80077b4:	2000      	movs	r0, #0
 80077b6:	f04f 0c0a 	mov.w	ip, #10
 80077ba:	4621      	mov	r1, r4
 80077bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077c0:	3b30      	subs	r3, #48	@ 0x30
 80077c2:	2b09      	cmp	r3, #9
 80077c4:	d94b      	bls.n	800785e <_vfiprintf_r+0x1a2>
 80077c6:	b1b0      	cbz	r0, 80077f6 <_vfiprintf_r+0x13a>
 80077c8:	9207      	str	r2, [sp, #28]
 80077ca:	e014      	b.n	80077f6 <_vfiprintf_r+0x13a>
 80077cc:	eba0 0308 	sub.w	r3, r0, r8
 80077d0:	fa09 f303 	lsl.w	r3, r9, r3
 80077d4:	4313      	orrs	r3, r2
 80077d6:	9304      	str	r3, [sp, #16]
 80077d8:	46a2      	mov	sl, r4
 80077da:	e7d2      	b.n	8007782 <_vfiprintf_r+0xc6>
 80077dc:	9b03      	ldr	r3, [sp, #12]
 80077de:	1d19      	adds	r1, r3, #4
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	9103      	str	r1, [sp, #12]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	bfbb      	ittet	lt
 80077e8:	425b      	neglt	r3, r3
 80077ea:	f042 0202 	orrlt.w	r2, r2, #2
 80077ee:	9307      	strge	r3, [sp, #28]
 80077f0:	9307      	strlt	r3, [sp, #28]
 80077f2:	bfb8      	it	lt
 80077f4:	9204      	strlt	r2, [sp, #16]
 80077f6:	7823      	ldrb	r3, [r4, #0]
 80077f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80077fa:	d10a      	bne.n	8007812 <_vfiprintf_r+0x156>
 80077fc:	7863      	ldrb	r3, [r4, #1]
 80077fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007800:	d132      	bne.n	8007868 <_vfiprintf_r+0x1ac>
 8007802:	9b03      	ldr	r3, [sp, #12]
 8007804:	1d1a      	adds	r2, r3, #4
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	9203      	str	r2, [sp, #12]
 800780a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800780e:	3402      	adds	r4, #2
 8007810:	9305      	str	r3, [sp, #20]
 8007812:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80078e8 <_vfiprintf_r+0x22c>
 8007816:	7821      	ldrb	r1, [r4, #0]
 8007818:	2203      	movs	r2, #3
 800781a:	4650      	mov	r0, sl
 800781c:	f7f8 fce8 	bl	80001f0 <memchr>
 8007820:	b138      	cbz	r0, 8007832 <_vfiprintf_r+0x176>
 8007822:	9b04      	ldr	r3, [sp, #16]
 8007824:	eba0 000a 	sub.w	r0, r0, sl
 8007828:	2240      	movs	r2, #64	@ 0x40
 800782a:	4082      	lsls	r2, r0
 800782c:	4313      	orrs	r3, r2
 800782e:	3401      	adds	r4, #1
 8007830:	9304      	str	r3, [sp, #16]
 8007832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007836:	4829      	ldr	r0, [pc, #164]	@ (80078dc <_vfiprintf_r+0x220>)
 8007838:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800783c:	2206      	movs	r2, #6
 800783e:	f7f8 fcd7 	bl	80001f0 <memchr>
 8007842:	2800      	cmp	r0, #0
 8007844:	d03f      	beq.n	80078c6 <_vfiprintf_r+0x20a>
 8007846:	4b26      	ldr	r3, [pc, #152]	@ (80078e0 <_vfiprintf_r+0x224>)
 8007848:	bb1b      	cbnz	r3, 8007892 <_vfiprintf_r+0x1d6>
 800784a:	9b03      	ldr	r3, [sp, #12]
 800784c:	3307      	adds	r3, #7
 800784e:	f023 0307 	bic.w	r3, r3, #7
 8007852:	3308      	adds	r3, #8
 8007854:	9303      	str	r3, [sp, #12]
 8007856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007858:	443b      	add	r3, r7
 800785a:	9309      	str	r3, [sp, #36]	@ 0x24
 800785c:	e76a      	b.n	8007734 <_vfiprintf_r+0x78>
 800785e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007862:	460c      	mov	r4, r1
 8007864:	2001      	movs	r0, #1
 8007866:	e7a8      	b.n	80077ba <_vfiprintf_r+0xfe>
 8007868:	2300      	movs	r3, #0
 800786a:	3401      	adds	r4, #1
 800786c:	9305      	str	r3, [sp, #20]
 800786e:	4619      	mov	r1, r3
 8007870:	f04f 0c0a 	mov.w	ip, #10
 8007874:	4620      	mov	r0, r4
 8007876:	f810 2b01 	ldrb.w	r2, [r0], #1
 800787a:	3a30      	subs	r2, #48	@ 0x30
 800787c:	2a09      	cmp	r2, #9
 800787e:	d903      	bls.n	8007888 <_vfiprintf_r+0x1cc>
 8007880:	2b00      	cmp	r3, #0
 8007882:	d0c6      	beq.n	8007812 <_vfiprintf_r+0x156>
 8007884:	9105      	str	r1, [sp, #20]
 8007886:	e7c4      	b.n	8007812 <_vfiprintf_r+0x156>
 8007888:	fb0c 2101 	mla	r1, ip, r1, r2
 800788c:	4604      	mov	r4, r0
 800788e:	2301      	movs	r3, #1
 8007890:	e7f0      	b.n	8007874 <_vfiprintf_r+0x1b8>
 8007892:	ab03      	add	r3, sp, #12
 8007894:	9300      	str	r3, [sp, #0]
 8007896:	462a      	mov	r2, r5
 8007898:	4b12      	ldr	r3, [pc, #72]	@ (80078e4 <_vfiprintf_r+0x228>)
 800789a:	a904      	add	r1, sp, #16
 800789c:	4630      	mov	r0, r6
 800789e:	f3af 8000 	nop.w
 80078a2:	4607      	mov	r7, r0
 80078a4:	1c78      	adds	r0, r7, #1
 80078a6:	d1d6      	bne.n	8007856 <_vfiprintf_r+0x19a>
 80078a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078aa:	07d9      	lsls	r1, r3, #31
 80078ac:	d405      	bmi.n	80078ba <_vfiprintf_r+0x1fe>
 80078ae:	89ab      	ldrh	r3, [r5, #12]
 80078b0:	059a      	lsls	r2, r3, #22
 80078b2:	d402      	bmi.n	80078ba <_vfiprintf_r+0x1fe>
 80078b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078b6:	f7ff fe7d 	bl	80075b4 <__retarget_lock_release_recursive>
 80078ba:	89ab      	ldrh	r3, [r5, #12]
 80078bc:	065b      	lsls	r3, r3, #25
 80078be:	f53f af1f 	bmi.w	8007700 <_vfiprintf_r+0x44>
 80078c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078c4:	e71e      	b.n	8007704 <_vfiprintf_r+0x48>
 80078c6:	ab03      	add	r3, sp, #12
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	462a      	mov	r2, r5
 80078cc:	4b05      	ldr	r3, [pc, #20]	@ (80078e4 <_vfiprintf_r+0x228>)
 80078ce:	a904      	add	r1, sp, #16
 80078d0:	4630      	mov	r0, r6
 80078d2:	f000 f879 	bl	80079c8 <_printf_i>
 80078d6:	e7e4      	b.n	80078a2 <_vfiprintf_r+0x1e6>
 80078d8:	0801ab18 	.word	0x0801ab18
 80078dc:	0801ab22 	.word	0x0801ab22
 80078e0:	00000000 	.word	0x00000000
 80078e4:	08007697 	.word	0x08007697
 80078e8:	0801ab1e 	.word	0x0801ab1e

080078ec <_printf_common>:
 80078ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078f0:	4616      	mov	r6, r2
 80078f2:	4698      	mov	r8, r3
 80078f4:	688a      	ldr	r2, [r1, #8]
 80078f6:	690b      	ldr	r3, [r1, #16]
 80078f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078fc:	4293      	cmp	r3, r2
 80078fe:	bfb8      	it	lt
 8007900:	4613      	movlt	r3, r2
 8007902:	6033      	str	r3, [r6, #0]
 8007904:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007908:	4607      	mov	r7, r0
 800790a:	460c      	mov	r4, r1
 800790c:	b10a      	cbz	r2, 8007912 <_printf_common+0x26>
 800790e:	3301      	adds	r3, #1
 8007910:	6033      	str	r3, [r6, #0]
 8007912:	6823      	ldr	r3, [r4, #0]
 8007914:	0699      	lsls	r1, r3, #26
 8007916:	bf42      	ittt	mi
 8007918:	6833      	ldrmi	r3, [r6, #0]
 800791a:	3302      	addmi	r3, #2
 800791c:	6033      	strmi	r3, [r6, #0]
 800791e:	6825      	ldr	r5, [r4, #0]
 8007920:	f015 0506 	ands.w	r5, r5, #6
 8007924:	d106      	bne.n	8007934 <_printf_common+0x48>
 8007926:	f104 0a19 	add.w	sl, r4, #25
 800792a:	68e3      	ldr	r3, [r4, #12]
 800792c:	6832      	ldr	r2, [r6, #0]
 800792e:	1a9b      	subs	r3, r3, r2
 8007930:	42ab      	cmp	r3, r5
 8007932:	dc26      	bgt.n	8007982 <_printf_common+0x96>
 8007934:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007938:	6822      	ldr	r2, [r4, #0]
 800793a:	3b00      	subs	r3, #0
 800793c:	bf18      	it	ne
 800793e:	2301      	movne	r3, #1
 8007940:	0692      	lsls	r2, r2, #26
 8007942:	d42b      	bmi.n	800799c <_printf_common+0xb0>
 8007944:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007948:	4641      	mov	r1, r8
 800794a:	4638      	mov	r0, r7
 800794c:	47c8      	blx	r9
 800794e:	3001      	adds	r0, #1
 8007950:	d01e      	beq.n	8007990 <_printf_common+0xa4>
 8007952:	6823      	ldr	r3, [r4, #0]
 8007954:	6922      	ldr	r2, [r4, #16]
 8007956:	f003 0306 	and.w	r3, r3, #6
 800795a:	2b04      	cmp	r3, #4
 800795c:	bf02      	ittt	eq
 800795e:	68e5      	ldreq	r5, [r4, #12]
 8007960:	6833      	ldreq	r3, [r6, #0]
 8007962:	1aed      	subeq	r5, r5, r3
 8007964:	68a3      	ldr	r3, [r4, #8]
 8007966:	bf0c      	ite	eq
 8007968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800796c:	2500      	movne	r5, #0
 800796e:	4293      	cmp	r3, r2
 8007970:	bfc4      	itt	gt
 8007972:	1a9b      	subgt	r3, r3, r2
 8007974:	18ed      	addgt	r5, r5, r3
 8007976:	2600      	movs	r6, #0
 8007978:	341a      	adds	r4, #26
 800797a:	42b5      	cmp	r5, r6
 800797c:	d11a      	bne.n	80079b4 <_printf_common+0xc8>
 800797e:	2000      	movs	r0, #0
 8007980:	e008      	b.n	8007994 <_printf_common+0xa8>
 8007982:	2301      	movs	r3, #1
 8007984:	4652      	mov	r2, sl
 8007986:	4641      	mov	r1, r8
 8007988:	4638      	mov	r0, r7
 800798a:	47c8      	blx	r9
 800798c:	3001      	adds	r0, #1
 800798e:	d103      	bne.n	8007998 <_printf_common+0xac>
 8007990:	f04f 30ff 	mov.w	r0, #4294967295
 8007994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007998:	3501      	adds	r5, #1
 800799a:	e7c6      	b.n	800792a <_printf_common+0x3e>
 800799c:	18e1      	adds	r1, r4, r3
 800799e:	1c5a      	adds	r2, r3, #1
 80079a0:	2030      	movs	r0, #48	@ 0x30
 80079a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079a6:	4422      	add	r2, r4
 80079a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079b0:	3302      	adds	r3, #2
 80079b2:	e7c7      	b.n	8007944 <_printf_common+0x58>
 80079b4:	2301      	movs	r3, #1
 80079b6:	4622      	mov	r2, r4
 80079b8:	4641      	mov	r1, r8
 80079ba:	4638      	mov	r0, r7
 80079bc:	47c8      	blx	r9
 80079be:	3001      	adds	r0, #1
 80079c0:	d0e6      	beq.n	8007990 <_printf_common+0xa4>
 80079c2:	3601      	adds	r6, #1
 80079c4:	e7d9      	b.n	800797a <_printf_common+0x8e>
	...

080079c8 <_printf_i>:
 80079c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079cc:	7e0f      	ldrb	r7, [r1, #24]
 80079ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079d0:	2f78      	cmp	r7, #120	@ 0x78
 80079d2:	4691      	mov	r9, r2
 80079d4:	4680      	mov	r8, r0
 80079d6:	460c      	mov	r4, r1
 80079d8:	469a      	mov	sl, r3
 80079da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079de:	d807      	bhi.n	80079f0 <_printf_i+0x28>
 80079e0:	2f62      	cmp	r7, #98	@ 0x62
 80079e2:	d80a      	bhi.n	80079fa <_printf_i+0x32>
 80079e4:	2f00      	cmp	r7, #0
 80079e6:	f000 80d2 	beq.w	8007b8e <_printf_i+0x1c6>
 80079ea:	2f58      	cmp	r7, #88	@ 0x58
 80079ec:	f000 80b9 	beq.w	8007b62 <_printf_i+0x19a>
 80079f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80079f8:	e03a      	b.n	8007a70 <_printf_i+0xa8>
 80079fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80079fe:	2b15      	cmp	r3, #21
 8007a00:	d8f6      	bhi.n	80079f0 <_printf_i+0x28>
 8007a02:	a101      	add	r1, pc, #4	@ (adr r1, 8007a08 <_printf_i+0x40>)
 8007a04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a08:	08007a61 	.word	0x08007a61
 8007a0c:	08007a75 	.word	0x08007a75
 8007a10:	080079f1 	.word	0x080079f1
 8007a14:	080079f1 	.word	0x080079f1
 8007a18:	080079f1 	.word	0x080079f1
 8007a1c:	080079f1 	.word	0x080079f1
 8007a20:	08007a75 	.word	0x08007a75
 8007a24:	080079f1 	.word	0x080079f1
 8007a28:	080079f1 	.word	0x080079f1
 8007a2c:	080079f1 	.word	0x080079f1
 8007a30:	080079f1 	.word	0x080079f1
 8007a34:	08007b75 	.word	0x08007b75
 8007a38:	08007a9f 	.word	0x08007a9f
 8007a3c:	08007b2f 	.word	0x08007b2f
 8007a40:	080079f1 	.word	0x080079f1
 8007a44:	080079f1 	.word	0x080079f1
 8007a48:	08007b97 	.word	0x08007b97
 8007a4c:	080079f1 	.word	0x080079f1
 8007a50:	08007a9f 	.word	0x08007a9f
 8007a54:	080079f1 	.word	0x080079f1
 8007a58:	080079f1 	.word	0x080079f1
 8007a5c:	08007b37 	.word	0x08007b37
 8007a60:	6833      	ldr	r3, [r6, #0]
 8007a62:	1d1a      	adds	r2, r3, #4
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6032      	str	r2, [r6, #0]
 8007a68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a70:	2301      	movs	r3, #1
 8007a72:	e09d      	b.n	8007bb0 <_printf_i+0x1e8>
 8007a74:	6833      	ldr	r3, [r6, #0]
 8007a76:	6820      	ldr	r0, [r4, #0]
 8007a78:	1d19      	adds	r1, r3, #4
 8007a7a:	6031      	str	r1, [r6, #0]
 8007a7c:	0606      	lsls	r6, r0, #24
 8007a7e:	d501      	bpl.n	8007a84 <_printf_i+0xbc>
 8007a80:	681d      	ldr	r5, [r3, #0]
 8007a82:	e003      	b.n	8007a8c <_printf_i+0xc4>
 8007a84:	0645      	lsls	r5, r0, #25
 8007a86:	d5fb      	bpl.n	8007a80 <_printf_i+0xb8>
 8007a88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a8c:	2d00      	cmp	r5, #0
 8007a8e:	da03      	bge.n	8007a98 <_printf_i+0xd0>
 8007a90:	232d      	movs	r3, #45	@ 0x2d
 8007a92:	426d      	negs	r5, r5
 8007a94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a98:	4859      	ldr	r0, [pc, #356]	@ (8007c00 <_printf_i+0x238>)
 8007a9a:	230a      	movs	r3, #10
 8007a9c:	e011      	b.n	8007ac2 <_printf_i+0xfa>
 8007a9e:	6821      	ldr	r1, [r4, #0]
 8007aa0:	6833      	ldr	r3, [r6, #0]
 8007aa2:	0608      	lsls	r0, r1, #24
 8007aa4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007aa8:	d402      	bmi.n	8007ab0 <_printf_i+0xe8>
 8007aaa:	0649      	lsls	r1, r1, #25
 8007aac:	bf48      	it	mi
 8007aae:	b2ad      	uxthmi	r5, r5
 8007ab0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007ab2:	4853      	ldr	r0, [pc, #332]	@ (8007c00 <_printf_i+0x238>)
 8007ab4:	6033      	str	r3, [r6, #0]
 8007ab6:	bf14      	ite	ne
 8007ab8:	230a      	movne	r3, #10
 8007aba:	2308      	moveq	r3, #8
 8007abc:	2100      	movs	r1, #0
 8007abe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ac2:	6866      	ldr	r6, [r4, #4]
 8007ac4:	60a6      	str	r6, [r4, #8]
 8007ac6:	2e00      	cmp	r6, #0
 8007ac8:	bfa2      	ittt	ge
 8007aca:	6821      	ldrge	r1, [r4, #0]
 8007acc:	f021 0104 	bicge.w	r1, r1, #4
 8007ad0:	6021      	strge	r1, [r4, #0]
 8007ad2:	b90d      	cbnz	r5, 8007ad8 <_printf_i+0x110>
 8007ad4:	2e00      	cmp	r6, #0
 8007ad6:	d04b      	beq.n	8007b70 <_printf_i+0x1a8>
 8007ad8:	4616      	mov	r6, r2
 8007ada:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ade:	fb03 5711 	mls	r7, r3, r1, r5
 8007ae2:	5dc7      	ldrb	r7, [r0, r7]
 8007ae4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ae8:	462f      	mov	r7, r5
 8007aea:	42bb      	cmp	r3, r7
 8007aec:	460d      	mov	r5, r1
 8007aee:	d9f4      	bls.n	8007ada <_printf_i+0x112>
 8007af0:	2b08      	cmp	r3, #8
 8007af2:	d10b      	bne.n	8007b0c <_printf_i+0x144>
 8007af4:	6823      	ldr	r3, [r4, #0]
 8007af6:	07df      	lsls	r7, r3, #31
 8007af8:	d508      	bpl.n	8007b0c <_printf_i+0x144>
 8007afa:	6923      	ldr	r3, [r4, #16]
 8007afc:	6861      	ldr	r1, [r4, #4]
 8007afe:	4299      	cmp	r1, r3
 8007b00:	bfde      	ittt	le
 8007b02:	2330      	movle	r3, #48	@ 0x30
 8007b04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b0c:	1b92      	subs	r2, r2, r6
 8007b0e:	6122      	str	r2, [r4, #16]
 8007b10:	f8cd a000 	str.w	sl, [sp]
 8007b14:	464b      	mov	r3, r9
 8007b16:	aa03      	add	r2, sp, #12
 8007b18:	4621      	mov	r1, r4
 8007b1a:	4640      	mov	r0, r8
 8007b1c:	f7ff fee6 	bl	80078ec <_printf_common>
 8007b20:	3001      	adds	r0, #1
 8007b22:	d14a      	bne.n	8007bba <_printf_i+0x1f2>
 8007b24:	f04f 30ff 	mov.w	r0, #4294967295
 8007b28:	b004      	add	sp, #16
 8007b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b2e:	6823      	ldr	r3, [r4, #0]
 8007b30:	f043 0320 	orr.w	r3, r3, #32
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	4833      	ldr	r0, [pc, #204]	@ (8007c04 <_printf_i+0x23c>)
 8007b38:	2778      	movs	r7, #120	@ 0x78
 8007b3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b3e:	6823      	ldr	r3, [r4, #0]
 8007b40:	6831      	ldr	r1, [r6, #0]
 8007b42:	061f      	lsls	r7, r3, #24
 8007b44:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b48:	d402      	bmi.n	8007b50 <_printf_i+0x188>
 8007b4a:	065f      	lsls	r7, r3, #25
 8007b4c:	bf48      	it	mi
 8007b4e:	b2ad      	uxthmi	r5, r5
 8007b50:	6031      	str	r1, [r6, #0]
 8007b52:	07d9      	lsls	r1, r3, #31
 8007b54:	bf44      	itt	mi
 8007b56:	f043 0320 	orrmi.w	r3, r3, #32
 8007b5a:	6023      	strmi	r3, [r4, #0]
 8007b5c:	b11d      	cbz	r5, 8007b66 <_printf_i+0x19e>
 8007b5e:	2310      	movs	r3, #16
 8007b60:	e7ac      	b.n	8007abc <_printf_i+0xf4>
 8007b62:	4827      	ldr	r0, [pc, #156]	@ (8007c00 <_printf_i+0x238>)
 8007b64:	e7e9      	b.n	8007b3a <_printf_i+0x172>
 8007b66:	6823      	ldr	r3, [r4, #0]
 8007b68:	f023 0320 	bic.w	r3, r3, #32
 8007b6c:	6023      	str	r3, [r4, #0]
 8007b6e:	e7f6      	b.n	8007b5e <_printf_i+0x196>
 8007b70:	4616      	mov	r6, r2
 8007b72:	e7bd      	b.n	8007af0 <_printf_i+0x128>
 8007b74:	6833      	ldr	r3, [r6, #0]
 8007b76:	6825      	ldr	r5, [r4, #0]
 8007b78:	6961      	ldr	r1, [r4, #20]
 8007b7a:	1d18      	adds	r0, r3, #4
 8007b7c:	6030      	str	r0, [r6, #0]
 8007b7e:	062e      	lsls	r6, r5, #24
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	d501      	bpl.n	8007b88 <_printf_i+0x1c0>
 8007b84:	6019      	str	r1, [r3, #0]
 8007b86:	e002      	b.n	8007b8e <_printf_i+0x1c6>
 8007b88:	0668      	lsls	r0, r5, #25
 8007b8a:	d5fb      	bpl.n	8007b84 <_printf_i+0x1bc>
 8007b8c:	8019      	strh	r1, [r3, #0]
 8007b8e:	2300      	movs	r3, #0
 8007b90:	6123      	str	r3, [r4, #16]
 8007b92:	4616      	mov	r6, r2
 8007b94:	e7bc      	b.n	8007b10 <_printf_i+0x148>
 8007b96:	6833      	ldr	r3, [r6, #0]
 8007b98:	1d1a      	adds	r2, r3, #4
 8007b9a:	6032      	str	r2, [r6, #0]
 8007b9c:	681e      	ldr	r6, [r3, #0]
 8007b9e:	6862      	ldr	r2, [r4, #4]
 8007ba0:	2100      	movs	r1, #0
 8007ba2:	4630      	mov	r0, r6
 8007ba4:	f7f8 fb24 	bl	80001f0 <memchr>
 8007ba8:	b108      	cbz	r0, 8007bae <_printf_i+0x1e6>
 8007baa:	1b80      	subs	r0, r0, r6
 8007bac:	6060      	str	r0, [r4, #4]
 8007bae:	6863      	ldr	r3, [r4, #4]
 8007bb0:	6123      	str	r3, [r4, #16]
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bb8:	e7aa      	b.n	8007b10 <_printf_i+0x148>
 8007bba:	6923      	ldr	r3, [r4, #16]
 8007bbc:	4632      	mov	r2, r6
 8007bbe:	4649      	mov	r1, r9
 8007bc0:	4640      	mov	r0, r8
 8007bc2:	47d0      	blx	sl
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	d0ad      	beq.n	8007b24 <_printf_i+0x15c>
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	079b      	lsls	r3, r3, #30
 8007bcc:	d413      	bmi.n	8007bf6 <_printf_i+0x22e>
 8007bce:	68e0      	ldr	r0, [r4, #12]
 8007bd0:	9b03      	ldr	r3, [sp, #12]
 8007bd2:	4298      	cmp	r0, r3
 8007bd4:	bfb8      	it	lt
 8007bd6:	4618      	movlt	r0, r3
 8007bd8:	e7a6      	b.n	8007b28 <_printf_i+0x160>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	4632      	mov	r2, r6
 8007bde:	4649      	mov	r1, r9
 8007be0:	4640      	mov	r0, r8
 8007be2:	47d0      	blx	sl
 8007be4:	3001      	adds	r0, #1
 8007be6:	d09d      	beq.n	8007b24 <_printf_i+0x15c>
 8007be8:	3501      	adds	r5, #1
 8007bea:	68e3      	ldr	r3, [r4, #12]
 8007bec:	9903      	ldr	r1, [sp, #12]
 8007bee:	1a5b      	subs	r3, r3, r1
 8007bf0:	42ab      	cmp	r3, r5
 8007bf2:	dcf2      	bgt.n	8007bda <_printf_i+0x212>
 8007bf4:	e7eb      	b.n	8007bce <_printf_i+0x206>
 8007bf6:	2500      	movs	r5, #0
 8007bf8:	f104 0619 	add.w	r6, r4, #25
 8007bfc:	e7f5      	b.n	8007bea <_printf_i+0x222>
 8007bfe:	bf00      	nop
 8007c00:	0801ab29 	.word	0x0801ab29
 8007c04:	0801ab3a 	.word	0x0801ab3a

08007c08 <__sflush_r>:
 8007c08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c10:	0716      	lsls	r6, r2, #28
 8007c12:	4605      	mov	r5, r0
 8007c14:	460c      	mov	r4, r1
 8007c16:	d454      	bmi.n	8007cc2 <__sflush_r+0xba>
 8007c18:	684b      	ldr	r3, [r1, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	dc02      	bgt.n	8007c24 <__sflush_r+0x1c>
 8007c1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	dd48      	ble.n	8007cb6 <__sflush_r+0xae>
 8007c24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c26:	2e00      	cmp	r6, #0
 8007c28:	d045      	beq.n	8007cb6 <__sflush_r+0xae>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c30:	682f      	ldr	r7, [r5, #0]
 8007c32:	6a21      	ldr	r1, [r4, #32]
 8007c34:	602b      	str	r3, [r5, #0]
 8007c36:	d030      	beq.n	8007c9a <__sflush_r+0x92>
 8007c38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	0759      	lsls	r1, r3, #29
 8007c3e:	d505      	bpl.n	8007c4c <__sflush_r+0x44>
 8007c40:	6863      	ldr	r3, [r4, #4]
 8007c42:	1ad2      	subs	r2, r2, r3
 8007c44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c46:	b10b      	cbz	r3, 8007c4c <__sflush_r+0x44>
 8007c48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c4a:	1ad2      	subs	r2, r2, r3
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c50:	6a21      	ldr	r1, [r4, #32]
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b0      	blx	r6
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	89a3      	ldrh	r3, [r4, #12]
 8007c5a:	d106      	bne.n	8007c6a <__sflush_r+0x62>
 8007c5c:	6829      	ldr	r1, [r5, #0]
 8007c5e:	291d      	cmp	r1, #29
 8007c60:	d82b      	bhi.n	8007cba <__sflush_r+0xb2>
 8007c62:	4a2a      	ldr	r2, [pc, #168]	@ (8007d0c <__sflush_r+0x104>)
 8007c64:	410a      	asrs	r2, r1
 8007c66:	07d6      	lsls	r6, r2, #31
 8007c68:	d427      	bmi.n	8007cba <__sflush_r+0xb2>
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	6062      	str	r2, [r4, #4]
 8007c6e:	04d9      	lsls	r1, r3, #19
 8007c70:	6922      	ldr	r2, [r4, #16]
 8007c72:	6022      	str	r2, [r4, #0]
 8007c74:	d504      	bpl.n	8007c80 <__sflush_r+0x78>
 8007c76:	1c42      	adds	r2, r0, #1
 8007c78:	d101      	bne.n	8007c7e <__sflush_r+0x76>
 8007c7a:	682b      	ldr	r3, [r5, #0]
 8007c7c:	b903      	cbnz	r3, 8007c80 <__sflush_r+0x78>
 8007c7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c82:	602f      	str	r7, [r5, #0]
 8007c84:	b1b9      	cbz	r1, 8007cb6 <__sflush_r+0xae>
 8007c86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c8a:	4299      	cmp	r1, r3
 8007c8c:	d002      	beq.n	8007c94 <__sflush_r+0x8c>
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f7ff fca0 	bl	80075d4 <_free_r>
 8007c94:	2300      	movs	r3, #0
 8007c96:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c98:	e00d      	b.n	8007cb6 <__sflush_r+0xae>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	47b0      	blx	r6
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	1c50      	adds	r0, r2, #1
 8007ca4:	d1c9      	bne.n	8007c3a <__sflush_r+0x32>
 8007ca6:	682b      	ldr	r3, [r5, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d0c6      	beq.n	8007c3a <__sflush_r+0x32>
 8007cac:	2b1d      	cmp	r3, #29
 8007cae:	d001      	beq.n	8007cb4 <__sflush_r+0xac>
 8007cb0:	2b16      	cmp	r3, #22
 8007cb2:	d11e      	bne.n	8007cf2 <__sflush_r+0xea>
 8007cb4:	602f      	str	r7, [r5, #0]
 8007cb6:	2000      	movs	r0, #0
 8007cb8:	e022      	b.n	8007d00 <__sflush_r+0xf8>
 8007cba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cbe:	b21b      	sxth	r3, r3
 8007cc0:	e01b      	b.n	8007cfa <__sflush_r+0xf2>
 8007cc2:	690f      	ldr	r7, [r1, #16]
 8007cc4:	2f00      	cmp	r7, #0
 8007cc6:	d0f6      	beq.n	8007cb6 <__sflush_r+0xae>
 8007cc8:	0793      	lsls	r3, r2, #30
 8007cca:	680e      	ldr	r6, [r1, #0]
 8007ccc:	bf08      	it	eq
 8007cce:	694b      	ldreq	r3, [r1, #20]
 8007cd0:	600f      	str	r7, [r1, #0]
 8007cd2:	bf18      	it	ne
 8007cd4:	2300      	movne	r3, #0
 8007cd6:	eba6 0807 	sub.w	r8, r6, r7
 8007cda:	608b      	str	r3, [r1, #8]
 8007cdc:	f1b8 0f00 	cmp.w	r8, #0
 8007ce0:	dde9      	ble.n	8007cb6 <__sflush_r+0xae>
 8007ce2:	6a21      	ldr	r1, [r4, #32]
 8007ce4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007ce6:	4643      	mov	r3, r8
 8007ce8:	463a      	mov	r2, r7
 8007cea:	4628      	mov	r0, r5
 8007cec:	47b0      	blx	r6
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	dc08      	bgt.n	8007d04 <__sflush_r+0xfc>
 8007cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cfa:	81a3      	strh	r3, [r4, #12]
 8007cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d04:	4407      	add	r7, r0
 8007d06:	eba8 0800 	sub.w	r8, r8, r0
 8007d0a:	e7e7      	b.n	8007cdc <__sflush_r+0xd4>
 8007d0c:	dfbffffe 	.word	0xdfbffffe

08007d10 <_fflush_r>:
 8007d10:	b538      	push	{r3, r4, r5, lr}
 8007d12:	690b      	ldr	r3, [r1, #16]
 8007d14:	4605      	mov	r5, r0
 8007d16:	460c      	mov	r4, r1
 8007d18:	b913      	cbnz	r3, 8007d20 <_fflush_r+0x10>
 8007d1a:	2500      	movs	r5, #0
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	b118      	cbz	r0, 8007d2a <_fflush_r+0x1a>
 8007d22:	6a03      	ldr	r3, [r0, #32]
 8007d24:	b90b      	cbnz	r3, 8007d2a <_fflush_r+0x1a>
 8007d26:	f7ff f989 	bl	800703c <__sinit>
 8007d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d0f3      	beq.n	8007d1a <_fflush_r+0xa>
 8007d32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d34:	07d0      	lsls	r0, r2, #31
 8007d36:	d404      	bmi.n	8007d42 <_fflush_r+0x32>
 8007d38:	0599      	lsls	r1, r3, #22
 8007d3a:	d402      	bmi.n	8007d42 <_fflush_r+0x32>
 8007d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d3e:	f7ff fc38 	bl	80075b2 <__retarget_lock_acquire_recursive>
 8007d42:	4628      	mov	r0, r5
 8007d44:	4621      	mov	r1, r4
 8007d46:	f7ff ff5f 	bl	8007c08 <__sflush_r>
 8007d4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d4c:	07da      	lsls	r2, r3, #31
 8007d4e:	4605      	mov	r5, r0
 8007d50:	d4e4      	bmi.n	8007d1c <_fflush_r+0xc>
 8007d52:	89a3      	ldrh	r3, [r4, #12]
 8007d54:	059b      	lsls	r3, r3, #22
 8007d56:	d4e1      	bmi.n	8007d1c <_fflush_r+0xc>
 8007d58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d5a:	f7ff fc2b 	bl	80075b4 <__retarget_lock_release_recursive>
 8007d5e:	e7dd      	b.n	8007d1c <_fflush_r+0xc>

08007d60 <__swhatbuf_r>:
 8007d60:	b570      	push	{r4, r5, r6, lr}
 8007d62:	460c      	mov	r4, r1
 8007d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d68:	2900      	cmp	r1, #0
 8007d6a:	b096      	sub	sp, #88	@ 0x58
 8007d6c:	4615      	mov	r5, r2
 8007d6e:	461e      	mov	r6, r3
 8007d70:	da0d      	bge.n	8007d8e <__swhatbuf_r+0x2e>
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d78:	f04f 0100 	mov.w	r1, #0
 8007d7c:	bf14      	ite	ne
 8007d7e:	2340      	movne	r3, #64	@ 0x40
 8007d80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d84:	2000      	movs	r0, #0
 8007d86:	6031      	str	r1, [r6, #0]
 8007d88:	602b      	str	r3, [r5, #0]
 8007d8a:	b016      	add	sp, #88	@ 0x58
 8007d8c:	bd70      	pop	{r4, r5, r6, pc}
 8007d8e:	466a      	mov	r2, sp
 8007d90:	f000 f848 	bl	8007e24 <_fstat_r>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	dbec      	blt.n	8007d72 <__swhatbuf_r+0x12>
 8007d98:	9901      	ldr	r1, [sp, #4]
 8007d9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007da2:	4259      	negs	r1, r3
 8007da4:	4159      	adcs	r1, r3
 8007da6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007daa:	e7eb      	b.n	8007d84 <__swhatbuf_r+0x24>

08007dac <__smakebuf_r>:
 8007dac:	898b      	ldrh	r3, [r1, #12]
 8007dae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007db0:	079d      	lsls	r5, r3, #30
 8007db2:	4606      	mov	r6, r0
 8007db4:	460c      	mov	r4, r1
 8007db6:	d507      	bpl.n	8007dc8 <__smakebuf_r+0x1c>
 8007db8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007dbc:	6023      	str	r3, [r4, #0]
 8007dbe:	6123      	str	r3, [r4, #16]
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	6163      	str	r3, [r4, #20]
 8007dc4:	b003      	add	sp, #12
 8007dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dc8:	ab01      	add	r3, sp, #4
 8007dca:	466a      	mov	r2, sp
 8007dcc:	f7ff ffc8 	bl	8007d60 <__swhatbuf_r>
 8007dd0:	9f00      	ldr	r7, [sp, #0]
 8007dd2:	4605      	mov	r5, r0
 8007dd4:	4639      	mov	r1, r7
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f7ff f818 	bl	8006e0c <_malloc_r>
 8007ddc:	b948      	cbnz	r0, 8007df2 <__smakebuf_r+0x46>
 8007dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007de2:	059a      	lsls	r2, r3, #22
 8007de4:	d4ee      	bmi.n	8007dc4 <__smakebuf_r+0x18>
 8007de6:	f023 0303 	bic.w	r3, r3, #3
 8007dea:	f043 0302 	orr.w	r3, r3, #2
 8007dee:	81a3      	strh	r3, [r4, #12]
 8007df0:	e7e2      	b.n	8007db8 <__smakebuf_r+0xc>
 8007df2:	89a3      	ldrh	r3, [r4, #12]
 8007df4:	6020      	str	r0, [r4, #0]
 8007df6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dfa:	81a3      	strh	r3, [r4, #12]
 8007dfc:	9b01      	ldr	r3, [sp, #4]
 8007dfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e02:	b15b      	cbz	r3, 8007e1c <__smakebuf_r+0x70>
 8007e04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e08:	4630      	mov	r0, r6
 8007e0a:	f000 f81d 	bl	8007e48 <_isatty_r>
 8007e0e:	b128      	cbz	r0, 8007e1c <__smakebuf_r+0x70>
 8007e10:	89a3      	ldrh	r3, [r4, #12]
 8007e12:	f023 0303 	bic.w	r3, r3, #3
 8007e16:	f043 0301 	orr.w	r3, r3, #1
 8007e1a:	81a3      	strh	r3, [r4, #12]
 8007e1c:	89a3      	ldrh	r3, [r4, #12]
 8007e1e:	431d      	orrs	r5, r3
 8007e20:	81a5      	strh	r5, [r4, #12]
 8007e22:	e7cf      	b.n	8007dc4 <__smakebuf_r+0x18>

08007e24 <_fstat_r>:
 8007e24:	b538      	push	{r3, r4, r5, lr}
 8007e26:	4d07      	ldr	r5, [pc, #28]	@ (8007e44 <_fstat_r+0x20>)
 8007e28:	2300      	movs	r3, #0
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	4608      	mov	r0, r1
 8007e2e:	4611      	mov	r1, r2
 8007e30:	602b      	str	r3, [r5, #0]
 8007e32:	f7f9 f9ed 	bl	8001210 <_fstat>
 8007e36:	1c43      	adds	r3, r0, #1
 8007e38:	d102      	bne.n	8007e40 <_fstat_r+0x1c>
 8007e3a:	682b      	ldr	r3, [r5, #0]
 8007e3c:	b103      	cbz	r3, 8007e40 <_fstat_r+0x1c>
 8007e3e:	6023      	str	r3, [r4, #0]
 8007e40:	bd38      	pop	{r3, r4, r5, pc}
 8007e42:	bf00      	nop
 8007e44:	20002378 	.word	0x20002378

08007e48 <_isatty_r>:
 8007e48:	b538      	push	{r3, r4, r5, lr}
 8007e4a:	4d06      	ldr	r5, [pc, #24]	@ (8007e64 <_isatty_r+0x1c>)
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	4604      	mov	r4, r0
 8007e50:	4608      	mov	r0, r1
 8007e52:	602b      	str	r3, [r5, #0]
 8007e54:	f7f9 f98a 	bl	800116c <_isatty>
 8007e58:	1c43      	adds	r3, r0, #1
 8007e5a:	d102      	bne.n	8007e62 <_isatty_r+0x1a>
 8007e5c:	682b      	ldr	r3, [r5, #0]
 8007e5e:	b103      	cbz	r3, 8007e62 <_isatty_r+0x1a>
 8007e60:	6023      	str	r3, [r4, #0]
 8007e62:	bd38      	pop	{r3, r4, r5, pc}
 8007e64:	20002378 	.word	0x20002378

08007e68 <_init>:
 8007e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6a:	bf00      	nop
 8007e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e6e:	bc08      	pop	{r3}
 8007e70:	469e      	mov	lr, r3
 8007e72:	4770      	bx	lr

08007e74 <_fini>:
 8007e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e76:	bf00      	nop
 8007e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7a:	bc08      	pop	{r3}
 8007e7c:	469e      	mov	lr, r3
 8007e7e:	4770      	bx	lr
