# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/ip/program_counter/sim/program_counter.vhd" \
"../../../../CPU.srcs/sim_1/new/program_counter_tb.vhd" \

# Do not sort compile order
nosort
