TimeQuest Timing Analyzer report for counter
Wed Apr 17 19:28:43 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_DIV:myclock|CLK_5hz'
 13. Slow 1200mV 85C Model Setup: 'CLOck_50_2'
 14. Slow 1200mV 85C Model Hold: 'CLOck_50_2'
 15. Slow 1200mV 85C Model Hold: 'CLK_DIV:myclock|CLK_5hz'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOck_50_2'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'
 30. Slow 1200mV 0C Model Setup: 'CLOck_50_2'
 31. Slow 1200mV 0C Model Hold: 'CLOck_50_2'
 32. Slow 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOck_50_2'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'
 46. Fast 1200mV 0C Model Setup: 'CLOck_50_2'
 47. Fast 1200mV 0C Model Hold: 'CLOck_50_2'
 48. Fast 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOck_50_2'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; counter                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; CLK_DIV:myclock|CLK_5hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIV:myclock|CLK_5hz } ;
; CLOck_50_2              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOck_50_2 }              ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 292.91 MHz ; 292.91 MHz      ; CLK_DIV:myclock|CLK_5hz ;                                                               ;
; 313.77 MHz ; 250.0 MHz       ; CLOck_50_2              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK_DIV:myclock|CLK_5hz ; -2.414 ; -15.192       ;
; CLOck_50_2              ; -2.187 ; -46.131       ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOck_50_2              ; -0.033 ; -0.033        ;
; CLK_DIV:myclock|CLK_5hz ; 0.877  ; 0.000         ;
+-------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; CLOck_50_2              ; -3.000 ; -27.000        ;
; CLK_DIV:myclock|CLK_5hz ; -1.000 ; -8.000         ;
+-------------------------+--------+----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIV:myclock|CLK_5hz'                                                                    ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; -2.414 ; temp[5]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 2.963      ;
; -2.413 ; temp[5]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 2.962      ;
; -2.413 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 2.962      ;
; -2.338 ; temp[1]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.059     ; 3.274      ;
; -2.320 ; temp[0]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.059     ; 3.256      ;
; -2.290 ; temp[6]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 2.839      ;
; -2.289 ; temp[6]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 2.838      ;
; -2.289 ; temp[6]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 2.838      ;
; -2.191 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 3.126      ;
; -2.168 ; temp[2]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 3.103      ;
; -2.167 ; temp[2]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 3.102      ;
; -2.167 ; temp[2]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 3.102      ;
; -2.108 ; temp[3]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 3.043      ;
; -2.108 ; temp[3]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 3.043      ;
; -2.082 ; temp[1]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.059     ; 3.018      ;
; -2.082 ; temp[1]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.059     ; 3.018      ;
; -2.081 ; temp[0]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.059     ; 3.017      ;
; -2.081 ; temp[0]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.059     ; 3.017      ;
; -2.051 ; temp[4]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 2.986      ;
; -2.050 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 2.985      ;
; -2.050 ; temp[4]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 2.985      ;
; -1.967 ; temp[5]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.886      ;
; -1.967 ; temp[5]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.886      ;
; -1.966 ; temp[1]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.311      ; 3.272      ;
; -1.966 ; temp[1]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.311      ; 3.272      ;
; -1.948 ; temp[0]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.311      ; 3.254      ;
; -1.948 ; temp[0]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.311      ; 3.254      ;
; -1.880 ; temp[5]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.799      ;
; -1.856 ; temp[6]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.775      ;
; -1.856 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.775      ;
; -1.819 ; temp[3]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 3.124      ;
; -1.819 ; temp[3]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 3.124      ;
; -1.756 ; temp[6]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.675      ;
; -1.702 ; temp[2]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 3.007      ;
; -1.702 ; temp[2]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 3.007      ;
; -1.681 ; temp[7]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 2.230      ;
; -1.634 ; temp[2]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 2.939      ;
; -1.587 ; temp[4]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 2.892      ;
; -1.587 ; temp[4]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 2.892      ;
; -1.575 ; temp[3]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 2.880      ;
; -1.549 ; temp[1]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.311      ; 2.855      ;
; -1.548 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.311      ; 2.854      ;
; -1.517 ; temp[4]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.310      ; 2.822      ;
; -1.428 ; temp[7]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 1.977      ;
; -1.428 ; temp[7]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.446     ; 1.977      ;
; -1.309 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.228      ;
; -1.309 ; temp[7]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 2.228      ;
; -1.249 ; temp[0]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 2.184      ;
; -0.895 ; temp[7]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.076     ; 1.814      ;
; -0.889 ; temp[0]   ; temp[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 1.824      ;
; -0.830 ; temp[1]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 1.765      ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOck_50_2'                                                                                                    ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.187 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.121      ;
; -2.163 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.097      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.142 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.076      ;
; -2.128 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.062      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.101 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.035      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.100 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 3.034      ;
; -2.057 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.991      ;
; -2.051 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.985      ;
; -2.041 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.975      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.973      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.027 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.961      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.020 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.954      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.945      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.938      ;
; -2.003 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.937      ;
; -1.983 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.917      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.944 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.878      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.938 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.872      ;
; -1.934 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.868      ;
; -1.918 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.852      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.906 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.840      ;
; -1.877 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.811      ;
; -1.876 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.810      ;
; -1.876 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.810      ;
; -1.828 ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.762      ;
; -1.825 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.759      ;
; -1.818 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.752      ;
; -1.818 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.752      ;
; -1.818 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.752      ;
; -1.818 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.061     ; 2.752      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOck_50_2'                                                                                                                ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.033 ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOck_50_2  ; 0.000        ; 2.328      ; 2.681      ;
; 0.484  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.066      ;
; 0.501  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.083      ;
; 0.550  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.768      ;
; 0.553  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.771      ;
; 0.553  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.771      ;
; 0.555  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.773      ;
; 0.558  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.776      ;
; 0.559  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.777      ;
; 0.560  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.075      ; 0.792      ;
; 0.560  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.778      ;
; 0.560  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.075      ; 0.792      ;
; 0.562  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.075      ; 0.794      ;
; 0.569  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.787      ;
; 0.572  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.790      ;
; 0.573  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.791      ;
; 0.574  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.792      ;
; 0.576  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.794      ;
; 0.582  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.164      ;
; 0.594  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.176      ;
; 0.596  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.178      ;
; 0.597  ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOck_50_2  ; -0.500       ; 2.328      ; 2.811      ;
; 0.597  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.179      ;
; 0.611  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.193      ;
; 0.613  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.195      ;
; 0.692  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.274      ;
; 0.694  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.276      ;
; 0.702  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 0.920      ;
; 0.707  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.289      ;
; 0.709  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.291      ;
; 0.725  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.307      ;
; 0.818  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.400      ;
; 0.825  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.043      ;
; 0.827  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.045      ;
; 0.827  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.045      ;
; 0.833  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.051      ;
; 0.834  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.052      ;
; 0.834  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.052      ;
; 0.834  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.075      ; 1.066      ;
; 0.834  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.416      ;
; 0.835  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.417      ;
; 0.837  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.419      ;
; 0.837  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.419      ;
; 0.839  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.057      ;
; 0.841  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.059      ;
; 0.842  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.060      ;
; 0.842  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.060      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.062      ;
; 0.846  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.064      ;
; 0.847  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.065      ;
; 0.847  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.065      ;
; 0.848  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.066      ;
; 0.848  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.066      ;
; 0.849  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.075      ; 1.081      ;
; 0.849  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.067      ;
; 0.849  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.067      ;
; 0.851  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.075      ; 1.083      ;
; 0.860  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.078      ;
; 0.863  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.081      ;
; 0.863  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.081      ;
; 0.865  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.083      ;
; 0.870  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.088      ;
; 0.928  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.510      ;
; 0.930  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.512      ;
; 0.932  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.514      ;
; 0.935  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.153      ;
; 0.937  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.155      ;
; 0.937  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.155      ;
; 0.937  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.155      ;
; 0.939  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.157      ;
; 0.939  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.157      ;
; 0.944  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.162      ;
; 0.944  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.162      ;
; 0.944  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.526      ;
; 0.945  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.163      ;
; 0.946  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.164      ;
; 0.946  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.528      ;
; 0.947  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.529      ;
; 0.949  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.425      ; 1.531      ;
; 0.951  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.169      ;
; 0.953  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.171      ;
; 0.954  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.172      ;
; 0.954  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.172      ;
; 0.956  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.174      ;
; 0.956  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.174      ;
; 0.956  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.174      ;
; 0.958  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.176      ;
; 0.958  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.176      ;
; 0.959  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.177      ;
; 0.959  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.177      ;
; 0.960  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.178      ;
; 0.961  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.179      ;
; 0.972  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.190      ;
; 0.974  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.061      ; 1.192      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIV:myclock|CLK_5hz'                                                                    ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.877 ; temp[1]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.094      ;
; 0.989 ; temp[4]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.592      ;
; 1.002 ; temp[4]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.605      ;
; 1.002 ; temp[7]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 1.235      ;
; 1.017 ; temp[0]   ; temp[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.234      ;
; 1.070 ; temp[6]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 1.303      ;
; 1.080 ; temp[5]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 1.313      ;
; 1.085 ; temp[2]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.302      ;
; 1.085 ; temp[4]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.302      ;
; 1.101 ; temp[2]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.704      ;
; 1.114 ; temp[2]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.717      ;
; 1.147 ; temp[1]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.447      ; 1.751      ;
; 1.160 ; temp[4]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.763      ;
; 1.162 ; temp[0]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.447      ; 1.766      ;
; 1.163 ; temp[0]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.380      ;
; 1.180 ; temp[3]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.783      ;
; 1.211 ; temp[3]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.428      ;
; 1.225 ; temp[3]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.828      ;
; 1.272 ; temp[2]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.875      ;
; 1.312 ; temp[1]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.447      ; 1.916      ;
; 1.327 ; temp[0]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.447      ; 1.931      ;
; 1.341 ; temp[5]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 1.574      ;
; 1.373 ; temp[2]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.590      ;
; 1.374 ; temp[2]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.591      ;
; 1.383 ; temp[3]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.446      ; 1.986      ;
; 1.384 ; temp[1]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.447      ; 1.988      ;
; 1.418 ; temp[6]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 1.651      ;
; 1.423 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.447      ; 2.027      ;
; 1.485 ; temp[3]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.702      ;
; 1.498 ; temp[0]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.061      ; 1.716      ;
; 1.512 ; temp[5]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 1.745      ;
; 1.516 ; temp[1]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.061      ; 1.734      ;
; 1.535 ; temp[1]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.061      ; 1.753      ;
; 1.550 ; temp[0]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.061      ; 1.768      ;
; 1.609 ; temp[0]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.061      ; 1.827      ;
; 1.613 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 1.846      ;
; 1.627 ; temp[1]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.061      ; 1.845      ;
; 1.712 ; temp[4]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 1.929      ;
; 1.790 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 2.023      ;
; 1.790 ; temp[7]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.076      ; 2.023      ;
; 1.827 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 2.044      ;
; 1.937 ; temp[7]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 1.784      ;
; 1.939 ; temp[7]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 1.786      ;
; 1.939 ; temp[7]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 1.786      ;
; 1.942 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 2.159      ;
; 2.001 ; temp[6]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 1.848      ;
; 2.171 ; temp[6]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 2.018      ;
; 2.173 ; temp[6]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 2.020      ;
; 2.272 ; temp[5]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 2.119      ;
; 2.387 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 2.234      ;
; 2.389 ; temp[5]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.310     ; 2.236      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOck_50_2'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOck_50_2 ; Rise       ; CLOck_50_2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[20]|clk        ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[21]|clk        ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[22]|clk        ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~input|o               ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|CLK_5hz|clk              ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[11]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[0]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[10]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[12]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[13]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[14]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[15]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[16]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[17]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[18]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[19]|clk        ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[1]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[2]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[3]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[4]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[5]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[6]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[7]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[8]|clk         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[9]|clk         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~inputclkctrl|inclk[0] ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~inputclkctrl|outclk   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; 0.432  ; 0.648        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; 0.432  ; 0.648        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; 0.432  ; 0.648        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'                                                                ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]|clk                      ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]|clk                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]|clk                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]|clk                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]|clk                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]|clk                      ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]|clk                      ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]|clk                      ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; 2.941 ; 3.466 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; 2.941 ; 3.466 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; 2.782 ; 3.204 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; -1.598 ; -2.076 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; -1.598 ; -2.076 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; -2.033 ; -2.436 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 30.676 ; 30.547 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 29.790 ; 29.729 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 29.696 ; 29.614 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 29.826 ; 29.790 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 28.920 ; 28.856 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 28.584 ; 28.619 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 30.315 ; 30.215 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 30.676 ; 30.547 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 26.032 ; 25.754 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 25.315 ; 25.177 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 25.066 ; 24.974 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 24.663 ; 24.520 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 25.646 ; 25.390 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 25.365 ; 25.226 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 25.878 ; 25.606 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 26.032 ; 25.754 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 6.229 ; 6.167 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 6.229 ; 6.167 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 6.730 ; 6.697 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 6.741 ; 6.635 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 6.563 ; 6.571 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 6.304 ; 6.399 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 6.928 ; 6.946 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 6.714 ; 6.527 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 6.708 ; 6.746 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 6.708 ; 6.746 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 7.103 ; 7.017 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 6.890 ; 6.813 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 7.028 ; 6.963 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 6.830 ; 6.889 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 7.249 ; 7.172 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 7.397 ; 7.312 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 326.8 MHz  ; 326.8 MHz       ; CLK_DIV:myclock|CLK_5hz ;                                                               ;
; 348.68 MHz ; 250.0 MHz       ; CLOck_50_2              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK_DIV:myclock|CLK_5hz ; -2.060 ; -12.697       ;
; CLOck_50_2              ; -1.868 ; -39.423       ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOck_50_2              ; -0.035 ; -0.035        ;
; CLK_DIV:myclock|CLK_5hz ; 0.794  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOck_50_2              ; -3.000 ; -27.000       ;
; CLK_DIV:myclock|CLK_5hz ; -1.000 ; -8.000        ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'                                                                     ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; -2.060 ; temp[5]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 2.648      ;
; -2.060 ; temp[5]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 2.648      ;
; -2.060 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 2.648      ;
; -1.975 ; temp[6]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 2.563      ;
; -1.975 ; temp[6]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 2.563      ;
; -1.975 ; temp[6]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 2.563      ;
; -1.957 ; temp[0]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.053     ; 2.899      ;
; -1.954 ; temp[1]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.053     ; 2.896      ;
; -1.855 ; temp[2]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.796      ;
; -1.855 ; temp[2]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.796      ;
; -1.855 ; temp[2]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.796      ;
; -1.822 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.763      ;
; -1.774 ; temp[3]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.715      ;
; -1.774 ; temp[3]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.715      ;
; -1.758 ; temp[0]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.053     ; 2.700      ;
; -1.758 ; temp[0]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.053     ; 2.700      ;
; -1.754 ; temp[1]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.053     ; 2.696      ;
; -1.754 ; temp[1]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.053     ; 2.696      ;
; -1.753 ; temp[4]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.694      ;
; -1.753 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.694      ;
; -1.753 ; temp[4]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 2.694      ;
; -1.631 ; temp[5]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 2.558      ;
; -1.630 ; temp[5]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 2.557      ;
; -1.617 ; temp[0]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.286      ; 2.898      ;
; -1.616 ; temp[0]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.286      ; 2.897      ;
; -1.614 ; temp[1]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.286      ; 2.895      ;
; -1.613 ; temp[1]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.286      ; 2.894      ;
; -1.564 ; temp[5]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 2.491      ;
; -1.542 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 2.469      ;
; -1.541 ; temp[6]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 2.468      ;
; -1.482 ; temp[3]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.762      ;
; -1.481 ; temp[3]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.761      ;
; -1.479 ; temp[6]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 2.406      ;
; -1.401 ; temp[7]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 1.989      ;
; -1.393 ; temp[2]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.673      ;
; -1.392 ; temp[2]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.672      ;
; -1.359 ; temp[2]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.639      ;
; -1.293 ; temp[4]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.573      ;
; -1.292 ; temp[4]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.572      ;
; -1.278 ; temp[3]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.558      ;
; -1.262 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.286      ; 2.543      ;
; -1.258 ; temp[1]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.286      ; 2.539      ;
; -1.257 ; temp[4]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.285      ; 2.537      ;
; -1.202 ; temp[7]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 1.790      ;
; -1.202 ; temp[7]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.407     ; 1.790      ;
; -1.061 ; temp[7]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 1.988      ;
; -1.060 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 1.987      ;
; -1.016 ; temp[0]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 1.957      ;
; -0.706 ; temp[7]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.068     ; 1.633      ;
; -0.676 ; temp[0]   ; temp[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 1.617      ;
; -0.657 ; temp[1]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.054     ; 1.598      ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOck_50_2'                                                                                                     ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.868 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.809      ;
; -1.864 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.806      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.839 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.779      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.819 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.760      ;
; -1.818 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.760      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.746      ;
; -1.756 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.698      ;
; -1.748 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.690      ;
; -1.746 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.687      ;
; -1.739 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.680      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.738 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.679      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.735 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.676      ;
; -1.714 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.655      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.713 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.653      ;
; -1.710 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.652      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.709 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.649      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.669 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.609      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.665 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.606      ;
; -1.646 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.587      ;
; -1.640 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.581      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.055     ; 2.558      ;
; -1.611 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.553      ;
; -1.606 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.548      ;
; -1.592 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.053     ; 2.534      ;
; -1.566 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.507      ;
; -1.566 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.507      ;
; -1.566 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.507      ;
; -1.566 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.507      ;
; -1.566 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.507      ;
; -1.566 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.054     ; 2.507      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOck_50_2'                                                                                                                 ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.035 ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOck_50_2  ; 0.000        ; 2.139      ; 2.458      ;
; 0.429  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 0.959      ;
; 0.442  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 0.972      ;
; 0.495  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.693      ;
; 0.498  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.698      ;
; 0.501  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.699      ;
; 0.501  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.699      ;
; 0.502  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.067      ; 0.713      ;
; 0.502  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.700      ;
; 0.503  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.701      ;
; 0.503  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.701      ;
; 0.503  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.067      ; 0.714      ;
; 0.505  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.067      ; 0.716      ;
; 0.510  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.040      ;
; 0.511  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.709      ;
; 0.514  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.712      ;
; 0.516  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.714      ;
; 0.518  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.716      ;
; 0.518  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.048      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.053      ;
; 0.525  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.055      ;
; 0.531  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.061      ;
; 0.538  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.068      ;
; 0.560  ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOck_50_2  ; -0.500       ; 2.139      ; 2.553      ;
; 0.599  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.129      ;
; 0.606  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.136      ;
; 0.612  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.142      ;
; 0.619  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.149      ;
; 0.634  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.164      ;
; 0.644  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.842      ;
; 0.715  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.245      ;
; 0.723  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.253      ;
; 0.728  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.258      ;
; 0.730  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.260      ;
; 0.739  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.937      ;
; 0.743  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.941      ;
; 0.743  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.941      ;
; 0.745  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.943      ;
; 0.746  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.944      ;
; 0.747  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.945      ;
; 0.748  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.946      ;
; 0.748  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.946      ;
; 0.748  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.067      ; 0.959      ;
; 0.748  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.278      ;
; 0.749  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.947      ;
; 0.750  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.948      ;
; 0.751  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.949      ;
; 0.752  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.950      ;
; 0.752  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.950      ;
; 0.754  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.067      ; 0.965      ;
; 0.755  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.953      ;
; 0.756  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.954      ;
; 0.757  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.955      ;
; 0.758  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.053      ; 0.955      ;
; 0.758  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.956      ;
; 0.759  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.957      ;
; 0.761  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.067      ; 0.972      ;
; 0.765  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.963      ;
; 0.767  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.965      ;
; 0.767  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.965      ;
; 0.774  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.972      ;
; 0.787  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 0.985      ;
; 0.804  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.334      ;
; 0.810  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.385      ; 1.339      ;
; 0.811  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.341      ;
; 0.817  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.347      ;
; 0.824  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.354      ;
; 0.828  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.026      ;
; 0.832  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.030      ;
; 0.832  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.030      ;
; 0.835  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.033      ;
; 0.835  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.033      ;
; 0.836  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.034      ;
; 0.836  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.366      ;
; 0.839  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.037      ;
; 0.839  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.037      ;
; 0.841  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.039      ;
; 0.843  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.041      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.386      ; 1.374      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.042      ;
; 0.845  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.053      ; 1.042      ;
; 0.845  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.043      ;
; 0.847  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.053      ; 1.044      ;
; 0.847  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.045      ;
; 0.848  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.046      ;
; 0.848  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.046      ;
; 0.848  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.046      ;
; 0.851  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.049      ;
; 0.852  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.050      ;
; 0.854  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.052      ;
; 0.854  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.053      ; 1.051      ;
; 0.855  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.053      ;
; 0.861  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.059      ;
; 0.863  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.054      ; 1.061      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'                                                                     ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.794 ; temp[1]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 0.992      ;
; 0.883 ; temp[4]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.434      ;
; 0.892 ; temp[4]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.443      ;
; 0.905 ; temp[7]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.117      ;
; 0.914 ; temp[0]   ; temp[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.112      ;
; 0.965 ; temp[6]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.177      ;
; 0.973 ; temp[5]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.185      ;
; 0.978 ; temp[2]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.176      ;
; 0.978 ; temp[4]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.176      ;
; 0.978 ; temp[2]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.529      ;
; 0.987 ; temp[2]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.538      ;
; 1.026 ; temp[1]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.408      ; 1.578      ;
; 1.035 ; temp[0]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.408      ; 1.587      ;
; 1.038 ; temp[4]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.589      ;
; 1.043 ; temp[0]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.241      ;
; 1.069 ; temp[3]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.620      ;
; 1.092 ; temp[3]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.643      ;
; 1.101 ; temp[3]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.299      ;
; 1.133 ; temp[2]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.684      ;
; 1.147 ; temp[1]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.408      ; 1.699      ;
; 1.156 ; temp[0]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.408      ; 1.708      ;
; 1.205 ; temp[5]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.417      ;
; 1.232 ; temp[2]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.430      ;
; 1.233 ; temp[2]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.431      ;
; 1.235 ; temp[1]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.408      ; 1.787      ;
; 1.240 ; temp[3]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.407      ; 1.791      ;
; 1.267 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.408      ; 1.819      ;
; 1.280 ; temp[6]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.492      ;
; 1.346 ; temp[3]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.544      ;
; 1.354 ; temp[0]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.055      ; 1.553      ;
; 1.360 ; temp[5]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.572      ;
; 1.374 ; temp[1]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.055      ; 1.573      ;
; 1.387 ; temp[1]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.055      ; 1.586      ;
; 1.396 ; temp[0]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.055      ; 1.595      ;
; 1.448 ; temp[0]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.055      ; 1.647      ;
; 1.449 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.661      ;
; 1.462 ; temp[1]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.055      ; 1.661      ;
; 1.538 ; temp[4]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.736      ;
; 1.618 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.830      ;
; 1.618 ; temp[7]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.068      ; 1.830      ;
; 1.659 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.857      ;
; 1.751 ; temp[7]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 1.610      ;
; 1.752 ; temp[7]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 1.611      ;
; 1.753 ; temp[7]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 1.612      ;
; 1.757 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.054      ; 1.955      ;
; 1.804 ; temp[6]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 1.663      ;
; 1.970 ; temp[6]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 1.829      ;
; 1.971 ; temp[6]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 1.830      ;
; 2.044 ; temp[5]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 1.903      ;
; 2.165 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 2.024      ;
; 2.166 ; temp[5]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.285     ; 2.025      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOck_50_2'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOck_50_2 ; Rise       ; CLOck_50_2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[20]|clk        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[21]|clk        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[22]|clk        ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~input|o               ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|CLK_5hz|clk              ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[0]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[10]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[11]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[12]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[13]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[14]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[15]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[16]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[17]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[18]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[19]|clk        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[1]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[2]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[3]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[4]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[5]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[6]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[7]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[8]|clk         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[9]|clk         ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~inputclkctrl|inclk[0] ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~inputclkctrl|outclk   ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]|clk                      ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]|clk                      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]|clk                      ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]|clk                      ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]|clk                      ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]|clk                      ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]|clk                      ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]|clk                      ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]|clk                      ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]|clk                      ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; 2.654 ; 3.046 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; 2.654 ; 3.046 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; 2.503 ; 2.852 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; -1.429 ; -1.807 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; -1.429 ; -1.807 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; -1.827 ; -2.152 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 27.680 ; 27.527 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 26.873 ; 26.807 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 26.787 ; 26.702 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 26.904 ; 26.851 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 26.067 ; 26.001 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 25.785 ; 25.795 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 27.338 ; 27.254 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 27.680 ; 27.527 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 23.551 ; 23.298 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 22.862 ; 22.787 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 22.685 ; 22.530 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 22.308 ; 22.184 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 23.190 ; 22.975 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 22.856 ; 22.840 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 23.405 ; 23.164 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 23.551 ; 23.298 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 5.833 ; 5.767 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 5.833 ; 5.767 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 6.299 ; 6.255 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 6.258 ; 6.189 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 6.126 ; 6.106 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 5.885 ; 5.969 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 6.455 ; 6.447 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 6.253 ; 6.074 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 6.240 ; 6.314 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 6.240 ; 6.314 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 6.640 ; 6.531 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 6.433 ; 6.361 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 6.567 ; 6.494 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 6.358 ; 6.437 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 6.773 ; 6.674 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 6.912 ; 6.802 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK_DIV:myclock|CLK_5hz ; -0.878 ; -4.897        ;
; CLOck_50_2              ; -0.747 ; -14.363       ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOck_50_2              ; -0.043 ; -0.043        ;
; CLK_DIV:myclock|CLK_5hz ; 0.466  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOck_50_2              ; -3.000 ; -28.407       ;
; CLK_DIV:myclock|CLK_5hz ; -1.000 ; -8.000        ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'                                                                     ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; -0.878 ; temp[5]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.243     ; 1.622      ;
; -0.877 ; temp[5]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.243     ; 1.621      ;
; -0.877 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.243     ; 1.621      ;
; -0.876 ; temp[1]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.828      ;
; -0.834 ; temp[0]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.786      ;
; -0.788 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.739      ;
; -0.778 ; temp[6]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.243     ; 1.522      ;
; -0.777 ; temp[6]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.243     ; 1.521      ;
; -0.777 ; temp[6]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.243     ; 1.521      ;
; -0.722 ; temp[2]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.673      ;
; -0.721 ; temp[2]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.672      ;
; -0.721 ; temp[2]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.672      ;
; -0.719 ; temp[3]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.670      ;
; -0.719 ; temp[3]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.670      ;
; -0.705 ; temp[1]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.657      ;
; -0.705 ; temp[1]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.657      ;
; -0.691 ; temp[0]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.643      ;
; -0.691 ; temp[0]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.643      ;
; -0.675 ; temp[1]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.164      ; 1.826      ;
; -0.675 ; temp[1]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.164      ; 1.826      ;
; -0.653 ; temp[4]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.604      ;
; -0.652 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; temp[4]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; temp[5]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.044     ; 1.595      ;
; -0.652 ; temp[5]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.044     ; 1.595      ;
; -0.633 ; temp[0]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.164      ; 1.784      ;
; -0.633 ; temp[0]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.164      ; 1.784      ;
; -0.597 ; temp[5]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.045     ; 1.539      ;
; -0.587 ; temp[3]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.737      ;
; -0.587 ; temp[3]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.737      ;
; -0.573 ; temp[6]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.044     ; 1.516      ;
; -0.573 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.044     ; 1.516      ;
; -0.502 ; temp[2]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.652      ;
; -0.502 ; temp[2]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.652      ;
; -0.497 ; temp[6]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.045     ; 1.439      ;
; -0.486 ; temp[7]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.242     ; 1.231      ;
; -0.441 ; temp[2]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.162      ; 1.590      ;
; -0.439 ; temp[3]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.162      ; 1.588      ;
; -0.436 ; temp[4]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.586      ;
; -0.436 ; temp[4]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.586      ;
; -0.425 ; temp[1]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.575      ;
; -0.411 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.163      ; 1.561      ;
; -0.372 ; temp[4]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; 0.162      ; 1.521      ;
; -0.317 ; temp[7]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.242     ; 1.062      ;
; -0.317 ; temp[7]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.242     ; 1.062      ;
; -0.285 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.043     ; 1.229      ;
; -0.285 ; temp[7]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.043     ; 1.229      ;
; -0.237 ; temp[0]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.189      ;
; -0.081 ; temp[0]   ; temp[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 1.033      ;
; -0.037 ; temp[7]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.044     ; 0.980      ;
; -0.028 ; temp[1]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.980      ;
+--------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOck_50_2'                                                                                                     ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.747 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.699      ;
; -0.744 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.695      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.736 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.688      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.684      ;
; -0.717 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.669      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.706 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.658      ;
; -0.684 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.636      ;
; -0.678 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.630      ;
; -0.676 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.628      ;
; -0.675 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.627      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.667 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.619      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.665 ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.617      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.664 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.616      ;
; -0.659 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.611      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.648 ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.600      ;
; -0.646 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.598      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.635 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.587      ;
; -0.622 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.574      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.611 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.563      ;
; -0.593 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|CLK_5hz       ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.545      ;
; -0.587 ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.539      ;
; -0.584 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.036     ; 1.535      ;
; -0.582 ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[11] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2   ; CLOck_50_2  ; 1.000        ; -0.035     ; 1.534      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOck_50_2'                                                                                                                 ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.043 ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOck_50_2  ; 0.000        ; 1.343      ; 1.519      ;
; 0.259  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.575      ;
; 0.272  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.588      ;
; 0.294  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.413      ;
; 0.295  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.414      ;
; 0.296  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.415      ;
; 0.298  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.417      ;
; 0.299  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.418      ;
; 0.300  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.043      ; 0.427      ;
; 0.301  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.043      ; 0.428      ;
; 0.304  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.423      ;
; 0.307  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.427      ;
; 0.317  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.633      ;
; 0.322  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.638      ;
; 0.325  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.641      ;
; 0.329  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.645      ;
; 0.335  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.651      ;
; 0.338  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.654      ;
; 0.371  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.490      ;
; 0.380  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.696      ;
; 0.383  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.699      ;
; 0.392  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.708      ;
; 0.395  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.711      ;
; 0.407  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.723      ;
; 0.443  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.562      ;
; 0.444  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.563      ;
; 0.445  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.564      ;
; 0.447  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.566      ;
; 0.448  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.567      ;
; 0.449  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.568      ;
; 0.449  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.043      ; 0.576      ;
; 0.453  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.572      ;
; 0.454  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.573      ;
; 0.455  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.771      ;
; 0.456  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.575      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.773      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.576      ;
; 0.458  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.043      ; 0.586      ;
; 0.460  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.579      ;
; 0.460  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.579      ;
; 0.460  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[18] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.579      ;
; 0.461  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.580      ;
; 0.462  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.043      ; 0.589      ;
; 0.465  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.584      ;
; 0.466  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.585      ;
; 0.469  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.588      ;
; 0.469  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.785      ;
; 0.470  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.786      ;
; 0.472  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.591      ;
; 0.473  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.789      ;
; 0.506  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.625      ;
; 0.507  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.626      ;
; 0.508  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.627      ;
; 0.509  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.628      ;
; 0.510  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.629      ;
; 0.511  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.630      ;
; 0.511  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.630      ;
; 0.512  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.631      ;
; 0.513  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.632      ;
; 0.515  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.634      ;
; 0.518  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.834      ;
; 0.519  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.638      ;
; 0.519  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.638      ;
; 0.520  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.836      ;
; 0.520  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.639      ;
; 0.520  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.639      ;
; 0.520  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.639      ;
; 0.521  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.837      ;
; 0.522  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.641      ;
; 0.522  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.641      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[13] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.642      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[22] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.839      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.642      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.642      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[19] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.642      ;
; 0.524  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.643      ;
; 0.526  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.645      ;
; 0.527  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[20] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.843      ;
; 0.527  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.646      ;
; 0.531  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[15] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.650      ;
; 0.532  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[21] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.232      ; 0.848      ;
; 0.534  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[16] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.653      ;
; 0.535  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOck_50_2              ; CLOck_50_2  ; 0.000        ; 0.035      ; 0.654      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'                                                                     ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.466 ; temp[1]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.585      ;
; 0.529 ; temp[7]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.044      ; 0.657      ;
; 0.538 ; temp[4]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.865      ;
; 0.543 ; temp[4]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.870      ;
; 0.549 ; temp[0]   ; temp[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.668      ;
; 0.575 ; temp[6]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.044      ; 0.703      ;
; 0.582 ; temp[2]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; temp[5]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.044      ; 0.710      ;
; 0.583 ; temp[4]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.703      ;
; 0.603 ; temp[2]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.930      ;
; 0.608 ; temp[2]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.935      ;
; 0.618 ; temp[1]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.945      ;
; 0.623 ; temp[3]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.950      ;
; 0.624 ; temp[0]   ; temp[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.743      ;
; 0.628 ; temp[4]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.242      ; 0.954      ;
; 0.631 ; temp[0]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.958      ;
; 0.642 ; temp[3]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.762      ;
; 0.657 ; temp[3]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 0.984      ;
; 0.693 ; temp[2]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.242      ; 1.019      ;
; 0.716 ; temp[1]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 1.043      ;
; 0.723 ; temp[5]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.044      ; 0.851      ;
; 0.729 ; temp[0]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.243      ; 1.056      ;
; 0.739 ; temp[2]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.859      ;
; 0.742 ; temp[3]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.242      ; 1.068      ;
; 0.743 ; temp[2]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.863      ;
; 0.751 ; temp[1]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.242      ; 1.077      ;
; 0.760 ; temp[6]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.043      ; 0.887      ;
; 0.777 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.242      ; 1.103      ;
; 0.792 ; temp[3]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.912      ;
; 0.805 ; temp[0]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.925      ;
; 0.808 ; temp[1]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.928      ;
; 0.813 ; temp[5]   ; temp[7] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.043      ; 0.940      ;
; 0.824 ; temp[1]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.944      ;
; 0.837 ; temp[0]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.957      ;
; 0.867 ; temp[0]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.987      ;
; 0.867 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.044      ; 0.995      ;
; 0.870 ; temp[1]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 0.990      ;
; 0.925 ; temp[4]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 1.045      ;
; 0.948 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.045      ; 1.077      ;
; 0.948 ; temp[7]   ; temp[5] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.045      ; 1.077      ;
; 0.978 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 1.098      ;
; 1.045 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.036      ; 1.165      ;
; 1.051 ; temp[7]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.162     ; 0.973      ;
; 1.051 ; temp[7]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.162     ; 0.973      ;
; 1.052 ; temp[7]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.162     ; 0.974      ;
; 1.076 ; temp[6]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.163     ; 0.997      ;
; 1.175 ; temp[6]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.163     ; 1.096      ;
; 1.175 ; temp[6]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.163     ; 1.096      ;
; 1.224 ; temp[5]   ; temp[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.163     ; 1.145      ;
; 1.293 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.163     ; 1.214      ;
; 1.293 ; temp[5]   ; temp[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; -0.163     ; 1.214      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOck_50_2'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOck_50_2 ; Rise       ; CLOck_50_2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[21]    ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[22]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[20]|clk        ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[21]|clk        ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[22]|clk        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~input|o               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|CLK_5hz|clk              ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[0]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[10]|clk        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[11]|clk        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[1]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[2]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[3]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[4]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[5]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[6]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[7]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[8]|clk         ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[9]|clk         ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[12]|clk        ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[13]|clk        ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[14]|clk        ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[15]|clk        ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[16]|clk        ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[17]|clk        ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[18]|clk        ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; myclock|count_5hz[19]|clk        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~inputclkctrl|inclk[0] ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLOck_50_2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOck_50_2 ; Rise       ; CLOck_50_2~input|i               ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[12]    ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[13]    ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[14]    ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[15]    ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[16]    ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[17]    ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[18]    ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[19]    ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|CLK_5hz          ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[0]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[10]    ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[11]    ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[1]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[2]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[3]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[4]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[5]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[6]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[7]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[8]     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[9]     ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; CLOck_50_2 ; Rise       ; CLK_DIV:myclock|count_5hz[20]    ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]                          ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]                          ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]                          ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]                          ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]                          ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]|clk                      ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]|clk                      ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]|clk                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[0]|clk                      ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[1]|clk                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[2]|clk                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[3]|clk                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[4]|clk                      ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[5]|clk                      ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[6]|clk                      ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; temp[7]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; 1.663 ; 2.329 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; 1.663 ; 2.329 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; 1.554 ; 2.185 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; -0.924 ; -1.553 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; -0.924 ; -1.553 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; -1.139 ; -1.747 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 17.357 ; 17.357 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 16.881 ; 16.884 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 16.844 ; 16.829 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 16.941 ; 16.939 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 16.392 ; 16.422 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 16.263 ; 16.252 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 17.194 ; 17.143 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 17.357 ; 17.357 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 14.698 ; 14.614 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 14.380 ; 14.251 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 14.159 ; 14.237 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 13.966 ; 13.950 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 14.511 ; 14.413 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 14.452 ; 14.262 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 14.620 ; 14.537 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 14.698 ; 14.614 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 3.633 ; 3.664 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 3.633 ; 3.664 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 3.902 ; 3.951 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 4.005 ; 3.926 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 3.819 ; 3.878 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 3.746 ; 3.776 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 4.036 ; 4.140 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 3.938 ; 3.891 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 3.995 ; 3.946 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 3.995 ; 3.946 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 4.107 ; 4.150 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 4.039 ; 4.035 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 4.097 ; 4.134 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 4.040 ; 4.041 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 4.202 ; 4.252 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 4.275 ; 4.318 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack         ; -2.414  ; -0.043 ; N/A      ; N/A     ; -3.000              ;
;  CLK_DIV:myclock|CLK_5hz ; -2.414  ; 0.466  ; N/A      ; N/A     ; -1.000              ;
;  CLOck_50_2              ; -2.187  ; -0.043 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS          ; -61.323 ; -0.043 ; 0.0      ; 0.0     ; -36.407             ;
;  CLK_DIV:myclock|CLK_5hz ; -15.192 ; 0.000  ; N/A      ; N/A     ; -8.000              ;
;  CLOck_50_2              ; -46.131 ; -0.043 ; N/A      ; N/A     ; -28.407             ;
+--------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; 2.941 ; 3.466 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; 2.941 ; 3.466 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; 2.782 ; 3.204 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; SW[*]     ; CLK_DIV:myclock|CLK_5hz ; -0.924 ; -1.553 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[0]    ; CLK_DIV:myclock|CLK_5hz ; -0.924 ; -1.553 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  SW[1]    ; CLK_DIV:myclock|CLK_5hz ; -1.139 ; -1.747 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 30.676 ; 30.547 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 29.790 ; 29.729 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 29.696 ; 29.614 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 29.826 ; 29.790 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 28.920 ; 28.856 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 28.584 ; 28.619 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 30.315 ; 30.215 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 30.676 ; 30.547 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 26.032 ; 25.754 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 25.315 ; 25.177 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 25.066 ; 24.974 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 24.663 ; 24.520 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 25.646 ; 25.390 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 25.365 ; 25.226 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 25.878 ; 25.606 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 26.032 ; 25.754 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; HEX2[*]   ; CLK_DIV:myclock|CLK_5hz ; 3.633 ; 3.664 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[0]  ; CLK_DIV:myclock|CLK_5hz ; 3.633 ; 3.664 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[1]  ; CLK_DIV:myclock|CLK_5hz ; 3.902 ; 3.951 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[2]  ; CLK_DIV:myclock|CLK_5hz ; 4.005 ; 3.926 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[3]  ; CLK_DIV:myclock|CLK_5hz ; 3.819 ; 3.878 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[4]  ; CLK_DIV:myclock|CLK_5hz ; 3.746 ; 3.776 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[5]  ; CLK_DIV:myclock|CLK_5hz ; 4.036 ; 4.140 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX2[6]  ; CLK_DIV:myclock|CLK_5hz ; 3.938 ; 3.891 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
; HEX3[*]   ; CLK_DIV:myclock|CLK_5hz ; 3.995 ; 3.946 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[0]  ; CLK_DIV:myclock|CLK_5hz ; 3.995 ; 3.946 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[1]  ; CLK_DIV:myclock|CLK_5hz ; 4.107 ; 4.150 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[2]  ; CLK_DIV:myclock|CLK_5hz ; 4.039 ; 4.035 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[3]  ; CLK_DIV:myclock|CLK_5hz ; 4.097 ; 4.134 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[4]  ; CLK_DIV:myclock|CLK_5hz ; 4.040 ; 4.041 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[5]  ; CLK_DIV:myclock|CLK_5hz ; 4.202 ; 4.252 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  HEX3[6]  ; CLK_DIV:myclock|CLK_5hz ; 4.275 ; 4.318 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOck_50_2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 324      ; 0        ; 0        ; 0        ;
; CLK_DIV:myclock|CLK_5hz ; CLOck_50_2              ; 1        ; 1        ; 0        ; 0        ;
; CLOck_50_2              ; CLOck_50_2              ; 708      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 324      ; 0        ; 0        ; 0        ;
; CLK_DIV:myclock|CLK_5hz ; CLOck_50_2              ; 1        ; 1        ; 0        ; 0        ;
; CLOck_50_2              ; CLOck_50_2              ; 708      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Apr 17 19:28:41 2024
Info: Command: quartus_sta counter -c counter
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_DIV:myclock|CLK_5hz CLK_DIV:myclock|CLK_5hz
    Info (332105): create_clock -period 1.000 -name CLOck_50_2 CLOck_50_2
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.414             -15.192 CLK_DIV:myclock|CLK_5hz 
    Info (332119):    -2.187             -46.131 CLOck_50_2 
Info (332146): Worst-case hold slack is -0.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.033              -0.033 CLOck_50_2 
    Info (332119):     0.877               0.000 CLK_DIV:myclock|CLK_5hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.000 CLOck_50_2 
    Info (332119):    -1.000              -8.000 CLK_DIV:myclock|CLK_5hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.060             -12.697 CLK_DIV:myclock|CLK_5hz 
    Info (332119):    -1.868             -39.423 CLOck_50_2 
Info (332146): Worst-case hold slack is -0.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.035              -0.035 CLOck_50_2 
    Info (332119):     0.794               0.000 CLK_DIV:myclock|CLK_5hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.000 CLOck_50_2 
    Info (332119):    -1.000              -8.000 CLK_DIV:myclock|CLK_5hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.878              -4.897 CLK_DIV:myclock|CLK_5hz 
    Info (332119):    -0.747             -14.363 CLOck_50_2 
Info (332146): Worst-case hold slack is -0.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.043              -0.043 CLOck_50_2 
    Info (332119):     0.466               0.000 CLK_DIV:myclock|CLK_5hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.407 CLOck_50_2 
    Info (332119):    -1.000              -8.000 CLK_DIV:myclock|CLK_5hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4698 megabytes
    Info: Processing ended: Wed Apr 17 19:28:43 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


