ISim log file
Running: C:\Users\zjc19\Desktop\Master files\18632 Assignment\security_ringpuf\ro_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/zjc19/Desktop/Master files/18632 Assignment/security_ringpuf/ro_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/zjc19/Desktop/Master files/18632 Assignment/security_ringpuf/top.v" Line 47.  For instance ro/co_clk/, width 12 of formal port out is not equal to width 1 of actual signal counterclock_out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
ERROR: In process top.vCont_48_0 
 FATAL ERROR:ISim: This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To search for possible resolutions to this issue, refer to the Xilinx answer database by going to http://www.xilinx.com/support/answers/index.htm and search with keywords 'ISim' and 'FATAL ERROR'. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
INFO: Simulator is stopped.
