/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [28:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [34:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [14:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_3z[5] & celloutsig_1_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_7z & celloutsig_0_16z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z & celloutsig_0_21z[8]);
  assign celloutsig_0_36z = !(celloutsig_0_31z ? celloutsig_0_1z[9] : celloutsig_0_20z);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? in_data[181] : celloutsig_1_0z);
  assign celloutsig_0_12z = !(celloutsig_0_7z ? celloutsig_0_6z : celloutsig_0_3z[3]);
  assign celloutsig_0_27z = !(celloutsig_0_22z ? celloutsig_0_23z[6] : celloutsig_0_15z[3]);
  assign celloutsig_0_28z = !(celloutsig_0_23z[2] ? celloutsig_0_23z[3] : celloutsig_0_17z[0]);
  assign celloutsig_1_17z = ~celloutsig_1_16z;
  assign celloutsig_0_7z = ~celloutsig_0_2z[0];
  assign celloutsig_0_16z = celloutsig_0_15z[3] | ~(celloutsig_0_13z[3]);
  assign celloutsig_0_20z = celloutsig_0_3z[0] | ~(celloutsig_0_11z[2]);
  assign celloutsig_0_31z = celloutsig_0_17z[3] | ~(celloutsig_0_22z);
  assign celloutsig_0_24z = celloutsig_0_14z[10] ^ celloutsig_0_13z[8];
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_14z[18:14];
  assign celloutsig_0_43z = { celloutsig_0_13z[12:0], celloutsig_0_33z, celloutsig_0_20z } / { 1'h1, celloutsig_0_11z[4:0], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z[4:1], celloutsig_0_8z } / { 1'h1, in_data[18:17], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_9z = { in_data[149], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z } / { 1'h1, in_data[146:145], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_21z = { celloutsig_0_8z[2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_15z } / { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[13:7] / { 1'h1, celloutsig_0_1z[14:9] };
  assign celloutsig_0_35z = { celloutsig_0_1z[18:11], celloutsig_0_2z, celloutsig_0_27z } === { celloutsig_0_14z[17:10], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_20z };
  assign celloutsig_0_39z = { celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_28z } === { celloutsig_0_38z[10:9], celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_36z };
  assign celloutsig_0_5z = celloutsig_0_2z[6:1] === { celloutsig_0_3z[1], celloutsig_0_3z };
  assign celloutsig_1_7z = ! { in_data[117:107], celloutsig_1_0z };
  assign celloutsig_0_10z = ! in_data[9:3];
  assign celloutsig_1_1z = in_data[97] & ~(in_data[145]);
  assign celloutsig_0_17z = in_data[92:89] % { 1'h1, celloutsig_0_11z[4:2] };
  assign celloutsig_0_42z = { celloutsig_0_39z, celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_31z } != { celloutsig_0_9z[2:0], celloutsig_0_12z };
  assign celloutsig_0_38z = - { celloutsig_0_13z[14:7], celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_15z = - { in_data[13:7], celloutsig_0_3z };
  assign celloutsig_0_23z = - { celloutsig_0_11z[4:3], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_5z = { in_data[132:120], celloutsig_1_4z } !== { in_data[126:122], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_22z = { celloutsig_0_5z, celloutsig_0_0z } !== celloutsig_0_17z;
  assign celloutsig_0_0z = ~ in_data[14:12];
  assign celloutsig_0_4z = celloutsig_0_3z | { celloutsig_0_1z[27:26], celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[101:99];
  assign celloutsig_1_4z = | { celloutsig_1_3z[3:0], in_data[101:99] };
  assign celloutsig_1_16z = | celloutsig_1_6z[4:1];
  assign celloutsig_0_6z = | in_data[50:37];
  assign celloutsig_0_33z = ^ { celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_30z = { _00_[4:1], celloutsig_0_10z } <<< { celloutsig_0_9z[5:2], celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_9z[6:1] >>> celloutsig_0_9z[5:0];
  assign celloutsig_0_3z = in_data[61:57] ~^ in_data[87:83];
  assign celloutsig_1_3z = { in_data[172:168], celloutsig_1_1z } ^ { in_data[113:111], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_3z[4:1], celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_12z } ^ { celloutsig_0_1z[10:7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_18z = ~((celloutsig_1_9z[4] & celloutsig_1_7z) | celloutsig_1_3z[2]);
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_2z) | celloutsig_1_5z);
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_8z = in_data[66:64];
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 35'h000000000;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[42:8];
  assign { celloutsig_0_14z[28:22], celloutsig_0_14z[9], celloutsig_0_14z[6], celloutsig_0_14z[14:10], celloutsig_0_14z[21:15] } = ~ { celloutsig_0_9z[3:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign { celloutsig_0_14z[8:7], celloutsig_0_14z[5:0] } = { celloutsig_0_14z[9], celloutsig_0_14z[9], celloutsig_0_14z[14:9] };
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
