DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "cld_lib"
unitName "all"
itemName ""
)
]
instances [
(Instance
name "dual_port_ram_1"
duLibraryName "cld_lib"
duName "dual_port_ram"
elements [
(GiElement
name "abits_g"
type "integer"
value "fifo_waddr_width_g"
)
(GiElement
name "dbits_g"
type "integer"
value "512*ddr_g"
)
]
mwi 0
uid 719,0
)
(Instance
name "ram_mux_1"
duLibraryName "cld_lib"
duName "ram_mux"
elements [
(GiElement
name "ddr_g"
type "integer"
value "ddr_g"
)
]
mwi 0
uid 1299,0
)
]
libraryRefs [
"ieee"
"cld_lib"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds\\cld_fifo\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds\\cld_fifo\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds\\cld_fifo"
)
(vvPair
variable "d_logical"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds\\cld_fifo"
)
(vvPair
variable "date"
value "06/09/2017"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "cld_fifo"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "09/06/17"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "08:59:50"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT7"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "cld_lib"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/cld_lib/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "cld_fifo"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds\\cld_fifo\\scm.bd"
)
(vvPair
variable "p_logical"
value "E:\\UOM\\SKA\\FDAS\\CLD\\cld_lib\\hds\\cld_fifo\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "cld"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "09:02:43"
)
(vvPair
variable "unit"
value "cld_fifo"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 164,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-3000,34625,-1500,35375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-1500,35000,-1000,35000"
pts [
"-1500,35000"
"-1000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-6800,34500,-4000,35500"
st "clk_sys"
ju 2
blo "-4000,35300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clk_sys"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,35500,2800"
st "clk_sys      : std_logic
"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "58500,29625,60000,30375"
)
(Line
uid 26,0
sl 0
ro 270
xt "58000,30000,58500,30000"
pts [
"58000,30000"
"58500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "60000,30500,63700,31500"
st "conv_data"
blo "60000,31300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "conv_data"
t "std_logic_vector"
b "(63  DOWNTO 0)"
o 9
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,46500,9200"
st "conv_data    : std_logic_vector(63  DOWNTO 0)
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-3000,30625,-1500,31375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-1500,31000,-1000,31000"
pts [
"-1500,31000"
"-1000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-8100,30500,-4000,31500"
st "data_valid"
ju 2
blo "-4000,31300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "data_valid"
t "std_logic"
o 2
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,35500,3600"
st "data_valid   : std_logic
"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-3000,27625,-1500,28375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-1500,28000,-1000,28000"
pts [
"-1500,28000"
"-1000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "-7300,27500,-4000,28500"
st "ddr_data"
ju 2
blo "-4000,28300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(512*ddr_g -1  DOWNTO 0)"
o 3
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,51500,4400"
st "ddr_data     : std_logic_vector(512*ddr_g -1  DOWNTO 0)
"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "55500,15625,57000,16375"
)
(Line
uid 68,0
sl 0
ro 90
xt "55000,16000,55500,16000"
pts [
"55500,16000"
"55000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "58000,15500,62800,16500"
st "fifo_raddr_s"
blo "58000,16300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "fifo_raddr_s"
t "std_logic_vector"
b "(fifo_raddr_width_g -1  DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,56000,6000"
st "fifo_raddr_s : std_logic_vector(fifo_raddr_width_g -1  DOWNTO 0)
"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "-3000,24625,-1500,25375"
)
(Line
uid 82,0
sl 0
ro 270
xt "-1500,25000,-1000,25000"
pts [
"-1500,25000"
"-1000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "-9000,24500,-4000,25500"
st "fifo_waddr_s"
ju 2
blo "-4000,25300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "fifo_waddr_s"
t "std_logic_vector"
b "(fifo_waddr_width_g -1  DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,56000,6800"
st "fifo_waddr_s : std_logic_vector(fifo_waddr_width_g -1  DOWNTO 0)
"
)
)
*13 (Grouping
uid 121,0
optionalChildren [
*14 (CommentText
uid 123,0
shape (Rectangle
uid 124,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,44000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 125,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,37200,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 126,0
shape (Rectangle
uid 127,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,44000,48000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 128,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,44000,47200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 129,0
shape (Rectangle
uid 130,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,44000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 131,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,46000,37200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 132,0
shape (Rectangle
uid 133,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,46000,27000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 134,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,46000,25300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 135,0
shape (Rectangle
uid 136,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,45000,64000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 137,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,45200,53400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 138,0
shape (Rectangle
uid 139,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,44000,64000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 140,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,44000,49600,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 141,0
shape (Rectangle
uid 142,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,44000,44000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 143,0
va (VaSet
fg "32768,0,0"
)
xt "30850,44500,36150,45500"
st "
Covnetics Ltd
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 144,0
shape (Rectangle
uid 145,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,47000,27000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 146,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,47000,25300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 147,0
shape (Rectangle
uid 148,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,48000,27000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 149,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,48000,25900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 150,0
shape (Rectangle
uid 151,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,47000,44000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 152,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,47000,34800,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 122,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "23000,44000,64000,49000"
)
oxt "14000,66000,55000,71000"
)
*24 (CommentText
uid 374,0
shape (Rectangle
uid 375,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-7000,18000,4000,22000"
)
oxt "0,0,15000,5000"
text (MLText
uid 376,0
va (VaSet
fg "0,0,32768"
)
xt "-6800,18200,3400,21200"
st "
Resetn not used, as Altera RAMs do not 
support a reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 11000
)
)
*25 (SaComponent
uid 719,0
optionalChildren [
*26 (CptPort
uid 695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 696,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "15250,24625,16000,25375"
)
tg (CPTG
uid 697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 698,0
va (VaSet
)
xt "17000,24500,18200,25500"
st "aa"
blo "17000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "aa"
t "std_logic_vector"
b "(abits_g-1 DOWNTO 0)"
o 8
suid 1,0
)
)
)
*27 (CptPort
uid 699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 700,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "15250,27625,16000,28375"
)
tg (CPTG
uid 701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 702,0
va (VaSet
)
xt "17000,27500,18000,28500"
st "ai"
blo "17000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "ai"
t "std_logic_vector"
b "(dbits_g-1 DOWNTO 0)"
o 9
suid 2,0
)
)
)
*28 (CptPort
uid 703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 704,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "15250,30625,16000,31375"
)
tg (CPTG
uid 705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 706,0
va (VaSet
)
xt "17000,30500,19400,31500"
st "awren"
blo "17000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "awren"
t "std_logic"
o 10
suid 3,0
)
)
)
*29 (CptPort
uid 707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 708,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "27000,24625,27750,25375"
)
tg (CPTG
uid 709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 710,0
va (VaSet
)
xt "24800,24500,26000,25500"
st "ba"
ju 2
blo "26000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "ba"
t "std_logic_vector"
b "(abits_g-1 DOWNTO 0)"
o 12
suid 4,0
)
)
)
*30 (CptPort
uid 711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 712,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "27000,27625,27750,28375"
)
tg (CPTG
uid 713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
)
xt "24800,27500,26000,28500"
st "bo"
ju 2
blo "26000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bo"
t "std_logic_vector"
b "(dbits_g-1 DOWNTO 0)"
o 13
suid 5,0
)
)
)
*31 (CptPort
uid 715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 716,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "15250,34625,16000,35375"
)
tg (CPTG
uid 717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 718,0
va (VaSet
)
xt "17000,34500,18300,35500"
st "clk"
blo "17000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 11
suid 6,0
)
)
)
]
shape (Rectangle
uid 720,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,22000,27000,38000"
)
oxt "15000,6000,26000,22000"
ttg (MlTextGroup
uid 721,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 722,0
va (VaSet
font "Arial,8,1"
)
xt "19400,33000,22200,34000"
st "cld_lib"
blo "19400,33800"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 723,0
va (VaSet
font "Arial,8,1"
)
xt "19400,34000,25600,35000"
st "dual_port_ram"
blo "19400,34800"
tm "CptNameMgr"
)
*34 (Text
uid 724,0
va (VaSet
font "Arial,8,1"
)
xt "19400,35000,26400,36000"
st "dual_port_ram_1"
blo "19400,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 725,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 726,0
text (MLText
uid 727,0
va (VaSet
font "Courier New,8,0"
)
xt "7000,19400,31500,21000"
st "abits_g = fifo_waddr_width_g    ( integer )  
dbits_g = 512*ddr_g             ( integer )  "
)
header ""
)
elements [
(GiElement
name "abits_g"
type "integer"
value "fifo_waddr_width_g"
)
(GiElement
name "dbits_g"
type "integer"
value "512*ddr_g"
)
]
)
viewicon (ZoomableIcon
uid 728,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,36250,17750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*35 (Net
uid 739,0
decl (Decl
n "bo"
t "std_logic_vector"
b "(512*ddr_g-1 DOWNTO 0)"
o 10
suid 20,0
)
declText (MLText
uid 740,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,54000,11000"
st "SIGNAL bo           : std_logic_vector(512*ddr_g-1 DOWNTO 0)
"
)
)
*36 (PortIoIn
uid 944,0
shape (CompositeShape
uid 945,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 946,0
sl 0
ro 90
xt "54500,20625,56000,21375"
)
(Line
uid 947,0
sl 0
ro 90
xt "54000,21000,54500,21000"
pts [
"54500,21000"
"54000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 948,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 949,0
va (VaSet
)
xt "57000,20500,60300,21500"
st "fft_zeros"
blo "57000,21300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 956,0
decl (Decl
n "fft_zeros"
t "std_logic"
o 4
suid 21,0
)
declText (MLText
uid 957,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,35500,5200"
st "fft_zeros    : std_logic
"
)
)
*38 (PortIoIn
uid 1091,0
shape (CompositeShape
uid 1092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1093,0
sl 0
ro 270
xt "-3000,42625,-1500,43375"
)
(Line
uid 1094,0
sl 0
ro 270
xt "-1500,43000,-1000,43000"
pts [
"-1500,43000"
"-1000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1095,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1096,0
va (VaSet
)
xt "-7300,42500,-4000,43500"
st "wait_req"
ju 2
blo "-4000,43300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 1103,0
decl (Decl
n "wait_req"
t "std_logic"
o 8
suid 23,0
)
declText (MLText
uid 1104,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,35500,8400"
st "wait_req     : std_logic
"
)
)
*40 (PortIoIn
uid 1228,0
shape (CompositeShape
uid 1229,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1230,0
sl 0
ro 270
xt "-3000,40625,-1500,41375"
)
(Line
uid 1231,0
sl 0
ro 270
xt "-1500,41000,-1000,41000"
pts [
"-1500,41000"
"-1000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1232,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
)
xt "-7600,40500,-4000,41500"
st "rst_sys_n"
ju 2
blo "-4000,41300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 1240,0
decl (Decl
n "rst_sys_n"
t "std_logic"
o 11
suid 24,0
)
declText (MLText
uid 1241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,35500,7600"
st "rst_sys_n    : std_logic
"
)
)
*42 (SaComponent
uid 1299,0
optionalChildren [
*43 (CptPort
uid 1271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1272,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,27625,41000,28375"
)
tg (CPTG
uid 1273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1274,0
va (VaSet
)
xt "42000,27500,52300,28500"
st "ram_data : (512*ddr_g-1:0)"
blo "42000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "ram_data"
t "std_logic_vector"
b "(512*ddr_g-1 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*44 (CptPort
uid 1275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1276,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "53000,29625,53750,30375"
)
tg (CPTG
uid 1277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1278,0
va (VaSet
)
xt "45300,29500,52000,30500"
st "conv_data : (63:0)"
ju 2
blo "52000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "conv_data"
t "std_logic_vector"
b "(63  DOWNTO 0)"
o 7
suid 2,0
)
)
)
*45 (CptPort
uid 1279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1280,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,25625,41000,26375"
)
tg (CPTG
uid 1281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1282,0
va (VaSet
)
xt "42000,25500,51500,26500"
st "read_addr : (ddr_g +1:0)"
blo "42000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "read_addr"
t "std_logic_vector"
b "(ddr_g +1 DOWNTO 0)"
o 5
suid 3,0
)
)
)
*46 (CptPort
uid 1283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1284,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,31625,41000,32375"
)
tg (CPTG
uid 1285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1286,0
va (VaSet
)
xt "42000,31500,44800,32500"
st "clk_sys"
blo "42000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 2
suid 4,0
)
)
)
*47 (CptPort
uid 1287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1288,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,23625,41000,24375"
)
tg (CPTG
uid 1289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1290,0
va (VaSet
)
xt "42000,23500,45300,24500"
st "fft_zeros"
blo "42000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "fft_zeros"
t "std_logic"
o 3
suid 6,0
)
)
)
*48 (CptPort
uid 1291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1292,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,35625,41000,36375"
)
tg (CPTG
uid 1293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1294,0
va (VaSet
)
xt "42000,35500,45300,36500"
st "wait_req"
blo "42000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 6
suid 8,0
)
)
)
*49 (CptPort
uid 1295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1296,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,33625,41000,34375"
)
tg (CPTG
uid 1297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1298,0
va (VaSet
)
xt "42000,33500,45600,34500"
st "rst_sys_n"
blo "42000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 1
suid 10,0
)
)
)
]
shape (Rectangle
uid 1300,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "41000,23000,53000,39000"
)
oxt "18000,1000,30000,17000"
ttg (MlTextGroup
uid 1301,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 1302,0
va (VaSet
font "Arial,8,1"
)
xt "48100,31000,50900,32000"
st "cld_lib"
blo "48100,31800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 1303,0
va (VaSet
font "Arial,8,1"
)
xt "48100,32000,51900,33000"
st "ram_mux"
blo "48100,32800"
tm "CptNameMgr"
)
*52 (Text
uid 1304,0
va (VaSet
font "Arial,8,1"
)
xt "48100,33000,52700,34000"
st "ram_mux_1"
blo "48100,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1305,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1306,0
text (MLText
uid 1307,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,21200,57500,22000"
st "ddr_g = ddr_g    ( integer )  
"
)
header ""
)
elements [
(GiElement
name "ddr_g"
type "integer"
value "ddr_g"
)
]
)
viewicon (ZoomableIcon
uid 1308,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "41250,37250,42750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*53 (Wire
uid 15,0
optionalChildren [
*54 (BdJunction
uid 913,0
ps "OnConnectorStrategy"
shape (Circle
uid 914,0
va (VaSet
vasetType 1
)
xt "13600,34600,14400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "-1000,35000,15250,35000"
pts [
"-1000,35000"
"15250,35000"
]
)
start &1
end &31
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "1000,34000,3800,35000"
st "clk_sys"
blo "1000,34800"
tm "WireNameMgr"
)
)
on &2
)
*55 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,30000,58000,30000"
pts [
"58000,30000"
"53750,30000"
]
)
start &3
end &44
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
)
xt "54000,28000,60700,29000"
st "conv_data : (63:0)"
blo "54000,28800"
tm "WireNameMgr"
)
)
on &4
)
*56 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "-1000,31000,15250,31000"
pts [
"-1000,31000"
"15250,31000"
]
)
start &5
end &28
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "1000,30000,5100,31000"
st "data_valid"
blo "1000,30800"
tm "WireNameMgr"
)
)
on &6
)
*57 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,28000,15250,28000"
pts [
"-1000,28000"
"15250,28000"
]
)
start &7
end &27
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
)
xt "1000,27000,11300,28000"
st "ddr_data : (512*ddr_g -1:0)"
blo "1000,27800"
tm "WireNameMgr"
)
)
on &8
)
*58 (Wire
uid 71,0
optionalChildren [
*59 (Ripper
uid 751,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,16000"
"44000,17000"
]
uid 752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,16000,45000,17000"
)
)
*60 (Ripper
uid 759,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"49000,16000"
"48000,17000"
]
uid 760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,16000,49000,17000"
)
)
]
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,16000,55000,16000"
pts [
"55000,16000"
"41750,16000"
]
)
start &9
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "42000,15000,56500,16000"
st "fifo_raddr_s : (fifo_raddr_width_g -1:0)"
blo "42000,15800"
tm "WireNameMgr"
)
)
on &10
)
*61 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,25000,15250,25000"
pts [
"-1000,25000"
"15250,25000"
]
)
start &11
end &26
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
)
xt "-1000,24000,13900,25000"
st "fifo_waddr_s : (fifo_waddr_width_g -1:0)"
blo "-1000,24800"
tm "WireNameMgr"
)
)
on &12
)
*62 (Wire
uid 741,0
shape (OrthoPolyLine
uid 742,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,28000,40250,28000"
pts [
"27750,28000"
"40250,28000"
]
)
start &30
end &43
sat 32
eat 32
sty 1
sf 1
si 0
tg (WTG
uid 745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 746,0
va (VaSet
)
xt "28000,27000,41500,28000"
st "bo : std_logic_vector(512*ddr_g-1:0)"
blo "28000,27800"
tm "WireNameMgr"
)
)
on &35
)
*63 (Wire
uid 747,0
shape (OrthoPolyLine
uid 748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,17000,44000,25000"
pts [
"44000,17000"
"30000,17000"
"30000,25000"
"27750,25000"
]
)
start &59
end &29
sat 32
eat 32
sty 1
sl "(fifo_raddr_width_g -1 DOWNTO fifo_raddr_width_g - fifo_waddr_width_g)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
)
xt "14000,16000,40800,17000"
st "fifo_raddr_s(fifo_raddr_width_g -1:fifo_raddr_width_g - fifo_waddr_width_g)"
blo "14000,16800"
tm "WireNameMgr"
)
)
on &10
)
*64 (Wire
uid 753,0
shape (OrthoPolyLine
uid 754,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,17000,48000,26000"
pts [
"48000,17000"
"48000,19000"
"32000,19000"
"32000,26000"
"40250,26000"
]
)
start &60
end &45
sat 32
eat 32
sty 1
sl "(fifo_raddr_width_g -fifo_waddr_width_g -1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 758,0
va (VaSet
)
xt "33000,19000,53800,20000"
st "fifo_raddr_s(fifo_raddr_width_g -fifo_waddr_width_g -1:0)"
blo "33000,19800"
tm "WireNameMgr"
)
)
on &10
)
*65 (Wire
uid 909,0
shape (OrthoPolyLine
uid 910,0
va (VaSet
vasetType 3
)
xt "14000,32000,40250,39000"
pts [
"14000,35000"
"14000,39000"
"32000,39000"
"32000,32000"
"40250,32000"
]
)
start &54
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 912,0
va (VaSet
)
xt "36250,31000,39050,32000"
st "clk_sys"
blo "36250,31800"
tm "WireNameMgr"
)
)
on &2
)
*66 (Wire
uid 950,0
shape (OrthoPolyLine
uid 951,0
va (VaSet
vasetType 3
)
xt "37000,21000,54000,24000"
pts [
"54000,21000"
"37000,21000"
"37000,24000"
"40250,24000"
]
)
start &36
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 955,0
va (VaSet
isHidden 1
)
xt "53000,20000,56300,21000"
st "fft_zeros"
blo "53000,20800"
tm "WireNameMgr"
)
)
on &37
)
*67 (Wire
uid 1097,0
shape (OrthoPolyLine
uid 1098,0
va (VaSet
vasetType 3
)
xt "-1000,36000,40250,43000"
pts [
"-1000,43000"
"37000,43000"
"37000,36000"
"40250,36000"
]
)
start &38
end &48
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1102,0
va (VaSet
isHidden 1
)
xt "1000,42000,4300,43000"
st "wait_req"
blo "1000,42800"
tm "WireNameMgr"
)
)
on &39
)
*68 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
)
xt "-1000,34000,40250,41000"
pts [
"-1000,41000"
"35000,41000"
"35000,34000"
"40250,34000"
]
)
start &40
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
va (VaSet
isHidden 1
)
xt "1000,40000,4600,41000"
st "rst_sys_n"
blo "1000,40800"
tm "WireNameMgr"
)
)
on &41
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *69 (PackageList
uid 153,0
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*71 (MLText
uid 155,0
va (VaSet
)
xt "0,1000,10500,6000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library cld_lib;
use cld_lib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 156,0
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 157,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*73 (Text
uid 158,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*74 (MLText
uid 159,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*75 (Text
uid 160,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*76 (MLText
uid 161,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*77 (Text
uid 162,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*78 (MLText
uid 163,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "83,0,1365,768"
viewArea "-9200,2908,56148,41038"
cachedDiagramExtent "-9000,0,64000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 1308,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*80 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*81 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*83 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*97 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*99 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,9200,27100,10200"
st "Diagram Signals:"
blo "20000,10000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 24,0
usingSuid 1
emptyRow *100 (LEmptyRow
)
uid 166,0
optionalChildren [
*101 (RefLabelRowHdr
)
*102 (TitleRowHdr
)
*103 (FilterRowHdr
)
*104 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*105 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*106 (GroupColHdr
tm "GroupColHdrMgr"
)
*107 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*108 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*109 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*110 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*111 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*112 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*113 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 1
suid 1,0
)
)
uid 107,0
)
*114 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_valid"
t "std_logic"
o 2
suid 3,0
)
)
uid 109,0
)
*115 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(512*ddr_g -1  DOWNTO 0)"
o 3
suid 4,0
)
)
uid 111,0
)
*116 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_raddr_s"
t "std_logic_vector"
b "(fifo_raddr_width_g -1  DOWNTO 0)"
o 5
suid 5,0
)
)
uid 113,0
)
*117 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_waddr_s"
t "std_logic_vector"
b "(fifo_waddr_width_g -1  DOWNTO 0)"
o 6
suid 6,0
)
)
uid 115,0
)
*118 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "conv_data"
t "std_logic_vector"
b "(63  DOWNTO 0)"
o 9
suid 2,0
)
)
uid 119,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bo"
t "std_logic_vector"
b "(512*ddr_g-1 DOWNTO 0)"
o 10
suid 20,0
)
)
uid 761,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "fft_zeros"
t "std_logic"
o 4
suid 21,0
)
)
uid 943,0
)
*121 (LeafLogPort
port (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 8
suid 23,0
)
)
uid 1090,0
)
*122 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 11
suid 24,0
)
)
uid 1227,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 179,0
optionalChildren [
*123 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *124 (MRCItem
litem &100
pos 10
dimension 20
)
uid 181,0
optionalChildren [
*125 (MRCItem
litem &101
pos 0
dimension 20
uid 182,0
)
*126 (MRCItem
litem &102
pos 1
dimension 23
uid 183,0
)
*127 (MRCItem
litem &103
pos 2
hidden 1
dimension 20
uid 184,0
)
*128 (MRCItem
litem &113
pos 0
dimension 20
uid 108,0
)
*129 (MRCItem
litem &114
pos 1
dimension 20
uid 110,0
)
*130 (MRCItem
litem &115
pos 2
dimension 20
uid 112,0
)
*131 (MRCItem
litem &116
pos 3
dimension 20
uid 114,0
)
*132 (MRCItem
litem &117
pos 4
dimension 20
uid 116,0
)
*133 (MRCItem
litem &118
pos 6
dimension 20
uid 120,0
)
*134 (MRCItem
litem &119
pos 9
dimension 20
uid 762,0
)
*135 (MRCItem
litem &120
pos 7
dimension 20
uid 942,0
)
*136 (MRCItem
litem &121
pos 8
dimension 20
uid 1089,0
)
*137 (MRCItem
litem &122
pos 5
dimension 20
uid 1226,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 185,0
optionalChildren [
*138 (MRCItem
litem &104
pos 0
dimension 20
uid 186,0
)
*139 (MRCItem
litem &106
pos 1
dimension 50
uid 187,0
)
*140 (MRCItem
litem &107
pos 2
dimension 100
uid 188,0
)
*141 (MRCItem
litem &108
pos 3
dimension 50
uid 189,0
)
*142 (MRCItem
litem &109
pos 4
dimension 100
uid 190,0
)
*143 (MRCItem
litem &110
pos 5
dimension 100
uid 191,0
)
*144 (MRCItem
litem &111
pos 6
dimension 50
uid 192,0
)
*145 (MRCItem
litem &112
pos 7
dimension 80
uid 193,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 180,0
vaOverrides [
]
)
]
)
uid 165,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *146 (LEmptyRow
)
uid 195,0
optionalChildren [
*147 (RefLabelRowHdr
)
*148 (TitleRowHdr
)
*149 (FilterRowHdr
)
*150 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*151 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*152 (GroupColHdr
tm "GroupColHdrMgr"
)
*153 (NameColHdr
tm "GenericNameColHdrMgr"
)
*154 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*155 (InitColHdr
tm "GenericValueColHdrMgr"
)
*156 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*157 (EolColHdr
tm "GenericEolColHdrMgr"
)
*158 (LogGeneric
generic (GiElement
name "fifo_waddr_width_g"
type "integer"
value ""
)
uid 403,0
)
*159 (LogGeneric
generic (GiElement
name "fifo_raddr_width_g"
type "integer"
value ""
)
uid 405,0
)
*160 (LogGeneric
generic (GiElement
name "ddr_g"
type "integer"
value ""
)
uid 407,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 207,0
optionalChildren [
*161 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *162 (MRCItem
litem &146
pos 3
dimension 20
)
uid 209,0
optionalChildren [
*163 (MRCItem
litem &147
pos 0
dimension 20
uid 210,0
)
*164 (MRCItem
litem &148
pos 1
dimension 23
uid 211,0
)
*165 (MRCItem
litem &149
pos 2
hidden 1
dimension 20
uid 212,0
)
*166 (MRCItem
litem &158
pos 0
dimension 20
uid 402,0
)
*167 (MRCItem
litem &159
pos 1
dimension 20
uid 404,0
)
*168 (MRCItem
litem &160
pos 2
dimension 20
uid 406,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 213,0
optionalChildren [
*169 (MRCItem
litem &150
pos 0
dimension 20
uid 214,0
)
*170 (MRCItem
litem &152
pos 1
dimension 50
uid 215,0
)
*171 (MRCItem
litem &153
pos 2
dimension 100
uid 216,0
)
*172 (MRCItem
litem &154
pos 3
dimension 100
uid 217,0
)
*173 (MRCItem
litem &155
pos 4
dimension 50
uid 218,0
)
*174 (MRCItem
litem &156
pos 5
dimension 50
uid 219,0
)
*175 (MRCItem
litem &157
pos 6
dimension 80
uid 220,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 208,0
vaOverrides [
]
)
]
)
uid 194,0
type 1
)
activeModelName "BlockDiag"
)
