Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  4 10:27:57 2019
| Host         : LabSet332 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clkDivider_control_sets_placed.rpt
| Design       : clkDivider
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | state                     | FSM_onehot_state[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | shiftRegister[15]_i_1_n_0 |                             |                2 |              8 |
|  clk_IBUF_BUFG | shiftRegister[15]_i_1_n_0 | shiftRegister[7]_i_1_n_0    |                3 |              8 |
|  clk_IBUF_BUFG |                           | count_clk[0]_i_1_n_0        |                8 |             32 |
+----------------+---------------------------+-----------------------------+------------------+----------------+


