###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 14:32:35 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_12_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                -0.026
  Arrival Time                  0.115
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.273 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.272 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.231 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.226 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.226 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.176 | 
     | test_pe/inp_code_reg_12_                  |              | DFCNQD1BWP40                    | 0.036 | 0.003 |  -0.032 |   -0.173 | 
     | test_pe/inp_code_reg_12_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.020 | 0.099 |   0.067 |   -0.073 | 
     | test_pe/test_opt_reg_f/U4                 |              | OAI21D0BWP40                    | 0.020 | 0.000 |   0.067 |   -0.073 | 
     | test_pe/test_opt_reg_f/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.023 | 0.021 |   0.088 |   -0.053 | 
     | test_pe/test_opt_reg_f/U5                 |              | ND2D0BWP40                      | 0.023 | 0.000 |   0.088 |   -0.053 | 
     | test_pe/test_opt_reg_f/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.032 | 0.027 |   0.115 |   -0.026 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.032 | 0.000 |   0.115 |   -0.026 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.062 |       |  -0.124 |    0.017 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.018 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.083 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.089 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.056 | 0.006 |  -0.052 |    0.089 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.073 | 0.068 |   0.016 |    0.157 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.073 | 0.000 |   0.016 |    0.157 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_10_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                -0.024
  Arrival Time                  0.117
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.274 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.273 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.232 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.226 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.226 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.176 | 
     | test_pe/inp_code_reg_10_                  |              | DFCNQD1BWP40                    | 0.036 | 0.003 |  -0.032 |   -0.174 | 
     | test_pe/inp_code_reg_10_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.022 | 0.100 |   0.068 |   -0.073 | 
     | test_pe/test_opt_reg_e/U4                 |              | OAI21D0BWP40                    | 0.022 | 0.000 |   0.068 |   -0.073 | 
     | test_pe/test_opt_reg_e/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.028 | 0.024 |   0.092 |   -0.050 | 
     | test_pe/test_opt_reg_e/U5                 |              | ND2D0BWP40                      | 0.028 | 0.000 |   0.092 |   -0.050 | 
     | test_pe/test_opt_reg_e/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.027 | 0.025 |   0.117 |   -0.024 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.027 | 0.000 |   0.117 |   -0.024 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.062 |       |  -0.124 |    0.018 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.019 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.084 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.090 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.056 | 0.006 |  -0.052 |    0.090 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.073 | 0.068 |   0.016 |    0.158 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.073 | 0.000 |   0.016 |    0.158 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_8_/Q                   (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                -0.027
  Arrival Time                  0.122
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.282 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.280 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.240 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.234 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.234 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.184 | 
     | test_pe/inp_code_reg_8_                   |              | DFCNQD1BWP40                    | 0.036 | 0.003 |  -0.032 |   -0.181 | 
     | test_pe/inp_code_reg_8_                   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.019 | 0.099 |   0.067 |   -0.082 | 
     | test_pe/test_opt_reg_d/U4                 |              | OAI21D0BWP40                    | 0.019 | 0.000 |   0.067 |   -0.082 | 
     | test_pe/test_opt_reg_d/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.029 | 0.024 |   0.091 |   -0.057 | 
     | test_pe/test_opt_reg_d/U5                 |              | ND2D0BWP40                      | 0.029 | 0.000 |   0.091 |   -0.057 | 
     | test_pe/test_opt_reg_d/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.035 | 0.031 |   0.122 |   -0.027 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.035 | 0.000 |   0.122 |   -0.027 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.062 |       |  -0.124 |    0.025 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.027 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.091 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.097 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.056 | 0.006 |  -0.052 |    0.097 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.073 | 0.068 |   0.016 |    0.165 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.073 | 0.000 |   0.016 |    0.165 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.030
  Arrival Time                  0.230
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.333 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.332 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.291 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.235 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.234 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.128 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.128 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.025 | 
     | test_pe/test_opt_reg_file/U15                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.024 | 
     | test_pe/test_opt_reg_file/U15                    | A1 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.054 |   0.230 |    0.030 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.230 |    0.030 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.077 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.078 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.143 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.149 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.149 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.225 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__15_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.030
  Arrival Time                  0.230
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.333 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.332 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.291 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.236 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.234 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.128 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.128 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.025 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.025 | 
     | test_pe/test_opt_reg_file/U18                    | A1 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.054 |   0.230 |    0.030 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.230 |    0.030 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.077 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.078 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.143 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.149 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.149 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.225 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__11_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.030
  Arrival Time                  0.231
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.334 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.332 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.291 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.236 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.234 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.128 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.128 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.026 | 
     | test_pe/test_opt_reg_file/U11                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.024 | 
     | test_pe/test_opt_reg_file/U11                    | A1 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.054 |   0.231 |    0.030 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.231 |    0.030 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.077 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.078 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.143 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.149 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.149 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.225 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__14_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.030
  Arrival Time                  0.231
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.334 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.333 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.292 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.237 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.235 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.129 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.129 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.026 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.025 | 
     | test_pe/test_opt_reg_file/U13                    | A1 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.055 |   0.231 |    0.030 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.231 |    0.030 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.078 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.079 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.144 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.150 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.150 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.227 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.231
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.292 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.237 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.235 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.129 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.129 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.027 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.026 | 
     | test_pe/test_opt_reg_file/U10                   | A1 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.055 |   0.231 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.231 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.078 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.079 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.144 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.150 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.150 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.062 | 0.000 |   0.025 |    0.227 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.231
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.293 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.237 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.236 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.129 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.129 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.027 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.026 | 
     | test_pe/test_opt_reg_file/U9                    | A1 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.055 |   0.231 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.231 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.078 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.080 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.144 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.150 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.150 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.227 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.232
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.293 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.238 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.236 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.130 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.130 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.027 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.027 | 
     | test_pe/test_opt_reg_file/U8                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.232 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.232 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.080 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.145 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.151 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.151 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.232
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.293 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.238 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.236 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.130 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.130 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.028 | 
     | test_pe/test_opt_reg_file/U22                   |              | MUX2D0BWP40                     | 0.131 | 0.000 |   0.176 |   -0.027 | 
     | test_pe/test_opt_reg_file/U22                   | S v -> Z v   | MUX2D0BWP40                     | 0.019 | 0.056 |   0.232 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.232 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.080 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.145 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.151 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.151 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.062 | 0.000 |   0.025 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.232
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.293 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.238 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.236 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.130 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.130 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.028 | 
     | test_pe/test_opt_reg_file/U14                   |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.026 | 
     | test_pe/test_opt_reg_file/U14                   | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.232 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.232 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.081 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.145 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.151 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.151 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.232
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.294 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.238 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.237 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.130 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.130 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.028 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.027 | 
     | test_pe/test_opt_reg_file/U7                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.232 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.232 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.081 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.145 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.151 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.151 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.228 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.232
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.294 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.238 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.237 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.130 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.130 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.028 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.027 | 
     | test_pe/test_opt_reg_file/U6                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.232 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.232 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.080 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.081 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.145 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.151 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.151 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.228 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.233
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.295 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.239 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.238 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.131 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.131 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.029 | 
     | test_pe/test_opt_reg_file/U5                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.028 | 
     | test_pe/test_opt_reg_file/U5                    | A1 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.057 |   0.233 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.233 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.080 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.146 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.152 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.152 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.062 | 0.000 |   0.025 |    0.229 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.233
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.295 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.239 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.238 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.131 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.131 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.029 | 
     | test_pe/test_opt_reg_file/U21                   |              | MUX2D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.028 | 
     | test_pe/test_opt_reg_file/U21                   | S v -> Z v   | MUX2D0BWP40                     | 0.019 | 0.057 |   0.233 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.233 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.081 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.146 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.152 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.152 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.062 | 0.000 |   0.025 |    0.229 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.235
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.339 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.338 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.297 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.241 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.240 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.133 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.133 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.031 | 
     | test_pe/test_opt_reg_file/U16                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.030 | 
     | test_pe/test_opt_reg_file/U16                    | A1 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.059 |   0.235 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.235 |    0.029 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.083 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.084 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.148 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.154 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.154 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.231 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.231 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.029
  Arrival Time                  0.235
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.339 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.338 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.297 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.241 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.240 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.133 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.133 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.031 | 
     | test_pe/test_opt_reg_file/U12                   |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.030 | 
     | test_pe/test_opt_reg_file/U12                   | A1 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.059 |   0.235 |    0.029 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.235 |    0.029 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.083 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.084 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.149 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.154 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.154 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.231 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.232 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.028
  Arrival Time                  0.237
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.342 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.340 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.300 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.294 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.294 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.244 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.243 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.107 |   0.073 |   -0.136 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.030 | 0.000 |   0.073 |   -0.136 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.131 | 0.102 |   0.175 |   -0.034 | 
     | test_pe/test_opt_reg_file/U17                    |              | AO22D0BWP40                     | 0.131 | 0.001 |   0.176 |   -0.033 | 
     | test_pe/test_opt_reg_file/U17                    | A1 v -> Z v  | AO22D0BWP40                     | 0.024 | 0.061 |   0.237 |    0.028 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.237 |    0.028 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.062 |       |  -0.124 |    0.086 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.087 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.151 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.157 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.056 | 0.006 |  -0.052 |    0.157 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.062 | 0.077 |   0.025 |    0.234 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.062 | 0.001 |   0.025 |    0.234 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.024
  Arrival Time                  0.275
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.384 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.383 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.342 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.337 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.337 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.287 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.285 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.188 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.188 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.167 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.167 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.126 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.125 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.052 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.208 |   -0.044 | 
     | sb_1b/U60                          |              | AOI22D1BWP40                    | 0.084 | 0.008 |   0.208 |   -0.044 | 
     | sb_1b/U60                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.028 | 0.037 |   0.245 |   -0.006 | 
     | sb_1b/U26                          |              | AOI22D1BWP40                    | 0.028 | 0.000 |   0.245 |   -0.006 | 
     | sb_1b/U26                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.034 | 0.030 |   0.275 |    0.024 | 
     | sb_1b/out_1_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.034 | 0.000 |   0.275 |    0.024 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.128 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.130 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.190 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.197 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.279 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.282 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.025
  Arrival Time                  0.278
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.385 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.384 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.343 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.337 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.337 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.287 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.286 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.189 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.189 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.167 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.167 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.126 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.126 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.053 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.207 |   -0.045 | 
     | sb_1b/U70                          |              | AOI22D0BWP40                    | 0.084 | 0.008 |   0.207 |   -0.045 | 
     | sb_1b/U70                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.042 |   0.249 |   -0.003 | 
     | sb_1b/U21                          |              | AOI22D1BWP40                    | 0.034 | 0.000 |   0.249 |   -0.003 | 
     | sb_1b/U21                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.029 | 0.028 |   0.278 |    0.025 | 
     | sb_1b/out_1_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.029 | 0.000 |   0.278 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.129 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.131 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.190 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.198 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.280 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.282 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.025
  Arrival Time                  0.279
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.387 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.385 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.345 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.339 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.339 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.289 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.288 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.190 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.190 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.169 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.169 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.128 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.128 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.054 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.206 |   -0.048 | 
     | sb_1b/U55                          |              | AOI22D1BWP40                    | 0.084 | 0.007 |   0.206 |   -0.048 | 
     | sb_1b/U55                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.034 | 0.043 |   0.249 |   -0.005 | 
     | sb_1b/U32                          |              | AOI22D1BWP40                    | 0.034 | 0.000 |   0.249 |   -0.005 | 
     | sb_1b/U32                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.032 | 0.029 |   0.279 |    0.025 | 
     | sb_1b/out_1_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.032 | 0.000 |   0.279 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.131 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.132 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.192 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.199 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.282 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.003 |   0.030 |    0.284 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.022
  Arrival Time                  0.280
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.391 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.389 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.349 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.343 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.343 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.293 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.292 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.194 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.194 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.173 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.173 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.132 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.132 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.058 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.208 |   -0.050 | 
     | sb_1b/U65                          |              | AOI22D0BWP40                    | 0.084 | 0.008 |   0.208 |   -0.050 | 
     | sb_1b/U65                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.039 |   0.247 |   -0.011 | 
     | sb_1b/U16                          |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.247 |   -0.011 | 
     | sb_1b/U16                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.039 | 0.033 |   0.280 |    0.022 | 
     | sb_1b/out_1_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.039 | 0.000 |   0.280 |    0.022 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.134 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.136 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.196 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.203 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.286 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.288 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.022
  Arrival Time                  0.281
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.392 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.391 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.350 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.344 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.344 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.294 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.293 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.195 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.195 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.174 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.174 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.133 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.133 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.059 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.208 |   -0.051 | 
     | sb_1b/U35                          |              | AOI22D0BWP40                    | 0.084 | 0.008 |   0.208 |   -0.051 | 
     | sb_1b/U35                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.040 |   0.248 |   -0.011 | 
     | sb_1b/U51                          |              | AOI22D1BWP40                    | 0.030 | 0.000 |   0.248 |   -0.011 | 
     | sb_1b/U51                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.039 | 0.033 |   0.281 |    0.022 | 
     | sb_1b/out_2_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.039 | 0.000 |   0.281 |    0.022 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.136 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.138 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.197 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.204 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.287 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.289 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.049
  Arrival Time                  0.310
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.394 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.392 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.352 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.346 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.346 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.296 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.295 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.191 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.191 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.107 | 
     | test_pe/U60                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.103 | 
     | test_pe/U60                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.062 |  0.081 |   0.239 |   -0.022 | 
     | test_pe/FE_OFC88_pe_out_res_12     |                  | BUFFD8BWP40                     | 0.062 |  0.000 |   0.239 |   -0.022 | 
     | test_pe/FE_OFC88_pe_out_res_12     | I ^ -> Z ^       | BUFFD8BWP40                     | 0.162 |  0.062 |   0.301 |    0.040 | 
     | test_pe                            | res[12] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.316 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.169 |  0.014 |   0.316 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  | I3_4 ^ -> ZN_4 v | nem_ohmux_invd8_4i_8b           | 0.048 |  0.002 |   0.318 |    0.057 | 
     | sb_wide/out_0_3_id1_bar_reg_12_    |                  | DFQD0BWP40                      | 0.054 | -0.008 |   0.310 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.138 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.139 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.199 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.053 |    0.208 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.289 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.029 |    0.290 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.048
  Arrival Time                  0.311
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.396 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.394 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.354 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.348 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.348 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.298 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.297 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.193 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.193 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.109 | 
     | test_pe/U72                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.105 | 
     | test_pe/U72                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.066 |   0.224 |   -0.039 | 
     | test_pe/FE_OFC89_pe_out_res_10     |                  | CKBD5BWP40                      | 0.045 |  0.000 |   0.224 |   -0.039 | 
     | test_pe/FE_OFC89_pe_out_res_10     | I ^ -> Z ^       | CKBD5BWP40                      | 0.218 |  0.090 |   0.314 |    0.051 | 
     | test_pe                            | res[10] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.319 |    0.056 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.192 |  0.005 |   0.319 |    0.056 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  | I3_2 ^ -> ZN_2 v | nem_ohmux_invd8_4i_8b           | 0.048 |  0.000 |   0.320 |    0.057 | 
     | sb_wide/out_0_3_id1_bar_reg_10_    |                  | DFQD0BWP40                      | 0.054 | -0.008 |   0.311 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.139 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.141 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.201 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.053 |    0.210 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.291 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.029 |    0.292 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.051
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.051
  Arrival Time                  0.315
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.396 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.395 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.354 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.299 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.297 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.194 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.194 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.110 | 
     | test_pe/U62                        |                  | MAOI22D1BWP40                   | 0.120 |  0.003 |   0.157 |   -0.107 | 
     | test_pe/U62                        | A2 v -> ZN ^     | MAOI22D1BWP40                   | 0.049 |  0.072 |   0.229 |   -0.034 | 
     | test_pe/FE_OFC3_pe_out_res_15      |                  | BUFFD12BWP40                    | 0.049 |  0.000 |   0.229 |   -0.034 | 
     | test_pe/FE_OFC3_pe_out_res_15      | I ^ -> Z ^       | BUFFD12BWP40                    | 0.076 |  0.045 |   0.274 |    0.011 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.275 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.066 |  0.001 |   0.275 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd8_4i_8b           | 0.033 |  0.016 |   0.291 |    0.028 | 
     | sb_wide/FE_PHC52_out_2_2_i_bar_15  |                  | BUFFD0BWP40                     | 0.037 | -0.009 |   0.282 |    0.019 | 
     | sb_wide/FE_PHC52_out_2_2_i_bar_15  | I v -> Z v       | BUFFD0BWP40                     | 0.014 |  0.032 |   0.315 |    0.051 | 
     | sb_wide/out_2_2_id1_bar_reg_15_    |                  | DFQD2BWP40                      | 0.014 |  0.000 |   0.315 |    0.051 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.140 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.062 | 0.001 |  -0.122 |    0.141 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.055 | 0.064 |  -0.058 |    0.206 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.056 | 0.004 |  -0.054 |    0.209 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.087 |   0.033 |    0.296 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.097 | 0.001 |   0.033 |    0.297 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.049
  Arrival Time                  0.313
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.397 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.396 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.355 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.299 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.298 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.195 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.195 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.110 | 
     | test_pe/U58                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.107 | 
     | test_pe/U58                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.063 |  0.082 |   0.240 |   -0.024 | 
     | test_pe/FE_OFC8_pe_out_res_13      |                  | BUFFD8BWP40                     | 0.063 |  0.000 |   0.240 |   -0.024 | 
     | test_pe/FE_OFC8_pe_out_res_13      | I ^ -> Z ^       | BUFFD8BWP40                     | 0.169 |  0.063 |   0.303 |    0.039 | 
     | test_pe                            | res[13] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.322 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.185 |  0.019 |   0.322 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  | I3_5 ^ -> ZN_5 v | nem_ohmux_invd8_4i_8b           | 0.047 |  0.000 |   0.322 |    0.058 | 
     | sb_wide/out_0_3_id1_bar_reg_13_    |                  | DFQD0BWP40                      | 0.052 | -0.009 |   0.313 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.141 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.143 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.202 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.053 |    0.212 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.293 | 
     | sb_wide/out_0_3_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.029 |    0.293 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.023
  Arrival Time                  0.287
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.397 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.396 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.355 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.349 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.299 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.298 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.201 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.201 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.179 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.179 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.138 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.138 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.065 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.208 |   -0.057 | 
     | sb_1b/U40                          |              | AOI22D0BWP40                    | 0.084 | 0.008 |   0.208 |   -0.057 | 
     | sb_1b/U40                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.042 | 0.048 |   0.256 |   -0.008 | 
     | sb_1b/U38                          |              | AOI22D2BWP40                    | 0.042 | 0.000 |   0.256 |   -0.008 | 
     | sb_1b/U38                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.038 | 0.031 |   0.287 |    0.023 | 
     | sb_1b/out_2_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.038 | 0.000 |   0.287 |    0.023 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.141 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.143 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.202 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.210 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.292 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.295 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.021
  Arrival Time                  0.289
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.401 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.399 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.359 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.353 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.303 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.302 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.204 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.204 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.183 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.183 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.142 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.142 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.068 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.206 |   -0.061 | 
     | sb_1b/U30                          |              | AOI22D0BWP40                    | 0.084 | 0.007 |   0.206 |   -0.061 | 
     | sb_1b/U30                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.041 | 0.047 |   0.253 |   -0.015 | 
     | sb_1b/U57                          |              | AOI22D1BWP40                    | 0.041 | 0.000 |   0.253 |   -0.015 | 
     | sb_1b/U57                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.042 | 0.035 |   0.289 |    0.021 | 
     | sb_1b/out_2_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.042 | 0.000 |   0.289 |    0.021 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.144 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.146 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.206 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.213 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.296 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.298 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.331
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.402 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.400 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.360 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.354 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.354 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.304 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.303 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.199 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.199 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.115 | 
     | test_pe/U62                        |                  | MAOI22D1BWP40                   | 0.120 |  0.003 |   0.157 |   -0.112 | 
     | test_pe/U62                        | A2 v -> ZN ^     | MAOI22D1BWP40                   | 0.049 |  0.072 |   0.229 |   -0.040 | 
     | test_pe/FE_OFC3_pe_out_res_15      |                  | BUFFD12BWP40                    | 0.049 |  0.000 |   0.229 |   -0.040 | 
     | test_pe/FE_OFC3_pe_out_res_15      | I ^ -> Z ^       | BUFFD12BWP40                    | 0.076 |  0.045 |   0.274 |    0.005 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.289 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.097 |  0.015 |   0.289 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd8_4i_8b           | 0.046 |  0.002 |   0.291 |    0.022 | 
     | sb_wide/FE_OFC503_out_0_3_i_bar_15 |                  | CKBD3BWP40                      | 0.049 | -0.009 |   0.282 |    0.013 | 
     | sb_wide/FE_OFC503_out_0_3_i_bar_15 | I v -> Z v       | CKBD3BWP40                      | 0.026 |  0.048 |   0.330 |    0.061 | 
     | sb_wide/out_0_3_id1_bar_reg_15_    |                  | DFQD2BWP40                      | 0.026 |  0.001 |   0.331 |    0.062 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.146 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.147 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.207 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.053 |    0.216 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.297 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.075 | 0.000 |   0.029 |    0.298 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.033
  Arrival Time                  0.303
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.402 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.401 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.360 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.354 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.354 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.304 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.303 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.206 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.206 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.184 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.184 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.143 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.143 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.070 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.206 |   -0.063 | 
     | sb_1b/U50                          |              | AOI22D0BWP40                    | 0.084 | 0.007 |   0.206 |   -0.063 | 
     | sb_1b/U50                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.033 | 0.041 |   0.247 |   -0.022 | 
     | sb_1b/U11                          |              | AOI22D1BWP40                    | 0.033 | 0.000 |   0.247 |   -0.022 | 
     | sb_1b/U11                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.030 | 0.028 |   0.276 |    0.006 | 
     | sb_1b/FE_PSC27_out_2_0_i_0         |              | CKBD4BWP40                      | 0.030 | 0.000 |   0.276 |    0.007 | 
     | sb_1b/FE_PSC27_out_2_0_i_0         | I v -> Z v   | CKBD4BWP40                      | 0.010 | 0.027 |   0.303 |    0.033 | 
     | sb_1b/out_2_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.010 | 0.000 |   0.303 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.146 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.148 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.207 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.215 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.297 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.300 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.058
  Arrival Time                  0.329
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.403 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.402 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.361 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.355 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.305 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.304 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.201 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.201 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.116 | 
     | test_pe/U62                        |                  | MAOI22D1BWP40                   | 0.120 |  0.003 |   0.157 |   -0.113 | 
     | test_pe/U62                        | A2 v -> ZN ^     | MAOI22D1BWP40                   | 0.049 |  0.072 |   0.229 |   -0.041 | 
     | test_pe/FE_OFC3_pe_out_res_15      |                  | BUFFD12BWP40                    | 0.049 |  0.000 |   0.229 |   -0.041 | 
     | test_pe/FE_OFC3_pe_out_res_15      | I ^ -> Z ^       | BUFFD12BWP40                    | 0.076 |  0.045 |   0.274 |    0.004 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.305 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.116 |  0.030 |   0.305 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd8_4i_8b           | 0.036 | -0.003 |   0.302 |    0.031 | 
     | sb_wide/FE_OFC487_out_0_4_i_bar_15 |                  | BUFFD0BWP40                     | 0.040 | -0.009 |   0.292 |    0.022 | 
     | sb_wide/FE_OFC487_out_0_4_i_bar_15 | I v -> Z v       | BUFFD0BWP40                     | 0.019 |  0.036 |   0.329 |    0.058 | 
     | sb_wide/out_0_4_id1_bar_reg_15_    |                  | DFQD0BWP40                      | 0.019 |  0.000 |   0.329 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.147 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.149 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.208 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.010 |  -0.053 |    0.218 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.299 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.075 | 0.001 |   0.029 |    0.299 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.047
  Arrival Time                  0.318
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.404 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.403 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.362 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.306 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.305 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.202 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.202 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.117 | 
     | test_pe/U70                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.113 | 
     | test_pe/U70                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.061 |  0.080 |   0.239 |   -0.033 | 
     | test_pe/FE_OFC9_pe_out_res_11      |                  | BUFFD8BWP40                     | 0.061 |  0.000 |   0.239 |   -0.033 | 
     | test_pe/FE_OFC9_pe_out_res_11      | I ^ -> Z ^       | BUFFD8BWP40                     | 0.173 |  0.071 |   0.310 |    0.038 | 
     | test_pe                            | res[11] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.311 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.150 |  0.002 |   0.311 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  | I3_3 ^ -> ZN_3 v | nem_ohmux_invd8_4i_8b           | 0.058 |  0.015 |   0.326 |    0.055 | 
     | sb_wide/out_0_3_id1_bar_reg_11_    |                  | DFQD0BWP40                      | 0.064 | -0.008 |   0.318 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.148 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.150 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.209 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.053 |    0.219 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.300 | 
     | sb_wide/out_0_3_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.029 |    0.300 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.047
  Arrival Time                  0.320
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.405 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.404 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.363 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.358 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.358 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.308 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.306 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.203 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.203 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.119 | 
     | test_pe/U64                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.115 | 
     | test_pe/U64                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.067 |   0.224 |   -0.048 | 
     | test_pe/FE_OFC5_pe_out_res_14      |                  | CKBD5BWP40                      | 0.045 |  0.000 |   0.224 |   -0.048 | 
     | test_pe/FE_OFC5_pe_out_res_14      | I ^ -> Z ^       | CKBD5BWP40                      | 0.178 |  0.097 |   0.322 |    0.049 | 
     | test_pe                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.321 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.152 | -0.001 |   0.321 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd8_4i_8b           | 0.054 |  0.007 |   0.328 |    0.056 | 
     | sb_wide/out_0_3_id1_bar_reg_14_    |                  | DFQD0BWP40                      | 0.060 | -0.008 |   0.320 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.149 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.151 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.210 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.053 |    0.220 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.301 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.029 |    0.301 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.031
  Arrival Time                  0.305
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.407 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.406 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.365 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.309 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.308 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.211 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.211 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.189 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.189 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.148 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.148 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.075 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.206 |   -0.068 | 
     | sb_1b/U75                          |              | AOI22D0BWP40                    | 0.084 | 0.007 |   0.206 |   -0.068 | 
     | sb_1b/U75                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.036 | 0.043 |   0.249 |   -0.025 | 
     | sb_1b/U6                           |              | AOI22D1BWP40                    | 0.036 | 0.000 |   0.249 |   -0.025 | 
     | sb_1b/U6                           | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.022 | 0.024 |   0.273 |   -0.002 | 
     | sb_1b/FE_PSC18_out_1_0_i_0         |              | BUFFD2BWP40                     | 0.022 | 0.000 |   0.273 |   -0.002 | 
     | sb_1b/FE_PSC18_out_1_0_i_0         | I v -> Z v   | BUFFD2BWP40                     | 0.017 | 0.032 |   0.305 |    0.030 | 
     | sb_1b/out_1_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.017 | 0.000 |   0.305 |    0.031 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.151 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.153 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.212 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.220 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.302 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.305 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.022
  Arrival Time                  0.300
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.411 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.409 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.369 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.363 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.313 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.312 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.208 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.208 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.124 | 
     | test_pe/U58                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.120 | 
     | test_pe/U58                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.063 |  0.082 |   0.240 |   -0.038 | 
     | test_pe/FE_OFC8_pe_out_res_13      |                  | BUFFD8BWP40                     | 0.063 |  0.000 |   0.240 |   -0.038 | 
     | test_pe/FE_OFC8_pe_out_res_13      | I ^ -> Z ^       | BUFFD8BWP40                     | 0.169 |  0.063 |   0.303 |    0.026 | 
     | test_pe                            | res[13] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.304 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.143 |  0.001 |   0.304 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15  | I3_5 ^ -> ZN_5 v | nem_ohmux_invd8_4i_8b           | 0.044 |  0.005 |   0.310 |    0.032 | 
     | sb_wide/out_1_2_id1_bar_reg_13_    |                  | DFQD0BWP40                      | 0.049 | -0.010 |   0.300 |    0.022 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.154 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.062 | 0.001 |  -0.122 |    0.156 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.055 | 0.064 |  -0.058 |    0.220 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.056 | 0.005 |  -0.053 |    0.225 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.079 |   0.026 |    0.304 | 
     | sb_wide/out_1_2_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.069 | 0.000 |   0.026 |    0.304 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.057
  Arrival Time                  0.336
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.412 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.411 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.370 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.364 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.364 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.314 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.313 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.210 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.210 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.125 | 
     | test_pe/U62                        |                  | MAOI22D1BWP40                   | 0.120 |  0.003 |   0.157 |   -0.122 | 
     | test_pe/U62                        | A2 v -> ZN ^     | MAOI22D1BWP40                   | 0.049 |  0.072 |   0.229 |   -0.050 | 
     | test_pe/FE_OFC3_pe_out_res_15      |                  | BUFFD12BWP40                    | 0.049 |  0.000 |   0.229 |   -0.050 | 
     | test_pe/FE_OFC3_pe_out_res_15      | I ^ -> Z ^       | BUFFD12BWP40                    | 0.076 |  0.045 |   0.274 |   -0.005 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.306 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.118 |  0.032 |   0.306 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd8_4i_8b           | 0.032 | -0.003 |   0.303 |    0.024 | 
     | sb_wide/FE_OFC507_out_1_4_i_bar_15 |                  | BUFFD2BWP40                     | 0.035 | -0.009 |   0.294 |    0.015 | 
     | sb_wide/FE_OFC507_out_1_4_i_bar_15 | I v -> Z v       | BUFFD2BWP40                     | 0.029 |  0.042 |   0.336 |    0.057 | 
     | sb_wide/out_1_4_id1_bar_reg_15_    |                  | DFQD2BWP40                      | 0.029 |  0.000 |   0.336 |    0.057 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.156 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.158 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.217 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.008 |  -0.054 |    0.225 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.079 |   0.025 |    0.304 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.071 | 0.001 |   0.025 |    0.305 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.317
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.413 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.412 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.371 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.365 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.315 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.314 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.211 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.211 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.126 | 
     | test_pe/U62                        |                  | MAOI22D1BWP40                   | 0.120 |  0.003 |   0.157 |   -0.123 | 
     | test_pe/U62                        | A2 v -> ZN ^     | MAOI22D1BWP40                   | 0.049 |  0.072 |   0.229 |   -0.051 | 
     | test_pe/FE_OFC3_pe_out_res_15      |                  | BUFFD12BWP40                    | 0.049 |  0.000 |   0.229 |   -0.051 | 
     | test_pe/FE_OFC3_pe_out_res_15      | I ^ -> Z ^       | BUFFD12BWP40                    | 0.076 |  0.045 |   0.274 |   -0.006 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.278 |   -0.003 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.072 |  0.004 |   0.278 |   -0.003 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd8_4i_8b           | 0.037 |  0.014 |   0.292 |    0.012 | 
     | sb_wide/FE_PHC92_out_1_2_i_bar_15  |                  | CKBD1BWP40                      | 0.041 | -0.009 |   0.283 |    0.002 | 
     | sb_wide/FE_PHC92_out_1_2_i_bar_15  | I v -> Z v       | CKBD1BWP40                      | 0.015 |  0.035 |   0.317 |    0.037 | 
     | sb_wide/out_1_2_id1_bar_reg_15_    |                  | DFQD2BWP40                      | 0.015 |  0.000 |   0.317 |    0.037 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.157 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.062 | 0.001 |  -0.122 |    0.158 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.055 | 0.064 |  -0.058 |    0.223 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.056 | 0.005 |  -0.053 |    0.228 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.079 |   0.026 |    0.306 | 
     | sb_wide/out_1_2_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.069 | 0.000 |   0.026 |    0.306 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.054
  Arrival Time                  0.338
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.417 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.415 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.375 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.369 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.369 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.319 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.318 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.214 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.214 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.130 | 
     | test_pe/U64                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.126 | 
     | test_pe/U64                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.067 |   0.224 |   -0.060 | 
     | test_pe/FE_OFC5_pe_out_res_14      |                  | CKBD5BWP40                      | 0.045 |  0.000 |   0.224 |   -0.060 | 
     | test_pe/FE_OFC5_pe_out_res_14      | I ^ -> Z ^       | CKBD5BWP40                      | 0.178 |  0.097 |   0.322 |    0.038 | 
     | test_pe                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.339 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.155 |  0.018 |   0.339 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd8_4i_8b           | 0.043 |  0.008 |   0.347 |    0.063 | 
     | sb_wide/out_3_3_id1_bar_reg_14_    |                  | DFQD0BWP40                      | 0.048 | -0.009 |   0.338 |    0.054 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.161 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.162 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.222 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.053 | 0.008 |  -0.054 |    0.230 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.083 | 0.085 |   0.031 |    0.315 | 
     | sb_wide/out_3_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.083 | 0.000 |   0.031 |    0.315 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.023
  Arrival Time                  0.309
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.418 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.417 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.376 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.371 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.371 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.321 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.319 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.222 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.222 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.201 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.201 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.159 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.159 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.086 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.208 |   -0.077 | 
     | sb_1b/U85                          |              | MUX4D0BWP40                     | 0.084 | 0.008 |   0.208 |   -0.077 | 
     | sb_1b/U85                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.036 | 0.101 |   0.309 |    0.023 | 
     | sb_1b/out_3_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.036 | 0.000 |   0.309 |    0.023 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.162 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.164 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.223 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.231 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.313 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.003 |   0.030 |    0.316 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.028
  Arrival Time                  0.315
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.419 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.418 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.377 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.372 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.372 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.322 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.320 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.223 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.223 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.202 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.202 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.161 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.160 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.087 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.207 |   -0.080 | 
     | sb_1b/U45                          |              | AOI22D0BWP40                    | 0.084 | 0.007 |   0.207 |   -0.080 | 
     | sb_1b/U45                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.037 | 0.043 |   0.250 |   -0.037 | 
     | sb_1b/U44                          |              | AOI22D0BWP40                    | 0.037 | 0.000 |   0.250 |   -0.037 | 
     | sb_1b/U44                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.026 | 0.027 |   0.277 |   -0.010 | 
     | sb_1b/FE_PSC31_out_2_1_i_0         |              | BUFFD1BWP40                     | 0.026 | 0.000 |   0.277 |   -0.010 | 
     | sb_1b/FE_PSC31_out_2_1_i_0         | I v -> Z v   | BUFFD1BWP40                     | 0.023 | 0.038 |   0.315 |    0.028 | 
     | sb_1b/out_2_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.023 | 0.000 |   0.315 |    0.028 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.163 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.165 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.225 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.232 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.314 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.003 |   0.030 |    0.317 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.045
  Arrival Time                  0.335
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.423 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.421 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.381 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.375 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.375 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.325 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.324 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.220 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.220 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.136 | 
     | test_pe/U60                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.132 | 
     | test_pe/U60                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.062 |  0.081 |   0.239 |   -0.051 | 
     | test_pe/FE_OFC88_pe_out_res_12     |                  | BUFFD8BWP40                     | 0.062 |  0.000 |   0.239 |   -0.051 | 
     | test_pe/FE_OFC88_pe_out_res_12     | I ^ -> Z ^       | BUFFD8BWP40                     | 0.162 |  0.062 |   0.301 |    0.011 | 
     | test_pe                            | res[12] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.298 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.128 | -0.003 |   0.298 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  | I3_4 ^ -> ZN_4 v | nem_ohmux_invd8_4i_8b           | 0.048 |  0.010 |   0.308 |    0.018 | 
     | sb_wide/FE_PHC54_out_2_2_i_bar_12  |                  | BUFFD0BWP40                     | 0.054 | -0.009 |   0.299 |    0.009 | 
     | sb_wide/FE_PHC54_out_2_2_i_bar_12  | I v -> Z v       | BUFFD0BWP40                     | 0.015 |  0.036 |   0.335 |    0.045 | 
     | sb_wide/out_2_2_id1_bar_reg_12_    |                  | DFQD0BWP40                      | 0.015 |  0.000 |   0.335 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.166 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.062 | 0.001 |  -0.122 |    0.168 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.055 | 0.064 |  -0.058 |    0.232 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.056 | 0.004 |  -0.054 |    0.236 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.087 |   0.033 |    0.323 | 
     | sb_wide/out_2_2_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.033 |    0.323 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.021
  Arrival Time                  0.313
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.423 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.382 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.327 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.325 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.228 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.228 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.207 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.207 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.165 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.165 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.092 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.206 |   -0.085 | 
     | sb_1b/U91                          |              | MUX4D0BWP40                     | 0.084 | 0.007 |   0.206 |   -0.085 | 
     | sb_1b/U91                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.041 | 0.106 |   0.313 |    0.021 | 
     | sb_1b/out_0_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.041 | 0.000 |   0.313 |    0.021 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.168 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.170 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.229 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.237 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.319 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.322 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.020
  Arrival Time                  0.312
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.043 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.423 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.382 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD12BWP40                   | 0.039 | 0.006 |  -0.085 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.035 | 0.050 |  -0.035 |   -0.327 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.036 | 0.001 |  -0.034 |   -0.325 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.097 |   0.064 |   -0.228 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.016 | 0.000 |   0.064 |   -0.228 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.027 | 0.021 |   0.085 |   -0.207 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.085 |   -0.207 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.065 | 0.041 |   0.126 |   -0.166 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.065 | 0.000 |   0.126 |   -0.165 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.083 | 0.073 |   0.200 |   -0.092 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.206 |   -0.085 | 
     | sb_1b/U77                          |              | MUX4D0BWP40                     | 0.084 | 0.007 |   0.206 |   -0.085 | 
     | sb_1b/U77                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.043 | 0.106 |   0.312 |    0.020 | 
     | sb_1b/out_3_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.043 | 0.000 |   0.312 |    0.020 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.062 |       |  -0.124 |    0.168 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.062 | 0.002 |  -0.122 |    0.170 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.051 | 0.060 |  -0.062 |    0.230 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.007 |  -0.055 |    0.237 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.028 |    0.319 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.002 |   0.030 |    0.322 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q         (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.061
  Arrival Time                  0.353
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.425 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.423 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.383 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.377 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.327 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.326 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.222 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.222 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.138 | 
     | test_pe/U52                        |                  | MAOI22D0BWP40                   | 0.120 |  0.002 |   0.156 |   -0.136 | 
     | test_pe/U52                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.047 |  0.068 |   0.224 |   -0.068 | 
     | test_pe/FE_OFC104_pe_out_res_0     |                  | CKBD5BWP40                      | 0.047 |  0.000 |   0.224 |   -0.068 | 
     | test_pe/FE_OFC104_pe_out_res_0     | I ^ -> Z ^       | CKBD5BWP40                      | 0.200 |  0.109 |   0.333 |    0.041 | 
     | test_pe                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7   |                  | nem_ohmux_invd8_4i_8b           | 0.170 | -0.005 |   0.327 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd8_4i_8b           | 0.030 |  0.002 |   0.329 |    0.037 | 
     | sb_wide/FE_PHC31_out_1_3_i_bar_0   |                  | BUFFD0BWP40                     | 0.034 | -0.009 |   0.320 |    0.028 | 
     | sb_wide/FE_PHC31_out_1_3_i_bar_0   | I v -> Z v       | BUFFD0BWP40                     | 0.018 |  0.033 |   0.353 |    0.061 | 
     | sb_wide/out_1_3_id1_bar_reg_0_     |                  | DFQD2BWP40                      | 0.018 |  0.000 |   0.353 |    0.061 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.168 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.170 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.230 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.007 |  -0.055 |    0.237 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.080 |   0.025 |    0.317 | 
     | sb_wide/out_1_3_id1_bar_reg_0_             |             | DFQD2BWP40   | 0.074 | 0.000 |   0.026 |    0.318 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q         (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.049
  Arrival Time                  0.342
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.425 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.424 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.383 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.378 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.378 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.328 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.326 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.223 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.223 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.139 | 
     | test_pe/U68                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.135 | 
     | test_pe/U68                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.077 |  0.082 |   0.240 |   -0.052 | 
     | test_pe/FE_OFC91_pe_out_res_8      |                  | CKBD5BWP40                      | 0.077 |  0.000 |   0.240 |   -0.052 | 
     | test_pe/FE_OFC91_pe_out_res_8      | I ^ -> Z ^       | CKBD5BWP40                      | 0.214 |  0.114 |   0.354 |    0.062 | 
     | test_pe                            | res[8] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.350 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.183 | -0.005 |   0.350 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15  | I3_0 ^ -> ZN_0 v | nem_ohmux_invd8_4i_8b           | 0.045 |  0.001 |   0.351 |    0.058 | 
     | sb_wide/out_0_3_id1_bar_reg_8_     |                  | DFQD0BWP40                      | 0.051 | -0.009 |   0.342 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.169 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.171 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.230 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.053 |    0.240 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.321 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.075 | 0.000 |   0.029 |    0.321 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_2_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_3_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.330
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.427 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.425 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.384 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.379 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.379 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.329 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.327 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.224 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.224 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.140 | 
     | test_pe/U62                        |                  | MAOI22D1BWP40                   | 0.120 |  0.003 |   0.157 |   -0.137 | 
     | test_pe/U62                        | A2 v -> ZN ^     | MAOI22D1BWP40                   | 0.049 |  0.072 |   0.229 |   -0.065 | 
     | test_pe/FE_OFC3_pe_out_res_15      |                  | BUFFD12BWP40                    | 0.049 |  0.000 |   0.229 |   -0.065 | 
     | test_pe/FE_OFC3_pe_out_res_15      | I ^ -> Z ^       | BUFFD12BWP40                    | 0.076 |  0.045 |   0.274 |   -0.019 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.293 |   -0.001 | 
     | sb_wide/sb_unq1_side_sel_2_3_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.104 |  0.019 |   0.293 |   -0.001 | 
     | sb_wide/sb_unq1_side_sel_2_3_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd8_4i_8b           | 0.042 |  0.003 |   0.296 |    0.002 | 
     | sb_wide/FE_OFC514_out_2_3_i_bar_15 |                  | CKBD4BWP40                      | 0.046 | -0.009 |   0.287 |   -0.007 | 
     | sb_wide/FE_OFC514_out_2_3_i_bar_15 | I v -> Z v       | CKBD4BWP40                      | 0.026 |  0.039 |   0.326 |    0.033 | 
     | sb_wide/out_2_3_id1_bar_reg_15_    |                  | DFQD2BWP40                      | 0.027 |  0.004 |   0.330 |    0.036 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.170 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.062 | 0.001 |  -0.122 |    0.172 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.055 | 0.064 |  -0.058 |    0.236 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.056 | 0.004 |  -0.054 |    0.240 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.080 |   0.026 |    0.320 | 
     | sb_wide/out_2_3_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.073 | 0.001 |   0.027 |    0.321 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.045
  Arrival Time                  0.339
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.427 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.425 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.384 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.379 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.379 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.329 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.327 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.224 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.224 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.140 | 
     | test_pe/U72                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.136 | 
     | test_pe/U72                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.066 |   0.224 |   -0.070 | 
     | test_pe/FE_OFC89_pe_out_res_10     |                  | CKBD5BWP40                      | 0.045 |  0.000 |   0.224 |   -0.070 | 
     | test_pe/FE_OFC89_pe_out_res_10     | I ^ -> Z ^       | CKBD5BWP40                      | 0.218 |  0.090 |   0.314 |    0.021 | 
     | test_pe                            | res[10] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.307 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.182 | -0.007 |   0.307 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  | I3_2 ^ -> ZN_2 v | nem_ohmux_invd8_4i_8b           | 0.045 |  0.005 |   0.312 |    0.019 | 
     | sb_wide/FE_PHC51_out_2_2_i_bar_10  |                  | BUFFD0BWP40                     | 0.050 | -0.009 |   0.304 |    0.010 | 
     | sb_wide/FE_PHC51_out_2_2_i_bar_10  | I v -> Z v       | BUFFD0BWP40                     | 0.015 |  0.035 |   0.339 |    0.045 | 
     | sb_wide/out_2_2_id1_bar_reg_10_    |                  | DFQD0BWP40                      | 0.015 |  0.000 |   0.339 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.170 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.062 | 0.001 |  -0.122 |    0.172 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.055 | 0.064 |  -0.058 |    0.236 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.056 | 0.004 |  -0.054 |    0.240 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.087 |   0.033 |    0.327 | 
     | sb_wide/out_2_2_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.033 |    0.327 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.060
  Arrival Time                  0.356
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.043 |        |  -0.133 |   -0.429 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.043 |  0.001 |  -0.131 |   -0.428 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.038 |  0.041 |  -0.091 |   -0.387 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.381 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD12BWP40                   | 0.039 |  0.006 |  -0.085 |   -0.381 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD12BWP40                   | 0.035 |  0.050 |  -0.035 |   -0.331 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.036 |  0.001 |  -0.034 |   -0.330 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.050 |  0.103 |   0.070 |   -0.227 | 
     | test_pe/U204                       |                  | INVD1BWP40                      | 0.050 |  0.000 |   0.070 |   -0.227 | 
     | test_pe/U204                       | I ^ -> ZN v      | INVD1BWP40                      | 0.120 |  0.084 |   0.154 |   -0.142 | 
     | test_pe/U60                        |                  | MAOI22D0BWP40                   | 0.120 |  0.004 |   0.158 |   -0.138 | 
     | test_pe/U60                        | A2 v -> ZN ^     | MAOI22D0BWP40                   | 0.062 |  0.081 |   0.239 |   -0.057 | 
     | test_pe/FE_OFC88_pe_out_res_12     |                  | BUFFD8BWP40                     | 0.062 |  0.000 |   0.239 |   -0.057 | 
     | test_pe/FE_OFC88_pe_out_res_12     | I ^ -> Z ^       | BUFFD8BWP40                     | 0.162 |  0.062 |   0.301 |    0.005 | 
     | test_pe                            | res[12] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.340 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15  |                  | nem_ohmux_invd8_4i_8b           | 0.203 |  0.039 |   0.340 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15  | I3_4 ^ -> ZN_4 v | nem_ohmux_invd8_4i_8b           | 0.038 | -0.008 |   0.332 |    0.036 | 
     | sb_wide/FE_PHC57_out_0_4_i_bar_12  |                  | BUFFD0BWP40                     | 0.042 | -0.009 |   0.323 |    0.027 | 
     | sb_wide/FE_PHC57_out_0_4_i_bar_12  | I v -> Z v       | BUFFD0BWP40                     | 0.013 |  0.033 |   0.356 |    0.060 | 
     | sb_wide/out_0_4_id1_bar_reg_12_    |                  | DFQD0BWP40                      | 0.013 |  0.000 |   0.356 |    0.060 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.062 |       |  -0.124 |    0.173 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.062 | 0.002 |  -0.122 |    0.175 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.060 |  -0.062 |    0.234 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.010 |  -0.053 |    0.244 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.028 |    0.324 | 
     | sb_wide/out_0_4_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.075 | 0.001 |   0.029 |    0.325 | 
     +--------------------------------------------------------------------------------------------------------------+ 

