// Seed: 495446274
module module_0 (
    output uwire id_0
);
  wire id_2;
  wire id_3;
  wire id_4 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    inout supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wor id_11,
    output supply0 id_12,
    output wor id_13
);
  assign id_13 = ~!1 | 1'h0;
  module_0(
      id_6
  );
endmodule
