module rams(addr,data,we,re);
parameter depth=8,width=16,addr_bus=3;
input [addr_bus-1:0]addr;
input we,re;
inout [width-1:0]data;
reg [width-1:0]temp;
reg [width-1:0] mem[depth-1:0];
//write
always@(*)
begin
if(we==1 && re==0)
mem[addr]<=data;
end
//read
always@(*)
begin
if(we==0 && re==1)
temp<=mem[addr];
end
assign data=(~we && re)? temp:16'hz;
endmodule
