============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:45 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential            16 0.000    0.0      1.496    37.7 
inverter              16 0.000    0.0      0.170     4.3 
logic                 73 0.000    0.0      2.303    58.0 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                105 0.000    0.0      3.968   100.0 

