;redcode
;assert 1
	SPL 0, <52
	JMP 6, <0
	SPL 0, <-54
	SPL <-127, 100
	SPL <-127, 100
	SUB @2, -1
	MOV -9, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	ADD #129, 109
	SLT #129, 109
	SUB 100, 30
	CMP 0, 30
	SUB 0, @12
	ADD 0, 30
	SUB @2, -1
	SUB #72, @290
	SUB #72, @290
	SUB 110, 603
	SPL <-127, 100
	SLT 102, 20
	SUB #12, @10
	SLT 102, 20
	SUB -7, <-129
	JMN 110, 603
	SPL 110, 603
	SPL -9, @-12
	JMN 110, 603
	SPL 1, @0
	SLT #129, 109
	SUB 100, 30
	SUB 100, 30
	CMP 23, 200
	CMP 23, 200
	SUB 421, 1
	SUB 421, 1
	CMP 12, @0
	SPL 110, 603
	SUB <0, 0
	CMP 12, @0
	SUB <0, 0
	CMP 12, @0
	SPL 0, <52
	JMP 6, <0
	JMP 6, <0
	MOV -9, <-20
	SPL <-127, 100
	SPL <-127, 100
