Analysis & Synthesis report for project
Thu Jun 02 03:05:57 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Fibonacci|controller:control|currentState
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Parameter Settings for User Entity Instance: Top-level Entity: |Fibonacci
 13. Parameter Settings for User Entity Instance: reg:reg1
 14. Parameter Settings for User Entity Instance: comp:com
 15. Port Connectivity Checks: "reg:reg1"
 16. Port Connectivity Checks: "controller:control"
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu Jun 02 03:05:57 2022        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; project                                      ;
; Top-level Entity Name         ; Fibonacci                                    ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 22                                           ;
;     Dedicated logic registers ; 35                                           ;
; Total registers               ; 35                                           ;
; Total pins                    ; 19                                           ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Fibonacci          ; project            ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------+
; comp.vhd                         ; yes             ; User VHDL File  ; C:/Users/moham/OneDrive/Desktop/final_project/comp.vhd       ;
; components.vhd                   ; yes             ; User VHDL File  ; C:/Users/moham/OneDrive/Desktop/final_project/components.vhd ;
; controller.vhd                   ; yes             ; User VHDL File  ; C:/Users/moham/OneDrive/Desktop/final_project/controller.vhd ;
; reg.vhd                          ; yes             ; User VHDL File  ; C:/Users/moham/OneDrive/Desktop/final_project/reg.vhd        ;
; Fibonacci.vhd                    ; yes             ; User VHDL File  ; C:/Users/moham/OneDrive/Desktop/final_project/Fibonacci.vhd  ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 22    ;
; Dedicated logic registers                     ; 35    ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 1     ;
;                                               ;       ;
; Total combinational functions                 ; 22    ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 1     ;
;     -- 6 input functions                      ; 0     ;
;     -- 5 input functions                      ; 1     ;
;     -- 4 input functions                      ; 5     ;
;     -- <=3 input functions                    ; 15    ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 12    ;
;     -- extended LUT mode                      ; 1     ;
;     -- arithmetic mode                        ; 9     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 37    ;
;                                               ;       ;
; Total registers                               ; 35    ;
;     -- Dedicated logic registers              ; 35    ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 19    ;
;                                               ;       ;
; I/O pins                                      ; 19    ;
; Maximum fan-out node                          ; Clk   ;
; Maximum fan-out                               ; 35    ;
; Total fan-out                                 ; 183   ;
; Average fan-out                               ; 2.41  ;
+-----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name           ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------+--------------+
; |Fibonacci                 ; 22 (0)            ; 35 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 19   ; 0            ; |Fibonacci                    ; work         ;
;    |comp:com|              ; 2 (2)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Fibonacci|comp:com           ; work         ;
;    |controller:control|    ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Fibonacci|controller:control ;              ;
;    |reg:reg1|              ; 16 (16)           ; 31 (31)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Fibonacci|reg:reg1           ;              ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Fibonacci|controller:control|currentState            ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; currentState.s3 ; currentState.s2 ; currentState.s1 ;
+-----------------+-----------------+-----------------+-----------------+
; currentState.s1 ; 0               ; 0               ; 0               ;
; currentState.s2 ; 0               ; 1               ; 1               ;
; currentState.s3 ; 1               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+


+--------------------------------------------------------------------+
; Registers Removed During Synthesis                                 ;
+---------------------------------------+----------------------------+
; Register name                         ; Reason for Removal         ;
+---------------------------------------+----------------------------+
; reg:reg1|tt[0]                        ; Merged with reg:reg1|st[0] ;
; reg:reg1|tt[1]                        ; Merged with reg:reg1|st[1] ;
; reg:reg1|tt[2]                        ; Merged with reg:reg1|st[2] ;
; reg:reg1|tt[3]                        ; Merged with reg:reg1|st[3] ;
; reg:reg1|tt[4]                        ; Merged with reg:reg1|st[4] ;
; reg:reg1|tt[5]                        ; Merged with reg:reg1|st[5] ;
; reg:reg1|tt[6]                        ; Merged with reg:reg1|st[6] ;
; reg:reg1|tt[7]                        ; Merged with reg:reg1|st[7] ;
; reg:reg1|tt[8]                        ; Merged with reg:reg1|st[8] ;
; Total Number of Removed Registers = 9 ;                            ;
+---------------------------------------+----------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; reg:reg1|st[0]                         ; 3       ;
; reg:reg1|I[1]                          ; 4       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Fibonacci ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:reg1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 4     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: comp:com ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 4     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:reg1"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:control"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ea   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 02 03:05:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info: Found 2 design units, including 1 entities, in source file comp.vhd
    Info: Found design unit 1: comp-comp
    Info: Found entity 1: comp
Info: Found 2 design units, including 1 entities, in source file fadder.vhd
    Info: Found design unit 1: FAdder-FAdder
    Info: Found entity 1: FAdder
Info: Found 1 design units, including 0 entities, in source file components.vhd
    Info: Found design unit 1: components
Info: Found 2 design units, including 1 entities, in source file padder.vhd
    Info: Found design unit 1: PAdder-PAdder
    Info: Found entity 1: PAdder
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-controller
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: reg-reg
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file fibonacci.vhd
    Info: Found design unit 1: Fibonacci-Fibonacci
    Info: Found entity 1: Fibonacci
Info: Elaborating entity "Fibonacci" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Fibonacci.vhd(18): object "f" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Fibonacci.vhd(18): object "s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Fibonacci.vhd(19): object "Ea" assigned a value but never read
Info: Elaborating entity "controller" for hierarchy "controller:control"
Warning (10492): VHDL Process Statement warning at controller.vhd(49): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(53): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controller.vhd(25): inferring latch(es) for signal or variable "nextState", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nextState.s3" at controller.vhd(25)
Info (10041): Inferred latch for "nextState.s2" at controller.vhd(25)
Info (10041): Inferred latch for "nextState.s1" at controller.vhd(25)
Info: Elaborating entity "reg" for hierarchy "reg:reg1"
Warning (10492): VHDL Process Statement warning at reg.vhd(19): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at reg.vhd(23): signal "E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "comp" for hierarchy "comp:com"
Warning (10492): VHDL Process Statement warning at comp.vhd(16): signal "E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Registers with preset signals will power-up high
Warning: Ignored assignments for entity "project" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id "Root Region" was ignored
Info: Implemented 57 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 12 output pins
    Info: Implemented 38 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Thu Jun 02 03:05:57 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


