$date
	Mon Mar 25 16:56:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module inverter_tb $end
$var wire 32 ! b [31:0] $end
$var reg 32 " a [31:0] $end
$scope module uut $end
$var wire 32 # a [31:0] $end
$var wire 32 $ b [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 $
b0 #
b0 "
b11111111111111111111111111111111 !
$end
#3000
