<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv:27:1:27:5:@W:CL118:@XP_MSG">sm_motor.sv(27)</a><!@TM:0> | Latch generated from always block for signal i[31:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv:27:1:27:5:@W:CL118:@XP_MSG">sm_motor.sv(27)</a><!@TM:0> | Latch generated from always block for signal tempcount[1:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv:27:1:27:5:@W:CL217:@XP_MSG">sm_motor.sv(27)</a><!@TM:0> | always_comb does not infer combinatorial logic</font>
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv:16:3:16:12:@W:CL249:@XP_MSG">sm_motor.sv(16)</a><!@TM:0> | Initial value is not supported on state machine c_state</font>


</pre></samp></body></html>
