[View]
Entity=fpga_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\fpga.vhd]
Enabled=1
[file:.\src\final_proj_package.vhd]
Enabled=1
[file:.\src\network.vhd]
Enabled=1
[file:.\src\TestBench\fpga_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\fpga_TB_runtest.do]
Enabled=1
