// Seed: 3787838066
module module_0;
  wire id_1;
  wire id_2;
  module_2(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    output wor id_3,
    output wor id_4,
    output supply1 id_5,
    input tri0 id_6
);
  wire id_8;
  module_0();
  wire id_9, id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
