
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1

# Written on Fri Sep 20 14:45:11 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                          Requested     Requested     Clock        Clock          Clock
Level     Clock                                                          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       cva6|clk_i                                                     200.0 MHz     5.000         inferred     (multiple)     7259 
                                                                                                                                      
0 -       load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     200.0 MHz     5.000         inferred     (multiple)     32   
======================================================================================================================================


Clock Load Summary
******************

                                                               Clock     Source                                                      Clock Pin                                                   Non-clock Pin     Non-clock Pin                                                
Clock                                                          Load      Pin                                                         Seq Example                                                 Seq Example       Comb Example                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cva6|clk_i                                                     7259      clk_i(port)                                                 gen_cache_wt\.i_cache_subsystem.i_adapter.amo_gen_r_q.C     -                 -                                                            
                                                                                                                                                                                                                                                                                
load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     32        ex_stage_i.lsu_i.i_load_unit.rdata_is_fp_signed.OUT(or)     ex_stage_i.lsu_i.i_load_unit.result_o[0].C                  -                 ex_stage_i.lsu_i.i_load_unit.un1_rdata_is_fp_signed.I[0](inv)
================================================================================================================================================================================================================================================================================
