INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_10/project_10.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_10/project_10.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_10/project_10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
