// Seed: 1526992097
module module_0;
  id_1(
      .id_0(1), .id_1(1)
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2
);
  tri1 id_4;
  initial id_2 = 1'b0;
  generate
  endgenerate
  module_0 modCall_1 ();
  assign id_1 = id_4;
  assign id_4 = id_4;
  assign id_4 = 1 !== 1;
  tri0 id_5 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  for (id_5 = 1; id_4; id_3 = 1) wire id_6;
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3, id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  id_5 :
  assert property (@(posedge id_4 or posedge 1'b0) 1);
  wire id_6;
endmodule
