metal_fill_icc 1000
MACRO.R.4
0 0 4 Jan  2 03:30:28 2022                     
MACRO.R.4 { @ MACRODMY must cover the hole of the P+ iso ring and P+ iso ring for HVMOS
	PPOD_ISO_H_HVMOS NOT MACRODMY
	PPOD_ISO_R_HVMOS NOT MACRODMY
}
HVMOS.R.1
0 0 3 Jan  2 03:30:28 2022                     
HVMOS.R.1 { @ The finger number of HVMOS must >= 2.
      MOD_HVMOS_ALL INTERACT ALL_GATE < 2	
}
HVMOS.R.2
0 0 9 Jan  2 03:30:28 2022                     
HVMOS.R.2 { @ The finger number of HVMOS must be even numbers.
        A = OD_HVMOS_B INTERACT ALL_HVPMOS_D_M
        B = OD_HVMOS_B INTERACT ALL_HVPMOS_S_M
        (MOD_HVMOS_ALL INTERACT A) INTERACT B
        C = OD_HVMOS_B INTERACT ALL_HVNMOS_D_M
        D = OD_HVMOS_B INTERACT ALL_HVNMOS_S_M 
        (MOD_HVMOS_ALL INTERACT C) INTERACT D
        MOD_HVMOS_ALL CUT ALL_GATE > 0 ODD
}
HVMOS.R.3
0 0 4 Jan  2 03:30:28 2022                     
HVMOS.R.3 { @ The layout of HVNMOS and HVPMOS must be drain-outward.
        OD_HVMOS_B INTERACT ALL_HVNMOS_S_M
        OD_HVMOS_B INTERACT ALL_HVPMOS_S_M
}
HVMOS.R.4a
0 0 8 Jan  2 03:30:29 2022                     
HVMOS.R.4a { @ Each I/O HVNMOS should follow butted-source and source-bulk-source type structure:(except Slit type HVNMOS)
			 @ DRC will flag I/O HVMOS without below condition : 
			 @ Each I/O HVMOS source region need strap type bulk node in chanel length direction.
	     X = SLIT_HVNMOS OR SLIT_HVPMOS
         A = (ALL_HVNMOS_OD_M NOT INTERACT X) INTERACT HV_POST_DRIVER_NACT
		 B = (A NOT (ALL_HVNMOS_D OR HVGATE)) INTERACT ALL_HVNMOS_S
		 B NOT ENCLOSE PPOD
}
HVMOS.R.4b
0 0 8 Jan  2 03:30:29 2022                     
HVMOS.R.4b { @ Each I/O HVPMOS should follow butted-source and source-bulk-source type structure:(except Slit type HVPMOS)
             @ DRC will flag I/O HVMOS without below condition : 
			 @ Each I/O HVMOS source region need strap type bulk node in chanel length direction.
	     X = (SLIT_HVNMOS OR SLIT_HVPMOS) OR PCH5_AS_SWITCH_MAC_CH
         A = (ALL_HVPMOS_OD_M NOT INTERACT X) INTERACT HV_POST_DRIVER_PACT
		 B = (A NOT (ALL_HVPMOS_D OR HVGATE)) INTERACT ALL_HVPMOS_S
		 (B AND NPOD_PICK_H) NOT ENCLOSE NPOD
}
HVMOS.R.5a
0 0 4 Jan  2 03:30:29 2022                     
HVMOS.R.5a{ @ Multi finger structure HVNMOS don't allow single poly operation for matching and uniformity concern, DRC only flag HVNMOS common source interact different potential gate poly is not allowed.
        A = ALL_HVNMOS_S_CON INTERACT POLYc BY NET != 1
        POLY INTERACT A
}
HVMOS.R.5b
0 0 4 Jan  2 03:30:29 2022                     
HVMOS.R.5b{ @ Multi finger structure HVPMOS don't allow single poly operation for matching and uniformity concern, DRC only flag HVPMOS common source interact different potential gate poly is noyt allowed.
        A = ALL_HVPMOS_S_CON INTERACT POLYc BY NET !=1
        POLY INTERACT A
}
NBL.W.1
0 0 4 Jan  2 03:30:29 2022                     
NBL.W.1 { @ Min.width of NBL > 8 um 
  A = NBL NOT INTERACT (NPOD_GR_H_L_HVDMY_45_GB OR NPOD_GR_H_L_HVDMY_36_GB)
  INT A < NBL_W_1 ABUT<90 SINGULAR REGION
}
NBL.S.1
0 0 4 Jan  2 03:30:29 2022                     
NBL.S.1 { @ Min soace between to NBL region(except NBL.S.2) >= 6.42
   A = EXT NBLi < NBL_S_1 ABUT < 90 SINGULAR REGION
   A NOT INSIDE ((HV9ISO OR HV6DMY) OR HV9DMY)
}
NBL.S.2
0 0 12 Jan  2 03:30:29 2022                    
NBL.S.2 { @ Min space between two {NBL INSIDE (HV9ISO OR HV6DMY OR HV9DMY)} region >= 5.22 
		  @ NBL must be interact with same {HV9ISO OR HV6DMY OR HV9DMY}
   NBL_HV9ISO = NBLi INSIDE HV9ISO
   NBL_HV6DMY = NBLi INSIDE HV6DMY
   NBL_HV9DMY = NBLi INSIDE HV9DMY
   A1 = EXT NBL_HV9ISO < NBL_S_2 ABUT < 90 SINGULAR REGION
   A1 INTERACT HV9ISO == 1
   A2 = EXT NBL_HV6DMY < NBL_S_2 ABUT < 90 SINGULAR REGION
   A2 INTERACT HV6DMY == 1
   A3 = EXT NBL_HV9DMY < NBL_S_2 ABUT < 90 SINGULAR REGION
   A3 INTERACT HV9DMY == 1
}
NBL.S.3
0 0 12 Jan  2 03:30:29 2022                    
NBL.S.3 { @ Min space between two {NBL INSIDE (HV45ISO OR HV45DMY OR HVGB)} region >= 9.42 
		  @ NBL must be interact with same {HV9ISO OR HV6DMY OR HV9DMY}
   NBL_HV45ISO = NBLi INSIDE HV45ISO
   NBL_HV45DMY = NBLi INSIDE HV45DMY
   NBL_HVGB = NBLi INSIDE HVGB
   A1 = EXT NBL_HV45ISO < NBL_S_3 ABUT < 90 SINGULAR REGION
   A1 INTERACT HV45ISO == 1
   A2 = EXT NBL_HV45DMY < NBL_S_3 ABUT < 90 SINGULAR REGION
   A2 INTERACT HV45DMY == 1
   A3 = EXT NBL_HVGB < NBL_S_3 ABUT < 90 SINGULAR REGION
   A3 INTERACT HVGB == 1
}
NBL.R.3
0 0 9 Jan  2 03:30:29 2022                     
NBL.R.3 { @ NBL must be surrounded by P+OD isolation ring, except ring-type NBL of N+HVLUP guard ring
    A = NBL NOT NBL_RING_IN_NP_GUARD_RING
    LV_NBL = A INTERACT LV_DEVICES
    HV_NBL = A NOT LV_NBL
    HV_NBL NOT PPOD_ISO_H
    PPOD_ISO_H INTERACT NBL >1
    LV_NBL NOT PPOD_ISO_H_CHECK
    PPOD_ISO_H_CHECK INTERACT NBL >1
}
NBL.R.3.1
0 0 3 Jan  2 03:30:29 2022                     
NBL.R.3.1{@ Ring Type NBL of N+HVLUP guard ring must be surrounded by P+SHP isolation Ring
    NBL_RING_IN_NP_GUARD_RING NOT PPOD_ISO_OUT_H
}
NBL.R.4
0 0 5 Jan  2 03:30:29 2022                     
NBL.R.4 { @ NBL is must for all HV DEVICE(EXCEPT NLD9G5(GA),NLD12G5(GA),NLD16G5(GA),NLD20G5(GA),NA29G5(GA),PNP(HVBJT)
		  @ (P+/NDD/Psub)(GA),PNP(HVBJT)(P+/HVNW/Psub)(GB),N+PDD Diode(GB),SHN/PSUB Diode(GA),N+/HVPW Diode(GB))
    A = (((HV_DEVICES NOT INTERACT MOS_NO_NBL ) NOT INTERACT BJT_NO_NBL) NOT INTERACT RES_NO_NBL) NOT INTERACT DIO_NO_NBL
    A NOT INTERACT NBL
}
NBL.R.8
0 0 4 Jan  2 03:30:29 2022                     
NBL.R.8 { @ NBL should be rectangle for HV devices
    A = (NBL INTERACT HV_DEVICES) NOT INTERACT (NPOD_GR_H_L_HVDMY_45_GB OR NPOD_GR_H_L_HVDMY_36_GB)
	NOT RECTANGLE A
}
NBLSLOT.W.1_NLD24G5_FULLY_ISO
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.W.1_NLD24G5_FULLY_ISO{ @ min and max width NBL slot in channel length direction within NBL == 0.6
   A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD24G5_FULLY_ISO_CH)
   INT A < NBLSLOT_W_1_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION  
   SIZE A BY NBLSLOT_W_1_NLD24G5_FULLY_ISO/2 UNDEROVER 
}
NBLSLOT.W.1_NLD24G5_ISO_SWITCH
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.W.1_NLD24G5_ISO_SWITCH{ @ min and max width NBL slot in channel length direction within NBL == 0.6
   A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD24G5_ISO_SWITCH_CH)
   INT A < NBLSLOT_W_1_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION  
   SIZE A BY NBLSLOT_W_1_NLD24G5_ISO_SWITCH/2 UNDEROVER 
}
NBLSLOT.W.1_NA29G3_DEP_NBL
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.W.1_NA29G3_DEP_NBL{ @ min and max width NBL slot in channel length direction within NBL == 0.6
   A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NA29G3_DEP_NBL_CH)
   INT A < NBLSLOT_W_1_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION  
   SIZE A BY NBLSLOT_W_1_NA29G3_DEP_NBL/2 UNDEROVER 
}
NBLSLOT.W.1_NA29G5_NBL
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.W.1_NA29G5_NBL{ @ min and max width NBL slot in channel length direction within NBL == 0.6
   A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NA29G5_NBL_CH)
   INT A < NBLSLOT_W_1_NA29G5_NBL ABUT < 90 SINGULAR REGION  
   SIZE A BY NBLSLOT_W_1_NA29G5_NBL/2 UNDEROVER 
}
NBLSLOT.W.1_NLD36G5_GB
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.W.1_NLD36G5_GB{ @ min and max width NBL slot in channel length direction within NBL == 0.6
   A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD36G5_GB_CH)
   INT A < NBLSLOT_W_1_NLD36G5_GB ABUT < 90 SINGULAR REGION  
   SIZE A BY NBLSLOT_W_1_NLD36G5_GB/2 UNDEROVER 
}
NBLSLOT.W.1_NLD45G5_GB
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.W.1_NLD45G5_GB{ @ min and max width NBL slot in channel length direction within NBL == 0.6
   A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD45G5_GB_CH)
   INT A < NBLSLOT_W_1_NLD45G5_GB ABUT < 90 SINGULAR REGION  
   SIZE A BY NBLSLOT_W_1_NLD45G5_GB/2 UNDEROVER 
}
NBLSLOT.W.1_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.W.1_NA45G3_DEP_GB{ @ min and max width NBL slot in channel length direction within NBL == 0.6
   A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NA45G3_DEP_GB_CH)
   INT A < NBLSLOT_W_1_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION  
   SIZE A BY NBLSLOT_W_1_NA45G3_DEP_GB/2 UNDEROVER 
}
NBLSLOT.S.1_NLD24G5_FULLY_ISO
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.S.1_NLD24G5_FULLY_ISO{ @ min and max space between NBL slot in channel length direction within NBL == 0.6
   A = (HOLES HVSHN INNER) INTERACT NLD24G5_FULLY_ISO_CH
   B = NBLSLOT INTERACT A
   EXT B < NBLSLOT_S_1_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   C = SIZE B BY NBLSLOT_S_1_NLD24G5_FULLY_ISO/2 OVERUNDER
   ERR = A INTERACT C > 1
   C INTERACT ERR
}
NBLSLOT.S.1_NLD24G5_ISO_SWITCH
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.S.1_NLD24G5_ISO_SWITCH{ @ min and max space between NBL slot in channel length direction within NBL == 0.6
   A = (HOLES HVSHN INNER) INTERACT NLD24G5_ISO_SWITCH_CH
   B = NBLSLOT INTERACT A
   EXT B < NBLSLOT_S_1_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
   C = SIZE B BY NBLSLOT_S_1_NLD24G5_ISO_SWITCH/2 OVERUNDER
   ERR = A INTERACT C > 1
   C INTERACT ERR
}
NBLSLOT.S.1_NA29G5_NBL
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.S.1_NA29G5_NBL{ @ min and max space between NBL slot in channel length direction within NBL == 0.6
   A = (HOLES HVSHN INNER) INTERACT NA29G5_NBL_CH
   B = NBLSLOT INTERACT A
   EXT B < NBLSLOT_S_1_NA29G5_NBL ABUT < 90 SINGULAR REGION
   C = SIZE B BY NBLSLOT_S_1_NA29G5_NBL/2 OVERUNDER
   ERR = A INTERACT C > 1
   C INTERACT ERR
}
NBLSLOT.S.1_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.S.1_NA29G3_DEP_NBL{ @ min and max space between NBL slot in channel length direction within NBL == 0.6
   A = (HOLES HVSHN INNER) INTERACT NA29G3_DEP_NBL_CH
   B = NBLSLOT INTERACT A
   EXT B < NBLSLOT_S_1_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION
   C = SIZE B BY NBLSLOT_S_1_NA29G3_DEP_NBL/2 OVERUNDER
   ERR = A INTERACT C > 1
   C INTERACT ERR
}
NBLSLOT.S.1_NLD36G5_GB
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.S.1_NLD36G5_GB{ @ min and max space between NBL slot in channel length direction within NBL == 0.6
   A = (HOLES HVSHN INNER) INTERACT NLD36G5_GB_CH
   B = NBLSLOT INTERACT A
   EXT B < NBLSLOT_S_1_NLD36G5_GB ABUT < 90 SINGULAR REGION
   C = SIZE B BY NBLSLOT_S_1_NLD36G5_GB/2 OVERUNDER
   ERR = A INTERACT C > 1
   C INTERACT ERR
}
NBLSLOT.S.1_NLD45G5_GB
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.S.1_NLD45G5_GB{ @ min and max space between NBL slot in channel length direction within NBL == 0.6
   A = (HOLES HVSHN INNER) INTERACT NLD45G5_GB_CH
   B = NBLSLOT INTERACT A
   EXT B < NBLSLOT_S_1_NLD45G5_GB ABUT < 90 SINGULAR REGION
   C = SIZE B BY NBLSLOT_S_1_NLD45G5_GB/2 OVERUNDER
   ERR = A INTERACT C > 1
   C INTERACT ERR
}
NBLSLOT.S.1_NA45G3_DEP_GB
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.S.1_NA45G3_DEP_GB{ @ min and max space between NBL slot in channel length direction within NBL == 0.6
   A = (HOLES HVSHN INNER) INTERACT NA45G3_DEP_GB_CH
   B = NBLSLOT INTERACT A
   EXT B < NBLSLOT_S_1_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
   C = SIZE B BY NBLSLOT_S_1_NA45G3_DEP_GB/2 OVERUNDER
   ERR = A INTERACT C > 1
   C INTERACT ERR
}
NBLSLOT.E.1_NLD36G5_GB
0 0 6 Jan  2 03:30:29 2022                     
NBLSLOT.E.1_NLD36G5_GB { @ min and max extension of HVNW beyond NBL slot in channel width direction within { HVNW AND NBL} == 0
   A = HVNW INTERACT NLD36G5_GB_CH
   B = NBLSLOT INTERACT A
   C = LENGTH B == 0.6
   C NOT TOUCH EDGE A
}
NBLSLOT.E.1_NLD45G5_GB
0 0 6 Jan  2 03:30:29 2022                     
NBLSLOT.E.1_NLD45G5_GB { @ min and max extension of HVNW beyond NBL slot in channel width direction within { HVNW AND NBL} == 0
   A = HVNW INTERACT NLD45G5_GB_CH
   B = NBLSLOT INTERACT A
   C = LENGTH B == 0.6
   C NOT TOUCH EDGE A
}
NBLSLOT.E.1_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:29 2022                     
NBLSLOT.E.1_NA45G3_DEP_GB { @ min and max extension of HVNW beyond NBL slot in channel width direction within { HVNW AND NBL} == 0
   A = HVNW INTERACT NA45G3_DEP_GB_CH
   B = NBLSLOT INTERACT A
   C = LENGTH B == 0.6
   C NOT TOUCH EDGE A
}
NBLSLOT.E.2_NLD36G5_GB
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.E.2_NLD36G5_GB { @ min extension of HVNW beyond NBL slot in channel length direction within { HVNW AND NBL} >= 0
   A = HVNW INTERACT NLD36G5_GB_CH
   B = NBLSLOT INTERACT A
   B NOT INSIDE A
}
NBLSLOT.E.2_NLD45G5_GB
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.E.2_NLD45G5_GB { @ min extension of HVNW beyond NBL slot in channel length direction within { HVNW AND NBL} >= 0
   A = HVNW INTERACT NLD45G5_GB_CH
   B = NBLSLOT INTERACT A
   B NOT INSIDE A
}
NBLSLOT.E.3_NLD36G5_GB
0 0 6 Jan  2 03:30:29 2022                     
NBLSLOT.E.3_NLD36G5_GB { @ max extension of HVNW beyond NBL slot in channel length direction within { HVNW AND NBL} <= 0.6
   A = HVNW INTERACT NLD36G5_GB_CH
   B = A NOT TOUCH EDGE NBLSLOT
   C = EXPAND EDGE B INSIDE BY NBLSLOT_E_3_NLD36G5_GB
   C NOT INTERACT NBLSLOT
}
NBLSLOT.E.3_NLD45G5_GB
0 0 6 Jan  2 03:30:29 2022                     
NBLSLOT.E.3_NLD45G5_GB { @ max extension of HVNW beyond NBL slot in channel length direction within { HVNW AND NBL} <= 0.6
   A = HVNW INTERACT NLD45G5_GB_CH
   B = A NOT TOUCH EDGE NBLSLOT
   C = EXPAND EDGE B INSIDE BY NBLSLOT_E_3_NLD45G5_GB
   C NOT INTERACT NBLSLOT
}
NBLSLOT.E.4_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:29 2022                     
NBLSLOT.E.4_NA45G3_DEP_GB { @ min extension of outermost HVNW beyond outermost NBL slot in channel length direction within { HVNW AND NBL} >= 0
   A = SIZE (HVNW INTERACT NA45G3_DEP_GB_CH) BY (HVPW_C_1_NA45G3_DEP_GB + HVPO_S_5_NA45G3_DEP_GB/2 + HVPW_O_1_NA45G3_DEP_GB ) OVERUNDER
   B = NBLSLOT INTERACT A
   B NOT INSIDE A
}
NBLSLOT.E.5_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:29 2022                     
NBLSLOT.E.5_NA45G3_DEP_GB { @ min extension of outermost HVNW beyond outermost NBL slot in channel length direction within { HVNW AND NBL} <= 0.6
   A = SIZE (HVNW INTERACT NA45G3_DEP_GB_CH) BY (HVPW_C_1_NA45G3_DEP_GB + HVPO_S_5_NA45G3_DEP_GB/2 + HVPW_O_1_NA45G3_DEP_GB ) OVERUNDER
   B = A NOT TOUCH EDGE NBLSLOT
   C = EXPAND EDGE B INSIDE BY NBLSLOT_E_5_NA45G3_DEP_GB
   C NOT INTERACT NBLSLOT
}
NBLSLOT.C.1_NLD24G5_FULLY_ISO
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.1_NLD24G5_FULLY_ISO{ @ min and max clearance between NBL slot and SHN in channel width direction  within NBL ==1
    A = NBLSLOT INSIDE ((HOLES HVSHN INNER) INTERACT NLD24G5_FULLY_ISO_CH)
    B = SIZE A BY NBLSLOT_S_1_NLD24G5_FULLY_ISO/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A > 1) 
    E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_1_NLD24G5_FULLY_ISO
	E NOT TOUCH HVSHN
}
NBLSLOT.C.1_NA29G5_NBL
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.1_NA29G5_NBL{ @ min and max clearance between NBL slot and SHN in channel width direction  within NBL ==1.2
    A = NBLSLOT INSIDE ((HOLES HVSHN INNER) INTERACT NA29G5_NBL_CH)
    B = SIZE A BY NBLSLOT_S_1_NA29G5_NBL/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A > 1) 
    E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_1_NA29G5_NBL
	E NOT TOUCH HVSHN
}
NBLSLOT.C.1_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.1_NA29G3_DEP_NBL{ @ min and max clearance between NBL slot and SHN in channel width direction  within NBL ==1.2
    A = NBLSLOT INSIDE ((HOLES HVSHN INNER) INTERACT NA29G3_DEP_NBL_CH)
    B = SIZE A BY NBLSLOT_S_1_NA29G3_DEP_NBL/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A > 1) 
    E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_1_NA29G3_DEP_NBL
	E NOT TOUCH HVSHN
}
NBLSLOT.C.1_NLD24G5_ISO_SWITCH
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.1_NLD24G5_ISO_SWITCH{ @ min and max clearance between NBL slot and SHN in channel width direction  within NBL ==1
    A = NBLSLOT INSIDE ((HOLES HVSHN INNER) INTERACT NLD24G5_ISO_SWITCH_CH)
    B = SIZE A BY NBLSLOT_S_1_NLD24G5_ISO_SWITCH/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A > 1) 
    E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_1_NLD24G5_ISO_SWITCH
	E NOT TOUCH HVSHN
}
NBLSLOT.C.2_NLD24G5_FULLY_ISO
0 0 7 Jan  2 03:30:29 2022                     
NBLSLOT.C.2_NLD24G5_FULLY_ISO{ @ min clearance between NBL slot and SHN in channel length direction within NBL >=1 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD24G5_FULLY_ISO_CH)
    B = SIZE A BY NBLSLOT_S_1_NLD24G5_FULLY_ISO/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)  
    EXT D HVSHN < NBLSLOT_C_2_NLD24G5_FULLY_ISO ABUT < 90 REGION
}
NBLSLOT.C.2_NLD24G5_ISO_SWITCH
0 0 7 Jan  2 03:30:29 2022                     
NBLSLOT.C.2_NLD24G5_ISO_SWITCH{ @ min clearance between NBL slot and SHN in channel length direction within NBL >=1 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD24G5_ISO_SWITCH_CH)
    B = SIZE A BY NBLSLOT_S_1_NLD24G5_ISO_SWITCH/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)  
    EXT D HVSHN < NBLSLOT_C_2_NLD24G5_ISO_SWITCH ABUT < 90 REGION
}
NBLSLOT.C.2_NA29G5_NBL
0 0 7 Jan  2 03:30:29 2022                     
NBLSLOT.C.2_NA29G5_NBL{ @ min clearance between NBL slot and SHN in channel length direction within NBL >=1.2 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NA29G5_NBL_CH)
    B = SIZE A BY NBLSLOT_S_1_NA29G5_NBL/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)  
    EXT D HVSHN < NBLSLOT_C_2_NA29G5_NBL ABUT < 90 REGION
}
NBLSLOT.C.2_NA29G3_DEP_NBL
0 0 7 Jan  2 03:30:29 2022                     
NBLSLOT.C.2_NA29G3_DEP_NBL{ @ min clearance between NBL slot and SHN in channel length direction within NBL >=1.2 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NA29G3_DEP_NBL_CH)
    B = SIZE A BY NBLSLOT_S_1_NA29G3_DEP_NBL/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)  
    EXT D HVSHN < NBLSLOT_C_2_NA29G3_DEP_NBL ABUT < 90 REGION
}
NBLSLOT.C.3_NLD24G5_FULLY_ISO
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.3_NLD24G5_FULLY_ISO{ @ max clearance between NBL slot and SHN in channel length direction within NBL <=1.6 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD24G5_FULLY_ISO_CH)
    B = SIZE A BY NBLSLOT_S_1_NLD24G5_FULLY_ISO/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)
	E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_3_NLD24G5_FULLY_ISO
	E NOT INTERACT HVSHN  
}
NBLSLOT.C.3_NLD24G5_ISO_SWITCH
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.3_NLD24G5_ISO_SWITCH{ @ max clearance between NBL slot and SHN in channel length direction within NBL <=1.6 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NLD24G5_ISO_SWITCH_CH)
    B = SIZE A BY NBLSLOT_S_1_NLD24G5_ISO_SWITCH/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)
	E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_3_NLD24G5_ISO_SWITCH
	E NOT INTERACT HVSHN  
}
NBLSLOT.C.3_NA29G5_NBL
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.3_NA29G5_NBL{ @ max clearance between NBL slot and SHN in channel length direction within NBL <=1.8 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NA29G5_NBL_CH)
    B = SIZE A BY NBLSLOT_S_1_NA29G5_NBL/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)
	E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_3_NA29G5_NBL
	E NOT INTERACT HVSHN  
}
NBLSLOT.C.3_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:29 2022                     
NBLSLOT.C.3_NA29G3_DEP_NBL{ @ max clearance between NBL slot and SHN in channel length direction within NBL <=1.8 
    A = NBLSLOT INTERACT ((HOLES HVSHN INNER) INTERACT NA29G3_DEP_NBL_CH)
    B = SIZE A BY NBLSLOT_S_1_NA29G3_DEP_NBL/2 OVERUNDER
    C = EXPAND EDGE B OUTSIDE BY GRID
	D = B TOUCH EDGE (C INTERACT A == 1)
	E = EXPAND EDGE D OUTSIDE BY NBLSLOT_C_3_NA29G3_DEP_NBL
	E NOT INTERACT HVSHN  
}
HVISO.S.1
0 0 4 Jan  2 03:30:29 2022                     
HVISO.S.1 { @ min space between ((HVGA NOT PSUB) NOT INTERACT HVGB) and HVGB, butted is allowed >=0.6
	A = (HVGA NOT PSUB) NOT INTERACT HVGB
	EXT A HVGB < HVISO_S_1 ABUT > 0 < 90 SINGULAR REGION
}
HVISO.S.2_3
0 0 6 Jan  2 03:30:29 2022                     
HVISO.S.2_3 { @ min space between ((HVGA AND PSUB) NOT INTERACT HVGB) and HVGB, butted is allowed >=1.1 or <= 0.5
	A = (HVGA AND PSUB) NOT INTERACT HVGB
	ERR = EXT A HVGB > HVISO_S_2 < HVISO_S_3 ABUT > 0 < 90 SINGULAR REGION
	ERR_W = EXT A HVGB <= HVISO_S_2 ABUT > 0 < 90 SINGULAR REGION
	ERR NOT INTERACT ERR_W
}
HVISO.R.1
0 0 4 Jan  2 03:30:29 2022                     
HVISO.R.1 { @ (HVGA AND SH_N) is not allowed to overlap HVGB
	A = HVGA AND HVSHN
	A AND HVGB
}
HVISO.R.2
0 0 4 Jan  2 03:30:29 2022                     
HVISO.R.2 { @ (HVGB AND SH_N) is not allowed to overlap HVGA
	A = HVGB AND HVSHN
	A AND HVGA
}
HVISO.R.3A
0 0 4 Jan  2 03:30:29 2022                     
HVISO.R.3A { @ P+/NDD/Psub(GA) and P+/HVNW/Psub(GB) are not allowed to share P+ isolation ring .
	A = BJT_PNDDPSUB_E OR BJT_PHVNWPSUB_GB_E
	PPOD_ISO_H INTERACT A > 1
}
LVISO.W.9N.1
0 0 3 Jan  2 03:30:29 2022                     
LVISO.W.9N.1 { @ min width of SH_N N+ isolation ring OD for 9v LV isolation>= 0.42
    INT NBL_ISO_R_9V < LVISO_W_9N_1 ABUT < 90 SINGULAR REGION
}
LVISO.W.29N.1
0 0 3 Jan  2 03:30:29 2022                     
LVISO.W.29N.1 { @ min width of SH_N N+ isolation ring OD for 9v LV isolation>= 1.42
    INT NBL_ISO_R_29V < LVISO_W_29N_1 ABUT < 90 SINGULAR REGION
}
LVISO.W.45N.1
0 0 3 Jan  2 03:30:29 2022                     
LVISO.W.45N.1 { @ min width of SH_N N+ isolation ring OD for 45v LV isolation>= 0.92
    INT NBL_ISO_R_45V < LVISO_W_45N_1 ABUT < 90 SINGULAR REGION
}
LVISO.E.9N
0 0 4 Jan  2 03:30:29 2022                     
LVISO.E.9N { @ min extension of SH_N beyond inward N+ isolation-ring for LV isolation >= 0.5
	A = NBL_ISO_R_9V TOUCH EDGE (HOLES NBL_ISO_R_9V INNER)
    ENC A HVSHN < LVISO_E_9N ABUT <90 REGION  
}
LVISO.E.9N.1
0 0 4 Jan  2 03:30:29 2022                     
LVISO.E.9N.1 { @ min extension of SH_N beyond outward N+ isolation-ring for LV isolation >= 0.5
	A = (HOLES NBL_ISO_R_9V INNER) OR NBL_ISO_R_9V
    ENC A HVSHN < LVISO_E_9N_1 ABUT <90 SINGULAR REGION  
}
LVISO.E.29N
0 0 4 Jan  2 03:30:29 2022                     
LVISO.E.29N { @ min extension of SH_N beyond inward N+ isolation-ring for LV isolation >= 0.5
	A = NBL_ISO_R_29V TOUCH EDGE (HOLES NBL_ISO_R_29V INNER)
      ENC A HVSHN < LVISO_E_29N ABUT <90 REGION  
}
LVISO.E.29N.1
0 0 4 Jan  2 03:30:29 2022                     
LVISO.E.29N.1 { @ min extension of SH_N beyond outward N+ isolation-ring for LV isolation >= 0.5
	A = (HOLES NBL_ISO_R_29V INNER) OR NBL_ISO_R_29V
      ENC A HVSHN < LVISO_E_29N_1 ABUT <90 SINGULAR REGION  
}
LVISO.E.45N
0 0 4 Jan  2 03:30:29 2022                     
LVISO.E.45N { @ min extension of SH_N beyond inward N+ isolation-ring for LV isolation >= 1
	A = NBL_ISO_R_45V TOUCH EDGE (HOLES NBL_ISO_R_45V INNER)
      ENC A HVSHN < LVISO_E_45N ABUT <90 REGION  
}
LVISO.E.45N.1
0 0 4 Jan  2 03:30:29 2022                     
LVISO.E.45N.1 { @ min extension of SH_N beyond outward N+ isolation-ring for LV isolation >= 1
	A = (HOLES NBL_ISO_R_45V INNER) OR NBL_ISO_R_45V
      ENC A HVSHN < LVISO_E_45N_1 ABUT <90 SINGULAR REGION  
}
LVISO.E.9P1
0 0 3 Jan  2 03:30:29 2022                     
LVISO.E.9P1 { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 0.5
      ENC PPOD_ISO_R_9V HVDMY < LVISO_E_9P1 ABUT <90 SINGULAR REGION
}
LVISO.E.9P2
0 0 3 Jan  2 03:30:29 2022                     
LVISO.E.9P2 { @ min extension of PSUB beyond P+ isolation-ring for LV isolation >= 0.5
      EXT PPOD_ISO_R_9V PSUB < LVISO_E_9P2 ABUT <90 SINGULAR REGION
}
LVISO.E.29P1
0 0 3 Jan  2 03:30:29 2022                     
LVISO.E.29P1 { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 0.5
      ENC PPOD_ISO_R_29V HVDMY < LVISO_E_29P1 ABUT <90 SINGULAR REGION
}
LVISO.E.29P2
0 0 3 Jan  2 03:30:29 2022                     
LVISO.E.29P2 { @ min extension of PSUB beyond P+ isolation-ring for LV isolation >= 0.5
      EXT PPOD_ISO_R_29V PSUB < LVISO_E_29P2 ABUT <90 SINGULAR REGION
}
LVISO.E.45P1
0 0 3 Jan  2 03:30:29 2022                     
LVISO.E.45P1 { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 0.5
      ENC PPOD_ISO_R_45V HVDMY < LVISO_E_45P1 ABUT <90 SINGULAR REGION
}
LVISO.E.45P2
0 0 3 Jan  2 03:30:29 2022                     
LVISO.E.45P2 { @ min extension of PSUB beyond P+ isolation-ring for LV isolation >= 0.5
      EXT PPOD_ISO_R_45V PSUB < LVISO_E_45P2 ABUT <90 SINGULAR REGION
}
LVISO.E.1
0 0 4 Jan  2 03:30:29 2022                     
LVISO.E.1 { @ Minimum extension of OD2 beyond P+ isolation-ring for LV isolation with NBL and DPW structure (OD2 outside 
    @ butted with SH_N) >= 1 
    ENC PP_DPW_R OD2 < LVISO_E_1 ABUT < 90 SINGULAR REGION
}
HV9ISO.R.2
0 0 4 Jan  2 03:30:29 2022                     
HV9ISO.R.2 { @ PSUB is must for 9V LV isolation
	A = (NBL NOT HVDMYi) INTERACT HV9ISO
	A NOT PSUB
}
HV29ISO.R.2
0 0 4 Jan  2 03:30:29 2022                     
HV29ISO.R.2 { @ PSUB is must for 29V LV isolation
	A = (NBL NOT HVDMYi) INTERACT HV29ISO
	A NOT PSUB
}
HV45ISO.R.2
0 0 4 Jan  2 03:30:29 2022                     
HV45ISO.R.2 { @ PSUB is must for 45V LV isolation
	A = (NBL NOT HVDMYi) INTERACT HV45ISO
	A NOT PSUB
}
LVISO.R.2
0 0 6 Jan  2 03:30:29 2022                     
LVISO.R.2 { @ NBL for LV isolation, i.e. NBL not HV, must be picked up using SH_N and N+
            @ isolation ring. Please note that N+ isolation ring must be connected to the
            @ same potential of all NW inside the N+ isolation ring.
      (NBL NOT HVDMY ) NOT INTERACT NBL_ISO_RING
      EXT NWEL_NOT_BUT_HVNW NBL_NO_NWi < 0.005 ABUT ==0  NOT CONNECTED REGION	
}
LVISO.R.4
0 0 7 Jan  2 03:30:29 2022                     
LVISO.R.4 { @ Each hot NW has to be isolated in separate NBL, except (NBL AND DPW).
            @ And hot NW and cold NW have to be isolated in separate NBL, except (NBL AND DPW).
      (NBL NOT DPW) INTERACT HOT_NWEL >1
      A = (NBL NOT DPW) INTERACT COLD_NWEL
      B = A INTERACT HOT_NWEL
      NWEL INTERACT B
}
LVISO.R.6
0 0 4 Jan  2 03:30:29 2022                     
LVISO.R.6 { @ HVDMY or HVGA or HVGB is not allowed inside LV isolation ring
	A = (HVDMY OR HVGA) OR HVGB 
	A AND NBL_ISO_HOLE
}
LVISO.R.7
0 0 6 Jan  2 03:30:29 2022                     
LVISO.R.7 { @ P+isolation ring is must for LV device isolation with NBL and DPW structure
    A = HOLES (((PP AND OD) AND DPW) AND NBL) INNER
    B = SIZE ((PP AND OD) TOUCH A) BY OD_W_1/2 - 0.001 UNDEROVER
    C = DPW INTERACT (NBL INTERACT ((HV9ISO OR HV29ISO) OR HV45ISO))
    C NOT INTERACT B
}
LVISO.R.8
0 0 4 Jan  2 03:30:29 2022                     
LVISO.R.8 { @ 1.8/5V Native NMOS are not allowed to use LV device isolation with NBL, except 1.8V Native NMOS Bulk ISO and 5V Native NMOS Bulk ISO (w/o NLDD2) in (NBL AND DPW)     
	NTN_GATE INTERACT (NBL NOT DPW)
    NTN_5VNMOS_NLDD2_GATE INTERACT (NBL AND DPW)       
}
NBL.R.2
0 0 6 Jan  2 03:30:29 2022                     
NBL.R.2 { @ 5V Native NMOS Bulk ISO (w/i NLDD2) OR NW resistor OR 1.8V/5V PNP BJT(P+/NW/PEPI) inside NBL is not allowed(overlap is not allowed).    
   RNWEL AND NBLi
   A = NWEL AND BJTDUMMY
   A AND NBLi
   NTN_5VNMOS_NLDD2_GATE AND NBLi 
}
NBL.R.5
0 0 11 Jan  2 03:30:29 2022                    
NBL.R.5 { @( NW OR SH_N)  interact with same NBL must bias at the same net except((NW OR SH_N) AND DPW region,except NLD6G5_DE_FULLY_ISO(GA) device
NBL_NO_DPW = NBL NOT DPW
NBL_NO_NW_DPW = NBL_NO_DPW NOT NWELi
NBL_NO_NW_nw = STAMP NBL_NO_NW_DPW BY HVSHN_nw
NWEL_NOT_BUT_HVSHN_nw = NWEL_nw NOT INTERACT HVSHNi
   EXT NWEL_NOT_BUT_HVSHN_nw NBL_NO_NW_nw < 0.005 ABUT  == 0  NOT CONNECTED REGION   // used to check which NW pickup not with same net with SH_N pickup ( if more than 1 SH_N pickup, stamp will cause missing )
   HVSHN_nw_NONDPW = (HVSHN_nw NOT INTERACT (NDD INTERACT NLD6G5_DE_FULLY_ISO_GATE)) NOT DPW
   NW_nw_NONDPW = NWEL_nw NOT DPW
   NBL INTERACT HVSHN_nw_NONDPW BY NET > 1               // used to highlight one NBL with more than 1 SH_N
   NBL INTERACT NW_nw_NONDPW BY NET > 1                 // used to highlight one NBL with more than 1 NW
   }   
OD.W.1_OD.W.2
0 0 3 Jan  2 03:30:29 2022                     
OD.W.1_OD.W.2 { @ Min. OD width for MOS and interconnect < 0.22
  INT OD < 0.22 ABUT < 90 SINGULAR REGION
}
OD.S.1
0 0 3 Jan  2 03:30:29 2022                     
OD.S.1 { @ Min. OD space < 0.28
  EXT OD < 0.28 ABUT < 90 SINGULAR REGION 
}
OD.C.1
0 0 5 Jan  2 03:30:29 2022                     
OD.C.1 { @ Min. NWEL olap NPOD tie down < 0.12
  ENC NPOD NONWR < 0.12 ABUT < 90 SINGULAR REGION
  A = NPOD CUT NONWR
  A NOT INTERACT IOLDNMOS_GATE
}
OD.C.2_OD.C.3
0 0 7 Jan  2 03:30:29 2022                     
OD.C.2_OD.C.3 { @ Min. NWEL to NPOD space < 0.43
  A = NPOD NOT INSIDE NWEL
  X = A NOT ODWR
  EXT X NWEL < 0.43 ABUT < 90 SINGULAR REGION
  B =  X CUT NWEL
  B NOT INTERACT IOLDNMOS_GATE
}
OD.C.4
0 0 5 Jan  2 03:30:29 2022                     
OD.C.4 { @ NWEL overlap PPOD < 0.43
  A = ENC PPOD NWEL < 0.43 ABUT < 90 SINGULAR REGION
  A NOT INTERACT (MTP_2T2C AND MCEL)
  PPOD CUT NWEL    
}
OD.C.5
0 0 3 Jan  2 03:30:29 2022                     
OD.C.5 { @ NWEL space PPOD outside NW < 0.12
  EXT PTAP NWEL < 0.12 ABUT < 90 SINGULAR REGION
}
OD.W.3
0 0 9 Jan  2 03:30:29 2022                     
OD.W.3 { @ Length of active with width < 0.42 um, connected to butted strap > 0.8 um
  SD = (DACT INTERACT ALL_GATE) NOT ALL_GATE
  NP_PP_BTE = NPOD COIN OUTSIDE EDGE PPOD  
  BUTTED_EDGE = LENGTH NP_PP_BTE < OD_W_3_J
  CHECK_SD = SD WITH EDGE BUTTED_EDGE
  NARROW_SD = INT (CHECK_SD COIN INSIDE EDGE OD) < OD_W_3_J ABUT < 90 OPPOSITE REGION 
  CHECK_OD = (NARROW_SD WITH EDGE BUTTED_EDGE) OR (NARROW_SD WITH EDGE GATE_W)
  PATH LENGTH (OD COIN INSIDE EDGE CHECK_OD) > OD_W_3_T
}
OD.A.1
0 0 3 Jan  2 03:30:29 2022                     
OD.A.1 { @ Min. area of stand-alone OD region < 0.202
  OD AREA < 0.202
}
OD.R.5
0 0 11 Jan  2 03:30:30 2022                    
OD.R.5 { @ 1.8v 5v native NMOS, 5v lvt NMOS GB must be surrounded by its unique bulk ring
	A = NTN_GATE OR NCH5_LVT_G
	B = HOLES PPOD INNER
	A NOT INSIDE B
	(B INTERACT A) INTERACT ((OTHER_DEVICE NOT A) OR PORES)
    C = STAMP A BY ILP1_mf
	D = (OD INTERACT A) NOT POLY
    E = STAMP D BY NSD_mf
	B INTERACT C BY NET > 1
	B INTERACT E BY NET > 2
}
OD.R.6
0 0 7 Jan  2 03:30:30 2022                     
OD.R.6 { @ 5v lvt PMOS must be surrounded by its unique N+ OD ring
	A = HVGT AND PDD
	B = HOLES (NPOD AND NWEL) INNER
	A NOT INSIDE B
	(B INTERACT A) INTERACT ((OTHER_DEVICE NOT A) OR PORES)
	B INTERACT (PPOD INTERACT A) > 1
}
OD.C.8
0 0 4 Jan  2 03:30:30 2022                     
OD.C.8 { @ Min clearance from NW to {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} >= 0.6
  A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
  EXT NWEL A < OD_C_8 ABUT < 90 SINGULAR REGION
}
OD.E.1
0 0 4 Jan  2 03:30:30 2022                     
OD.E.1 { @ Min extension of NW beyond {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} >= 0.6
  A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
  ENC A NWEL < OD_E_1 ABUT < 90 SINGULAR REGION
}
OD.R.7
0 0 4 Jan  2 03:30:30 2022                     
OD.R.7 { @ {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} cut NW is not allowed .
  A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
  A CUT NWEL
}
HVOD.W.1
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.1 { @ min width of active OD in channel width direction of HV devices >= 5
  PATH LENGTH HVGATE_W < HVOD_W_1 
}
HVOD.W.2
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.2 { @ min width of HVOD >= 0.42
  INT HVOD < HVOD_W_2 ABUT < 90 SINGULAR REGION
}
HVOD.W.3
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.3 { @ Min width of HVMOS OD Bulk ring >= 3
  INT PPOD_BULK_R_HVMOS < HVOD_W_3 ABUT < 90 SINGULAR REGION
}
HVOD.A.1
0 0 3 Jan  2 03:30:30 2022                     
HVOD.A.1 { @ min area of HVOD >= 0.64
  AREA HVOD < HVOD_A_1
}
HVOD.W.4_NLD6G5_DE_FULLY_ISO
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD6G5_DE_FULLY_ISO { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD6G5_DE_FULLY_ISO < HVOD_W_4_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD6G5_SA_FULLY_ISO
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD6G5_SA_FULLY_ISO { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD6G5_SA_FULLY_ISO < HVOD_W_4_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NA6G5_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NA6G5_NBL { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NA6G5_NBL < HVOD_W_4_NA6G5_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD9G5_FULLY_ISO
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD9G5_FULLY_ISO { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD9G5_FULLY_ISO < HVOD_W_4_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD12G5_FULLY_ISO
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD12G5_FULLY_ISO { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD12G5_FULLY_ISO < HVOD_W_4_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD16G5_FULLY_ISO
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD16G5_FULLY_ISO { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD16G5_FULLY_ISO < HVOD_W_4_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD20G5_FULLY_ISO
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD20G5_FULLY_ISO { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD20G5_FULLY_ISO < HVOD_W_4_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD24G5_FULLY_ISO
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD24G5_FULLY_ISO { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD24G5_FULLY_ISO < HVOD_W_4_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD24G5_ISO_SWITCH
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD24G5_ISO_SWITCH { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD24G5_ISO_SWITCH < HVOD_W_4_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NA20G5_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NA20G5_NBL { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NA20G5_NBL < HVOD_W_4_NA20G5_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NA29G5_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NA29G5_NBL { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NA29G5_NBL < HVOD_W_4_NA29G5_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NA29G3_DEP_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NA29G3_DEP_NBL { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NA29G3_DEP_NBL < HVOD_W_4_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA6G5_DE_BL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA6G5_DE_BL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA6G5_DE_BL < HVOD_W_4_PA6G5_DE_BL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA6G5_SA_BL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA6G5_SA_BL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA6G5_SA_BL < HVOD_W_4_PA6G5_SA_BL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA12G5_SLIT_BL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA12G5_SLIT_BL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA12G5_SLIT_BL < HVOD_W_4_PA12G5_SLIT_BL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA12G5_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA12G5_NBL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA12G5_NBL < HVOD_W_4_PA12G5_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA20G5_BL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA20G5_BL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA20G5_BL < HVOD_W_4_PA20G5_BL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA20G5_SLIT_BL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA20G5_SLIT_BL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA20G5_SLIT_BL < HVOD_W_4_PA20G5_SLIT_BL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA29G5_BL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA29G5_BL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA29G5_BL < HVOD_W_4_PA29G5_BL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA36G5_BL_GB
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA36G5_BL_GB { @ min width of HVMOS N+ pickup-ring >= 2.42
    INT NPOD_PICK_R_PA36G5_BL_GB < HVOD_W_4_PA36G5_BL_GB ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA45G5_BL_GB
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA45G5_BL_GB { @ min width of HVMOS N+ pickup-ring >= 2.42
    INT NPOD_PICK_R_PA45G5_BL_GB < HVOD_W_4_PA45G5_BL_GB ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PCH5_AS_SWITCH_MAC
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PCH5_AS_SWITCH_MAC { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PCH5_AS_SWITCH_MAC < HVOD_W_4_PCH5_AS_SWITCH_MAC ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_NLD5G5_ISO_SWITCH
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_NLD5G5_ISO_SWITCH { @ min width of HVMOS N+ pickup-ring >= 3.42
    INT NPOD_PICK_R_NLD5G5_ISO_SWITCH < HVOD_W_4_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA9G5_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA9G5_NBL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA9G5_NBL < HVOD_W_4_PA9G5_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA9G5_SLIT_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA9G5_SLIT_NBL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA9G5_SLIT_NBL < HVOD_W_4_PA9G5_SLIT_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA16G5_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA16G5_NBL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA16G5_NBL < HVOD_W_4_PA16G5_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.4_PA16G5_SLIT_NBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.W.4_PA16G5_SLIT_NBL { @ min width of HVMOS N+ pickup-ring >= 3
    INT NPOD_PICK_R_PA16G5_SLIT_NBL < HVOD_W_4_PA16G5_SLIT_NBL ABUT < 90 SINGULAR REGION	
}
HVOD.W.6_SBD_12V
0 0 4 Jan  2 03:30:30 2022                     
HVOD.W.6_SBD_12V { @ min width of P+ pickup ring OD for HV SBD_12V diode >= 3
    A = PPOD_PICK_R TOUCH (PPOD_PICK_H ENCLOSE DIO_SBD_12V_M)
	INT A < HVOD_W_6_SBD_12V ABUT < 90 SINGULAR REGION
}
HVOD.W.7_SBD_12V
0 0 4 Jan  2 03:30:30 2022                     
HVOD.W.7_SBD_12V { @ min width of N+ pickup ring OD for HV SBD_12V diode >= 3.42
    A = NPOD_PICK_R TOUCH (NPOD_PICK_H ENCLOSE DIO_SBD_12V_M)
	INT A < HVOD_W_7_SBD_12V ABUT < 90 SINGULAR REGION
}
HVOD.W.6_SBD_16V
0 0 4 Jan  2 03:30:30 2022                     
HVOD.W.6_SBD_16V { @ min width of P+ pickup ring OD for HV SBD_16V diode >= 3
    A = PPOD_PICK_R TOUCH (PPOD_PICK_H ENCLOSE DIO_SBD_16V_M)
	INT A < HVOD_W_6_SBD_16V ABUT < 90 SINGULAR REGION
}
HVOD.W.7_SBD_16V
0 0 4 Jan  2 03:30:30 2022                     
HVOD.W.7_SBD_16V { @ min width of N+ pickup ring OD for HV SBD_16V diode >= 3.42
    A = NPOD_PICK_R TOUCH (NPOD_PICK_H ENCLOSE DIO_SBD_16V_M)
	INT A < HVOD_W_7_SBD_16V ABUT < 90 SINGULAR REGION
}
HVOD.W.6_SBD_24V
0 0 4 Jan  2 03:30:30 2022                     
HVOD.W.6_SBD_24V { @ min width of P+ pickup ring OD for HV SBD_24V diode >= 3
    A = PPOD_PICK_R TOUCH (PPOD_PICK_H ENCLOSE DIO_SBD_24V_M)
	INT A < HVOD_W_6_SBD_24V ABUT < 90 SINGULAR REGION
}
HVOD.W.7_SBD_24V
0 0 4 Jan  2 03:30:30 2022                     
HVOD.W.7_SBD_24V { @ min width of N+ pickup ring OD for HV SBD_24V diode >= 3.42
    A = NPOD_PICK_R TOUCH (NPOD_PICK_H ENCLOSE DIO_SBD_24V_M)
	INT A < HVOD_W_7_SBD_24V ABUT < 90 SINGULAR REGION
}
HVOD.C.3.7_NPDDSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:30 2022                     
HVOD.C.3.7_NPDDSHNNBL_PO_BOUNDARY { @ min and max clearance from P+ isolation-ring to PSUB == 2 
	A = PSUB INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_E
    B = SIZE A BY HVOD_C_3_7_NPDDSHNNBL_PO_BOUNDARY
    PPOD_ISO_H_BJT_NPDDSHNNBL_PO_BOUNDARY XOR B
}
HVOD.C.3.7_NPWSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:30 2022                     
HVOD.C.3.7_NPWSHNNBL_PO_BOUNDARY { @ min and max clearance from P+ isolation-ring to PSUB == 2 
	A = PSUB INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_E
    B = SIZE A BY HVOD_C_3_7_NPWSHNNBL_PO_BOUNDARY
    PPOD_ISO_H_BJT_NPWSHNNBL_PO_BOUNDARY XOR B
}
HVOD.C.3.7_PNDDSHPNBL
0 0 5 Jan  2 03:30:30 2022                     
HVOD.C.3.7_PNDDSHPNBL { @ min and max clearance from P+ isolation-ring to PSUB == 0.6 
	A = PSUB INTERACT BJT_PNDDSHPNBL_E
    B = SIZE A BY HVOD_C_3_7_PNDDSHPNBL
    PPOD_ISO_H_BJT_PNDDSHPNBL XOR B
}
HVOD.S.2_NPDD
0 0 3 Jan  2 03:30:30 2022                     
HVOD.S.2_NPDD { @ min  space between Anode OD and Cathode OD for HV diodes >= 2
   EXT DIO_NPDD_M DIO_NPDD_P < HVOD_S_2_NPDD ABUT < 90 SINGULAR REGION
}
HVOD.S.2_PBSHNNBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.S.2_PBSHNNBL { @ min  space between Anode OD and Cathode OD for HV diodes >= 2.5
   EXT DIO_PBSHNNBL_M DIO_PBSHNNBL_P < HVOD_S_2_PBSHNNBL ABUT < 90 SINGULAR REGION
}
HVOD.S.2_PDDSHNNBL
0 0 3 Jan  2 03:30:30 2022                     
HVOD.S.2_PDDSHNNBL { @ min  space between Anode OD and Cathode OD for HV diodes >= 2.5
   EXT DIO_PDDSHNNBL_M DIO_PDDSHNNBL_P < HVOD_S_2_PDDSHNNBL ABUT < 90 SINGULAR REGION
}
HVOD.S.2_NHVPW_GB
0 0 3 Jan  2 03:30:30 2022                     
HVOD.S.2_NHVPW_GB { @ min  space between Anode OD and Cathode OD for HV diodes >= 2
   EXT DIO_NHVPW_GB_M DIO_NHVPW_GB_P < HVOD_S_2_NHVPW_GB ABUT < 90 SINGULAR REGION
}
HVOD.S.2_SHPNBLSHN_GB
0 0 3 Jan  2 03:30:30 2022                     
HVOD.S.2_SHPNBLSHN_GB { @ min  space between Anode OD and Cathode OD for HV diodes >= 1
   EXT DIO_SHPNBLSHN_GB_M DIO_SHPNBLSHN_GB_P < HVOD_S_2_SHPNBLSHN_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.1
0 0 9 Jan  2 03:30:30 2022                     
HVOD.C.1 { @ Min clearance from a {HV P+OD OUTSIDE SH_N} to SH_N(except GA HVMOS) >= 2.7
   X1 = PPOD_ISO_H ENCLOSE ((((((((((((DIO_SBD_12V_M OR DIO_SBD_16V_M) OR DIO_SBD_24V_M) OR BJT_PNDDSHPNBL_E) OR HVESD_merge_PNP_6) OR HVESD_merge_PNP_9) OR HVESD_merge_PNP_12_PDD) OR HVESD_merge_PNP_16) OR HVESD_merge_PNP_20_PDD) OR HVESD_merge_PNP_20) OR HVESD_merge_PNP_24) OR HVESD_merge_PNP_29) OR HVESD_merge_PNP_36)
   X = ((((((BJT_NPDDSHNNBL_PO_BOUNDARY_C_H OR BJT_NPWSHNNBL_PO_BOUNDARY_C_H) OR BJT_NPDDSHNNBL_BGR8_C_H) OR BJT_NPWSHNNBL_BGR8_C_H) OR DIO_PBSHNNBL_H) OR DIO_PDDSHNNBL_H) OR ANO_CATH_ESD_DIO_GA) OR DIO_SHPNBLSHN_GB_M
   X2 = PPOD_ISO_H_HVMOS INTERACT ((((((((((((((((NLD6G5_DE_FULLY_ISO_GATE OR NLD6G5_SA_FULLY_ISO_GATE) OR NA6G5_NBL_GATE) OR PA6G5_DE_BL_GATE) OR PA6G5_SA_BL_GATE) OR NLD9G5_FULLY_ISO_GATE) OR NLD12G5_FULLY_ISO_GATE) OR NLD16G5_FULLY_ISO_GATE) OR PA12G5_SLIT_BL_GATE) OR PA12G5_NBL_GATE) OR NLD20G5_FULLY_ISO_GATE) OR PA20G5_BL_GATE) OR PA20G5_SLIT_BL_GATE) OR PA29G5_BL_GATE) OR NEW_HVMOS_IN_V12) OR NA20G5_GATE) OR NA20G5_NBL_GATE)
   POWER_DEVICE_BULK_OD = PTAP INSIDE (PPOD_ISO_H INTERACT POWER_DEVICES)
   A = ((((HVPPOD OUTSIDE HVSHN) NOT X2) NOT POWER_DEVICE_BULK_OD) NOT INTERACT X) NOT INTERACT X1
   B = (HVSHN NOT X2) NOT INTERACT ((NBL_ISO_R_9V OR NBL_ISO_R_29V) OR NBL_ISO_R_45V)
   EXT A B < HVOD_C_1 ABUT < 90 SINGULAR REGION
}
HVOD.C.1.1
0 0 5 Jan  2 03:30:30 2022                     
HVOD.C.1.1 { @ Min clearance from a {HV P+OD OUTSIDE SH_N} to {PSUB OUTSIDE SH_N} >= 0.5
   A = HVPPOD OUTSIDE HVSHN
   B = PSUB OUTSIDE HVSHN
   EXT A B < HVOD_C_1_1 ABUT < 90 SINGULAR REGION
}
HVOD.C.1_GB
0 0 8 Jan  2 03:30:30 2022                     
HVOD.C.1_GB { @ Min clearance from a {(HV P+OD INTERACT HVGB) OUTSIDE SH_N} to SH_N >= 5
			  @ (except NLD45G5_NBL(GB),PA45G5_NBL(GB),P+SHP in SHN+NBL Diode(GB),45V_ESD_GB,GB_HVESD_Diode)
   X1 = PPOD_ISO_H ENCLOSE DIO_SHPNBLSHN_GB_M
   X = ((((((NLD45G5_GB_CH OR NLD36G5_GB_CH ) OR NA45G3_DEP_GB_CH) OR PA36G5_BL_GB_OD_ALL) OR PA45G5_BL_GB_OD_ALL) OR COL_EMI_ESD_merge_PNP_45) OR COL_EMI_ESD_merge_PNP_36) OR ANO_CATH_ESD_DIO_GB 
   A = ((((HVPPOD INTERACT HVGB) OUTSIDE HVSHN) NOT INTERACT X) NOT INTERACT X1) NOT INTERACT PPOD_ISO_R_45V
   B = (HVSHN NOT INTERACT X) NOT INTERACT X1
   EXT A B < HVOD_C_1_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.2.1
0 0 6 Jan  2 03:30:30 2022                     
HVOD.C.2.1 { @ Min clearance from a {HV P+OD OUTSIDE NDD} to {{PSUB INTERACT NDD} NOT NDD} >= 0.82
   X = (PPOD_ISO_H ENCLOSE ((((BJT_PNDDSHPNBL_E OR DIO_SBD_12V_M) OR DIO_SBD_16V_M) OR DIO_SBD_24V_M) OR (NCH5_LVT_G INTERACT (((HOLES PPOD_ISO_R_9V INNER) OR (HOLES PPOD_ISO_R_29V INNER)) OR (HOLES PPOD_ISO_R_45V INNER))))) OR PPOD_ISO_R_45V
   A = (HVPPOD OUTSIDE NDD) NOT INTERACT X
   B = ((PSUB INTERACT NDD) NOT NDD) NOT INTERACT X
   EXT A B < HVOD_C_2_1 ABUT < 90 SINGULAR REGION
}
HVOD.C.5
0 0 6 Jan  2 03:30:30 2022                     
HVOD.C.5 { @ Min clearance from  a HV N+ACTIVE outside SH_N to SH_N edge >= 2.5
   X = ((BJT_NPDDSHNNBL_PO_BOUNDARY_C_H OR BJT_NPWSHNNBL_PO_BOUNDARY_C_H) OR BJT_NPDDSHNNBL_BGR8_C_H) OR BJT_NPWSHNNBL_BGR8_C_H
   A = (HVNACT OUTSIDE HVSHN) NOT INTERACT X
   B = HVSHN NOT INTERACT X
   EXT A B < HVOD_C_5 ABUT < 90 SINGULAR REGION
}
HVOD.C.6
0 0 5 Jan  2 03:30:30 2022                     
HVOD.C.6 { @ Min clearance from {(HV N+OD INTERACT HVGB) OUTSIDE SH_N} to SH_N edge >= 3.5
   A = ((HVNPOD INTERACT HVGB) OUTSIDE HVSHN) NOT INTERACT NLD36G5_GB_GATE
   B = HVSHN  NOT INTERACT NLD36G5_GB_GATE
   EXT A B < HVOD_C_6 ABUT < 90 SINGULAR REGION
}
HVOD.C.9
0 0 5 Jan  2 03:30:30 2022                     
HVOD.C.9 { @ Min clearance from SH_N to {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} >= 2
   A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
   EXT HVSHN A < HVOD_C_9 ABUT < 90 SINGULAR REGION
   EXT HVNW A < HVOD_C_9 ABUT < 90 SINGULAR REGION
}
HVOD.E.1
0 0 7 Jan  2 03:30:30 2022                     
HVOD.E.1 { @ Min extension of SH_N beyond SH_N pickup >= 0.5
   X1 = PPOD_ISO_H ENCLOSE (ANO_CATH_ESD_DIO_GA OR ANO_CATH_ESD_DIO_GB)
   X = (((((((NLD6G5_DE_FULLY_ISO_CH OR PA12G5_SLIT_BL_CH) OR PA20G5_SLIT_BL_CH) OR NLD45G5_GB_CH) OR PA16G5_SLIT_NBL_CH) OR PA9G5_SLIT_NBL_CH) OR NLD6G5_DE_CH) OR NLD36G5_GB_CH) OR NA45G3_DEP_GB_CH 
   A = (NPOD NOT INTERACT X) NOT INTERACT X1
   B = (HVSHN NOT INTERACT X) NOT INTERACT X1
   ENC A B < HVOD_E_1 ABUT < 90 SINGULAR REGION
}
HVOD.E.1_GB
0 0 7 Jan  2 03:30:30 2022                     
HVOD.E.1_GB { @ Min extension of SH_N beyond SH_N pickup >= 1
   X1 = PPOD_ISO_H ENCLOSE ANO_CATH_ESD_DIO_GB
   X = ((((NLD45G5_GB_CH OR PA45G5_BL_GB_OD_ALL) OR PA36G5_BL_GB_OD_ALL) OR DIO_SHPNBLSHN_GB_H) OR NLD36G5_GB_CH) OR NA45G3_DEP_GB_CH
   A = ((NPOD AND HVGB) NOT INTERACT X) NOT INTERACT X1
   B = ((HVSHN AND HVGB) NOT INTERACT X) NOT INTERACT X1
   ENC A B < HVOD_E_1_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.2
0 0 7 Jan  2 03:30:30 2022                     
HVOD.E.2 { @ Min extension of SH_N beyond {HV P+ACTIVE INSIDE SH_N} >= 2
   X = ((((((((((((((((PA6G5_DE_BL_OD_ALL OR PA6G5_SA_BL_OD_ALL) OR PA12G5_NBL_OD_ALL) OR PA20G5_BL_OD_ALL) OR PA29G5_BL_OD_ALL) OR PA45G5_BL_GB_OD_ALL) OR HVESD_merge_PNP_12_PDD) OR HVESD_merge_PNP_16) OR HVESD_merge_PNP_20_PDD) OR HVESD_merge_PNP_20) OR HVESD_merge_PNP_24) OR HVESD_merge_PNP_29) OR ANO_CATH_ESD_DIO_GB) OR HVESD_merge_PNP_45) OR HVESD_merge_PNP_36) OR PA16G5_NBL_OD_ALL) OR PA9G5_NBL_OD_ALL) OR PA36G5_BL_GB_OD_ALL
   Y = NBL INTERACT (PA16G5_NBL_OD_ALL OR PA9G5_NBL_OD_ALL) 
   A = (HVPACT INSIDE HVSHN) NOT INTERACT (X OR Y)
   B = HVSHN NOT INTERACT (X OR Y)
   ENC A B < HVOD_E_2 ABUT < 90 SINGULAR REGION
}
HVOD.E.3
0 0 6 Jan  2 03:30:30 2022                     
HVOD.E.3 { @ Min extension of SH_N beyond {(HV P+OD INTERACT HVGB) INSIDE SH_N} >= 3.5
   X =  HVESD_merge_PNP_45 OR HVESD_merge_PNP_36
   A = ((HVPPOD INTERACT HVGB) INSIDE HVSHN) NOT INTERACT X
   B = HVSHN NOT INTERACT X
   ENC A B < HVOD_E_3 ABUT < 90 SINGULAR REGION
}
HVOD.E.5_SBD_12V
0 0 3 Jan  2 03:30:30 2022                     
HVOD.E.5_SBD_12V { @ Min extension of OD beyond RPO(Cathode OD) for HV SBD_12V diode >= 0.44
   ENC RPO DIO_SBD_12V_M < HVOD_E_5_SBD_12V ABUT < 90 SINGULAR REGION
}
HVOD.E.5_SBD_16V
0 0 3 Jan  2 03:30:30 2022                     
HVOD.E.5_SBD_16V { @ Min extension of OD beyond RPO(Cathode OD) for HV SBD_16V diode >= 0.44
   ENC RPO DIO_SBD_16V_M < HVOD_E_5_SBD_16V ABUT < 90 SINGULAR REGION
}
HVOD.E.5_SBD_24V
0 0 3 Jan  2 03:30:30 2022                     
HVOD.E.5_SBD_24V { @ Min extension of OD beyond RPO(Cathode OD) for HV SBD_24V diode >= 0.44
   ENC RPO DIO_SBD_24V_M < HVOD_E_5_SBD_24V ABUT < 90 SINGULAR REGION
}
HVOD.E.6
0 0 5 Jan  2 03:30:30 2022                     
HVOD.E.6 { @ Min extension of SH_N beyond {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} >= 2
   A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
   ENC A HVSHN < HVOD_E_6 ABUT < 90 SINGULAR REGION
   ENC A HVNW < HVOD_E_6 ABUT < 90 SINGULAR REGION
}
HVOD.R.1
0 0 6 Jan  2 03:30:30 2022                     
HVOD.R.1 { @ The source OD and Bulk OD of Power Device must be butted together .
   HVNMOS_TAP NOT TOUCH HVNMOS_SRC
   HVNMOS_SRC NOT TOUCH HVNMOS_TAP
   HVPMOS_TAP NOT TOUCH HVPMOS_SRC
   HVPMOS_SRC NOT TOUCH HVPMOS_TAP
}
HVOD.R.2a
0 0 4 Jan  2 03:30:30 2022                     
HVOD.R.2a { @ each HVPMOS must be surrounded by its own N+ isolation ring and P+ isolation ring
  ALL_HVPMOS_OD1 NOT INSIDE NPOD_PICK_H_PMOS
  ALL_HVPMOS_OD NOT INSIDE PPOD_ISO_H
}
HVOD.R.2b
0 0 6 Jan  2 03:30:30 2022                     
HVOD.R.2b { @ two or more HV PMOS share one N+ isolation ring and P+ isolation ring is not allowed .exclude common source/drain structure (Two or more HVPMOS are defined that they don't share one NBL.)
  A = COPY ALL_HVPMOS_OD
  B = NBL INTERACT A
  NPOD_PICK_H_PMOS INTERACT A > 1 
  PPOD_ISO_H INTERACT B > 1 
}
HVOD.R.2c
0 0 4 Jan  2 03:30:30 2022                     
HVOD.R.2c { @ All Source ODS, Bulk ODS in the same multi-finger structure must be connected together through metal connection.
  NPOD_PICK_H_PMOS INTERACT HV_S_P_C BY NET > 1
  NPOD_PICK_H_PMOS INTERACT HV_B_P_C BY NET > 1
}
HVOD.R.3a
0 0 4 Jan  2 03:30:30 2022                     
HVOD.R.3a { @ each HVNMOS must be surrounded by its own P+ isolation ring.
           @ common source/drain structure may share the same P+isolation ring
  ALL_HVNMOS_OD NOT INSIDE PPOD_ISO_H
}
HVOD.R.3b
0 0 10 Jan  2 03:30:30 2022                    
HVOD.R.3b { @ Two or more HV NMOS share one P+ isolation ring(exclude common source/drain structure)
  A = COPY ALL_HVNMOS_OD
  B = NBL INTERACT 	A
  A1 = (((((((NLD9G5_CH OR NLD12G5_CH) OR NLD16G5_CH) OR NLD20G5_CH) OR NLD6G5_SA_CH) OR NLD6G5_DE_CH) OR NLD24G5_SWITCH_CH) OR NLD24G5_CH) OR NLD5G5_ISO_SWITCH_CH
  B1 = NDD INTERACT A1
  B2 = A NOT (B OR B1)
  PPOD_ISO_H INTERACT B > 1
  PPOD_ISO_H INTERACT B1 > 1
  PPOD_ISO_H INTERACT B2 > 1
}
HVOD.R.3c
0 0 6 Jan  2 03:30:30 2022                     
HVOD.R.3c { @ All HVNMOS Source ODS,GATES,Drain ODS,Bulk ODS in the same multi-finger structure must together through metal connection.
  PPOD_ISO_H INTERACT HV_S_N_C BY NET > 1
  PPOD_ISO_H INTERACT HV_D_N_C BY NET > 1
  PPOD_ISO_H INTERACT HV_B_N_C BY NET > 1
  PPOD_ISO_H INTERACT HV_G_N_C BY NET > 1
}
HVOD.R.4
0 0 4 Jan  2 03:30:30 2022                     
HVOD.R.4 { @ (HVOD AND PO)must be a rectangle. A concave (HVOD AND PO) is not allowed
  A = HVOD AND ALL_GATE
  NOT RECTANGLE A
}
HVOD.R.6
0 0 5 Jan  2 03:30:30 2022                     
HVOD.R.6 { @ HVNMOS or HVPMOS sharing one P+ isolation ring is not allowed.
  A = (PPOD_ISO_H INTERACT ALL_HVPMOS_OD) INTERACT ALL_HVNMOS_OD
  ALL_HVPMOS_OD INTERACT A
  ALL_HVNMOS_OD INTERACT A
}
HVOD.R.7a
0 0 4 Jan  2 03:30:30 2022                     
HVOD.R.7a { @ HV DIODE without P+ iso ring
  HVDIO_M_WITH_ISO NOT INSIDE PPOD_ISO_H
  HVDIO_P_WITH_ISO NOT INSIDE PPOD_ISO_H
}
HVOD.R.7b
0 0 18 Jan  2 03:30:30 2022                    
HVOD.R.7b { @ (OD AND DIODMY), (OD AND DIO3TDMY), (OD AND DIO4TDMY), (OD AND SBDDMY), (OD AND SBD3TDMY)  share one P iso ring
  A = OD AND HVDIODMY
  B = OD AND HVDIODMY3
  C = OD AND HVDIODMY4
  D = OD AND HVSBDDMY
  E = OD AND HVSBDDMY3
  F = PPOD_ISO_H ENCLOSE HVDIO_M_WITH_ISO
  (F INTERACT A) INTERACT B
  (F INTERACT A) INTERACT C
  (F INTERACT A) INTERACT D
  (F INTERACT A) INTERACT E
  (F INTERACT B) INTERACT C
  (F INTERACT B) INTERACT D
  (F INTERACT B) INTERACT E
  (F INTERACT C) INTERACT D
  (F INTERACT C) INTERACT E
  (F INTERACT D) INTERACT E
}
HVOD.R.7c
0 0 6 Jan  2 03:30:30 2022                     
HVOD.R.7c { @ OD without HVDIO inside P iso ring of HVDIO
  OD_W_HVDIO = (HVOD AND ((((HVDIODMY OR HVDIODMY3) OR HVDIODMY4) OR HVSBDDMY) OR HVSBDDMY3)) NOT SDI
  OD_WO_HVDIO = OD NOT OD_W_HVDIO
  E = PPOD_ISO_H ENCLOSE HVDIO_M_WITH_ISO
  (E INTERACT OD_W_HVDIO) INTERACT OD_WO_HVDIO
}
HVOD.R.17_NLD16G5_FULLY_ISO
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD16G5_FULLY_ISO { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD16G5_FULLY_ISO is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD16G5_FULLY_ISO_Drain = NTAP_mf AND NLD16G5_FULLY_ISO_D
  NLD16G5_FULLY_ISO_Source = NSD_mf AND NLD16G5_FULLY_ISO_S
  A = NET AREA RATIO LV_NTAP_mf NLD16G5_FULLY_ISO_Drain NLD16G5_FULLY_ISO_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD16G5_FULLY_ISO_Drain) + !! AREA(NLD16G5_FULLY_ISO_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD16G5
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD16G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD16G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD16G5_Drain = NTAP_mf AND NLD16G5_D
  NLD16G5_Source = NSD_mf AND NLD16G5_S
  A = NET AREA RATIO LV_NTAP_mf NLD16G5_Drain NLD16G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD16G5_Drain) + !! AREA(NLD16G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD20G5_FULLY_ISO
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD20G5_FULLY_ISO { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD20G5_FULLY_ISO is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD20G5_FULLY_ISO_Drain = NTAP_mf AND NLD20G5_FULLY_ISO_D
  NLD20G5_FULLY_ISO_Source = NSD_mf AND NLD20G5_FULLY_ISO_S
  A = NET AREA RATIO LV_NTAP_mf NLD20G5_FULLY_ISO_Drain NLD20G5_FULLY_ISO_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD20G5_FULLY_ISO_Drain) + !! AREA(NLD20G5_FULLY_ISO_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD20G5
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD20G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD20G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD20G5_Drain = NTAP_mf AND NLD20G5_D
  NLD20G5_Source = NSD_mf AND NLD20G5_S
  A = NET AREA RATIO LV_NTAP_mf NLD20G5_Drain NLD20G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD20G5_Drain) + !! AREA(NLD20G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD24G5
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD24G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD24G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD24G5_Drain = NTAP_mf AND NLD24G5_D
  NLD24G5_Source = NSD_mf AND NLD24G5_S
  A = NET AREA RATIO LV_NTAP_mf NLD24G5_Drain NLD24G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD24G5_Drain) + !! AREA(NLD24G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD24G5_FULLY_ISO
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD24G5_FULLY_ISO { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD24G5_FULLY_ISO is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD24G5_FULLY_ISO_Drain = NTAP_mf AND NLD24G5_FULLY_ISO_D
  NLD24G5_FULLY_ISO_Source = NSD_mf AND NLD24G5_FULLY_ISO_S
  A = NET AREA RATIO LV_NTAP_mf NLD24G5_FULLY_ISO_Drain NLD24G5_FULLY_ISO_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD24G5_FULLY_ISO_Drain) + !! AREA(NLD24G5_FULLY_ISO_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD24G5_ISO_SWITCH
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD24G5_ISO_SWITCH { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD24G5_ISO_SWITCH is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD24G5_ISO_SWITCH_Drain = NTAP_mf AND NLD24G5_ISO_SWITCH_D
  NLD24G5_ISO_SWITCH_Source = NSD_mf AND NLD24G5_ISO_SWITCH_S
  A = NET AREA RATIO LV_NTAP_mf NLD24G5_ISO_SWITCH_Drain NLD24G5_ISO_SWITCH_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD24G5_ISO_SWITCH_Drain) + !! AREA(NLD24G5_ISO_SWITCH_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD24G5_SWITCH
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD24G5_SWITCH { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD24G5_SWITCH is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD24G5_SWITCH_Drain = NTAP_mf AND NLD24G5_SWITCH_D
  NLD24G5_SWITCH_Source = NSD_mf AND NLD24G5_SWITCH_S
  A = NET AREA RATIO LV_NTAP_mf NLD24G5_SWITCH_Drain NLD24G5_SWITCH_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD24G5_SWITCH_Drain) + !! AREA(NLD24G5_SWITCH_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA20G5
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NA20G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA20G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA20G5_Drain = NTAP_mf AND NA20G5_D
  NA20G5_Source = NSD_mf AND NA20G5_S
  A = NET AREA RATIO LV_NTAP_mf NA20G5_Drain NA20G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA20G5_Drain) + !! AREA(NA20G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA20G5_NBL
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NA20G5_NBL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA20G5_NBL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA20G5_NBL_Drain = NTAP_mf AND NA20G5_NBL_D
  NA20G5_NBL_Source = NSD_mf AND NA20G5_NBL_S
  A = NET AREA RATIO LV_NTAP_mf NA20G5_NBL_Drain NA20G5_NBL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA20G5_NBL_Drain) + !! AREA(NA20G5_NBL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA29G5_NBL
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NA29G5_NBL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA29G5_NBL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA29G5_NBL_Drain = NTAP_mf AND NA29G5_NBL_D
  NA29G5_NBL_Source = NSD_mf AND NA29G5_NBL_S
  A = NET AREA RATIO LV_NTAP_mf NA29G5_NBL_Drain NA29G5_NBL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA29G5_NBL_Drain) + !! AREA(NA29G5_NBL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA29G3_dep_NBL
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NA29G3_dep_NBL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA29G3_dep_NBL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA29G3_dep_NBL_Drain = NTAP_mf AND NA29G3_dep_NBL_D
  NA29G3_dep_NBL_Source = NSD_mf AND NA29G3_dep_NBL_S
  A = NET AREA RATIO LV_NTAP_mf NA29G3_dep_NBL_Drain NA29G3_dep_NBL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA29G3_dep_NBL_Drain) + !! AREA(NA29G3_dep_NBL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA29G5
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NA29G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA29G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA29G5_Drain = NTAP_mf AND NA29G5_D
  NA29G5_Source = NSD_mf AND NA29G5_S
  A = NET AREA RATIO LV_NTAP_mf NA29G5_Drain NA29G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA29G5_Drain) + !! AREA(NA29G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD36G5_GB
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD36G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD36G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD36G5_GB_Drain = NTAP_mf AND NLD36G5_GB_D
  NLD36G5_GB_Source = NSD_mf AND NLD36G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD36G5_GB_Drain NLD36G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD36G5_GB_Drain) + !! AREA(NLD36G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD45G5_GB
0 0 7 Jan  2 03:30:30 2022                     
HVOD.R.17_NLD45G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD45G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD45G5_GB_Drain = NTAP_mf AND NLD45G5_GB_D
  NLD45G5_GB_Source = NSD_mf AND NLD45G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD45G5_GB_Drain NLD45G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD45G5_GB_Drain) + !! AREA(NLD45G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA45G3_DEP_GB
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_NA45G3_DEP_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA45G3_DEP_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA45G3_DEP_GB_Drain = NTAP_mf AND NA45G3_DEP_GB_D
  NA45G3_DEP_GB_Source = NSD_mf AND NA45G3_DEP_GB_S
  A = NET AREA RATIO LV_NTAP_mf NA45G3_DEP_GB_Drain NA45G3_DEP_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA45G3_DEP_GB_Drain) + !! AREA(NA45G3_DEP_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA16G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_PA16G5_NBL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA16G5_NBL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA16G5_NBL_Drain = PTAP_mf AND PA16G5_NBL_D
  PA16G5_NBL_Source = PSD_mf AND PA16G5_NBL_S
  A = NET AREA RATIO LV_NTAP_mf PA16G5_NBL_Drain PA16G5_NBL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA16G5_NBL_Drain) + !!AREA(PA16G5_NBL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA20G5_BL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_PA20G5_BL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA20G5_BL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA20G5_BL_Drain = PTAP_mf AND PA20G5_BL_D
  PA20G5_BL_Source = PSD_mf AND PA20G5_BL_S
  A = NET AREA RATIO LV_NTAP_mf PA20G5_BL_Drain PA20G5_BL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA20G5_BL_Drain) + !!AREA(PA20G5_BL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA16G5_SLIT_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_PA16G5_SLIT_NBL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA16G5_SLIT_NBL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA16G5_SLIT_NBL_Drain = PTAP_mf AND PA16G5_SLIT_NBL_D
  PA16G5_SLIT_NBL_Source = PSD_mf AND PA16G5_SLIT_NBL_S
  A = NET AREA RATIO LV_NTAP_mf PA16G5_SLIT_NBL_Drain PA16G5_SLIT_NBL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA16G5_SLIT_NBL_Drain) + !!AREA(PA16G5_SLIT_NBL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA20G5_SLIT_BL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_PA20G5_SLIT_BL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA20G5_SLIT_BL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA20G5_SLIT_BL_Drain = PTAP_mf AND PA20G5_SLIT_BL_D
  PA20G5_SLIT_BL_Source = PSD_mf AND PA20G5_SLIT_BL_S
  A = NET AREA RATIO LV_NTAP_mf PA20G5_SLIT_BL_Drain PA20G5_SLIT_BL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA20G5_SLIT_BL_Drain) + !!AREA(PA20G5_SLIT_BL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA29G5_BL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_PA29G5_BL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA29G5_BL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA29G5_BL_Drain = PTAP_mf AND PA29G5_BL_D
  PA29G5_BL_Source = PSD_mf AND PA29G5_BL_S
  A = NET AREA RATIO LV_NTAP_mf PA29G5_BL_Drain PA29G5_BL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA29G5_BL_Drain) + !!AREA(PA29G5_BL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA36G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_PA36G5_BL_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA36G5_BL_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA36G5_BL_GB_Drain = PTAP_mf AND PA36G5_BL_GB_D
  PA36G5_BL_GB_Source = PSD_mf AND PA36G5_BL_GB_S
  A = NET AREA RATIO LV_NTAP_mf PA36G5_BL_GB_Drain PA36G5_BL_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA36G5_BL_GB_Drain) + !!AREA(PA36G5_BL_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA45G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
HVOD.R.17_PA45G5_BL_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA45G5_BL_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA45G5_BL_GB_Drain = PTAP_mf AND PA45G5_BL_GB_D
  PA45G5_BL_GB_Source = PSD_mf AND PA45G5_BL_GB_S
  A = NET AREA RATIO LV_NTAP_mf PA45G5_BL_GB_Drain PA45G5_BL_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA45G5_BL_GB_Drain) + !!AREA(PA45G5_BL_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.18
0 0 5 Jan  2 03:30:31 2022                     
HVOD.R.18 { @ {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} cut SH_N is not allowed.
  A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
  A CUT HVSHN
  A CUT HVNW
}
HVOD.S.1_PA29G5_BL
0 0 3 Jan  2 03:30:31 2022                     
HVOD.S.1_PA29G5_BL{ @ min and max space between channel OD and Drain OD ==0.28
    PA29G5_BL_region NOT TOUCH PA29G5_BL_D
}
HVOD.S.1_PA36G5_BL_GB
0 0 3 Jan  2 03:30:31 2022                     
HVOD.S.1_PA36G5_BL_GB { @ min and max space between channel OD and drain OD == 1.4
	PA36G5_BL_GB_region NOT TOUCH PA36G5_BL_GB_D
}
HVOD.S.1_PA45G5_BL_GB
0 0 3 Jan  2 03:30:31 2022                     
HVOD.S.1_PA45G5_BL_GB { @ min and max space between channel OD and drain OD == 2
	PA45G5_BL_GB_region NOT TOUCH PA45G5_BL_GB_D
}
HVOD.S.3_PCH5_AS_SWITCH_MAC
0 0 4 Jan  2 03:30:31 2022                     
HVOD.S.3_PCH5_AS_SWITCH_MAC { @ Active OD space to switch N+Bulk ring in channel length direction >= 0.36
   A = PCH5_AS_SWITCH_MAC_OD_ALL NOT TOUCH EDGE (PCH5_AS_SWITCH_MAC_OD_ALL INSIDE EDGE POLY)
   EXT A NPOD_PICK_R_PCH5_AS_SWITCH_MAC < HVOD_S_3_PCH5_AS_SWITCH_MAC ABUT < 90 REGION
}
HVOD.C.3.3_NLD6G5_DE_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD6G5_DE_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD6G5_DE_FULLY_ISO
   EXT PPOD_ISO_R_NLD6G5_DE_FULLY_ISO A < HVOD_C_3_3_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD6G5_SA_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD6G5_SA_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD6G5_SA_FULLY_ISO
   EXT PPOD_ISO_R_NLD6G5_SA_FULLY_ISO A < HVOD_C_3_3_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA6G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NA6G5_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NA6G5_NBL
   EXT PPOD_ISO_R_NA6G5_NBL A < HVOD_C_3_3_NA6G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD9G5
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD9G5{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD9G5
   EXT PPOD_ISO_R_NLD9G5 A < HVOD_C_3_3_NLD9G5 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD9G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD9G5_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD9G5_FULLY_ISO
   EXT PPOD_ISO_R_NLD9G5_FULLY_ISO A < HVOD_C_3_3_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD12G5
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD12G5{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD12G5
   EXT PPOD_ISO_R_NLD12G5 A < HVOD_C_3_3_NLD12G5 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD12G5_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD12G5_FULLY_ISO
   EXT PPOD_ISO_R_NLD12G5_FULLY_ISO A < HVOD_C_3_3_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD16G5
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD16G5{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD16G5
   EXT PPOD_ISO_R_NLD16G5 A < HVOD_C_3_3_NLD16G5 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD16G5_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD16G5_FULLY_ISO
   EXT PPOD_ISO_R_NLD16G5_FULLY_ISO A < HVOD_C_3_3_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD20G5
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD20G5{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD20G5
   EXT PPOD_ISO_R_NLD20G5 A < HVOD_C_3_3_NLD20G5 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD20G5_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD20G5_FULLY_ISO
   EXT PPOD_ISO_R_NLD20G5_FULLY_ISO A < HVOD_C_3_3_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD24G5_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD24G5_FULLY_ISO
   EXT PPOD_ISO_R_NLD24G5_FULLY_ISO A < HVOD_C_3_3_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD24G5_ISO_SWITCH{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD24G5_ISO_SWITCH
   EXT PPOD_ISO_R_NLD24G5_ISO_SWITCH A < HVOD_C_3_3_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA20G5
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NA20G5{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NA20G5
   EXT PPOD_ISO_R_NA20G5 A < HVOD_C_3_3_NA20G5 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA20G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NA20G5_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NA20G5_NBL
   EXT PPOD_ISO_R_NA20G5_NBL A < HVOD_C_3_3_NA20G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA29G5
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NA29G5{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NA29G5
   EXT PPOD_ISO_R_NA29G5 A < HVOD_C_3_3_NA29G5 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA29G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NA29G5_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NA29G5_NBL
   EXT PPOD_ISO_R_NA29G5_NBL A < HVOD_C_3_3_NA29G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA29G3_DEP_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NA29G3_DEP_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NA29G3_DEP_NBL
   EXT PPOD_ISO_R_NA29G3_DEP_NBL A < HVOD_C_3_3_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD36G5_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD36G5_GB{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD36G5_GB
   EXT PPOD_ISO_R_NLD36G5_GB A < HVOD_C_3_3_NLD36G5_GB ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD45G5_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD45G5_GB{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NLD45G5_GB
   EXT PPOD_ISO_R_NLD45G5_GB A < HVOD_C_3_3_NLD45G5_GB ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA45G3_DEP_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NA45G3_DEP_GB{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_NA45G3_DEP_GB
   EXT PPOD_ISO_R_NA45G3_DEP_GB A < HVOD_C_3_3_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA6G5_DE_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA6G5_DE_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA6G5_DE_BL
   EXT PPOD_ISO_R_PA6G5_DE_BL A < HVOD_C_3_3_PA6G5_DE_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA6G5_SA_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA6G5_SA_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA6G5_SA_BL
   EXT PPOD_ISO_R_PA6G5_SA_BL A < HVOD_C_3_3_PA6G5_SA_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA12G5_SLIT_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA12G5_SLIT_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA12G5_SLIT_BL
   EXT PPOD_ISO_R_PA12G5_SLIT_BL A < HVOD_C_3_3_PA12G5_SLIT_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA12G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA12G5_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA12G5_NBL
   EXT PPOD_ISO_R_PA12G5_NBL A < HVOD_C_3_3_PA12G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA20G5_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA20G5_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA20G5_BL
   EXT PPOD_ISO_R_PA20G5_BL A < HVOD_C_3_3_PA20G5_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA20G5_SLIT_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA20G5_SLIT_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA20G5_SLIT_BL
   EXT PPOD_ISO_R_PA20G5_SLIT_BL A < HVOD_C_3_3_PA20G5_SLIT_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA29G5_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA29G5_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA29G5_BL
   EXT PPOD_ISO_R_PA29G5_BL A < HVOD_C_3_3_PA29G5_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA36G5_BL_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA36G5_BL_GB{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA36G5_BL_GB
   EXT PPOD_ISO_R_PA36G5_BL_GB A < HVOD_C_3_3_PA36G5_BL_GB ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA45G5_BL_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA45G5_BL_GB{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA45G5_BL_GB
   EXT PPOD_ISO_R_PA45G5_BL_GB A < HVOD_C_3_3_PA45G5_BL_GB ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD6G5_SA
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD6G5_SA{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD6G5_SA
   EXT PPOD_ISO_R_NLD6G5_SA A < HVOD_C_3_3_NLD6G5_SA ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD6G5_DE
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD6G5_DE{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD6G5_DE
   EXT PPOD_ISO_R_NLD6G5_DE A < HVOD_C_3_3_NLD6G5_DE ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD24G5
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD24G5{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD24G5
   EXT PPOD_ISO_R_NLD24G5 A < HVOD_C_3_3_NLD24G5 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD24G5_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_NLD24G5_SWITCH{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.82
   A = PSUB AND PPOD_ISO_H_NLD24G5_SWITCH
   EXT PPOD_ISO_R_NLD24G5_SWITCH A < HVOD_C_3_3_NLD24G5_SWITCH ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA9G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA9G5_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA9G5_NBL
   EXT PPOD_ISO_R_PA9G5_NBL A < HVOD_C_3_3_PA9G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA9G5_SLIT_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA9G5_SLIT_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA9G5_SLIT_NBL
   EXT PPOD_ISO_R_PA9G5_SLIT_NBL A < HVOD_C_3_3_PA9G5_SLIT_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA16G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA16G5_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA16G5_NBL
   EXT PPOD_ISO_R_PA16G5_NBL A < HVOD_C_3_3_PA16G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA16G5_SLIT_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.3_PA16G5_SLIT_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 0.5
   A = PSUB AND PPOD_ISO_H_PA16G5_SLIT_NBL
   EXT PPOD_ISO_R_PA16G5_SLIT_NBL A < HVOD_C_3_3_PA16G5_SLIT_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD5G5_ISO_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD5G5_ISO_SWITCH{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD5G5_ISO_SWITCH 
    EXT PPOD_BULK_R_NLD5G5_ISO_SWITCH A < HVOD_C_3_4_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.8_NLD5G5_ISO_SWITCH
0 0 3 Jan  2 03:30:31 2022                     
HVOD.C.3.8_NLD5G5_ISO_SWITCH{ @ min clearance from P+ bulk ring to SH_N >= 0.5
    EXT PPOD_BULK_R_NLD5G5_ISO_SWITCH HVSHN < HVOD_C_3_8_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD6G5_DE_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD6G5_DE_FULLY_ISO{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD6G5_DE_FULLY_ISO 
    EXT PPOD_BULK_R_NLD6G5_DE_FULLY_ISO A < HVOD_C_3_4_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD6G5_SA_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD6G5_SA_FULLY_ISO{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD6G5_SA_FULLY_ISO 
    EXT PPOD_BULK_R_NLD6G5_SA_FULLY_ISO A < HVOD_C_3_4_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NA6G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NA6G5_NBL{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NA6G5_NBL 
    EXT PPOD_BULK_R_NA6G5_NBL A < HVOD_C_3_4_NA6G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD9G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD9G5_FULLY_ISO{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD9G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD9G5_FULLY_ISO A < HVOD_C_3_4_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD12G5_FULLY_ISO{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD12G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD12G5_FULLY_ISO A < HVOD_C_3_4_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD16G5_FULLY_ISO{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD16G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD16G5_FULLY_ISO A < HVOD_C_3_4_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD20G5_FULLY_ISO{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD20G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD20G5_FULLY_ISO A < HVOD_C_3_4_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD24G5_FULLY_ISO{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD24G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD24G5_FULLY_ISO A < HVOD_C_3_4_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NLD24G5_ISO_SWITCH{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NLD24G5_ISO_SWITCH 
    EXT PPOD_BULK_R_NLD24G5_ISO_SWITCH A < HVOD_C_3_4_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NA20G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NA20G5_NBL{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NA20G5_NBL 
    EXT PPOD_BULK_R_NA20G5_NBL A < HVOD_C_3_4_NA20G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NA29G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NA29G5_NBL{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NA29G5_NBL 
    EXT PPOD_BULK_R_NA29G5_NBL A < HVOD_C_3_4_NA29G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4_NA29G3_DEP_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.4_NA29G3_DEP_NBL{ @ min clearance from PSUB to outward P+ bulk ring >= 0.82
    A = PSUB NOT INTERACT NPOD_PICK_R_NA29G3_DEP_NBL 
    EXT PPOD_BULK_R_NA29G3_DEP_NBL A < HVOD_C_3_4_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD6G5_DE_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD6G5_DE_FULLY_ISO{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD6G5_DE_FULLY_ISO 
    EXT PPOD_BULK_R_NLD6G5_DE_FULLY_ISO A < HVOD_C_3_5_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD6G5_SA_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD6G5_SA_FULLY_ISO{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD6G5_SA_FULLY_ISO 
    EXT PPOD_BULK_R_NLD6G5_SA_FULLY_ISO A < HVOD_C_3_5_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NA6G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NA6G5_NBL{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NA6G5_NBL 
    EXT PPOD_BULK_R_NA6G5_NBL A < HVOD_C_3_5_NA6G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD9G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD9G5_FULLY_ISO{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD9G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD9G5_FULLY_ISO A < HVOD_C_3_5_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD12G5_FULLY_ISO{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD12G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD12G5_FULLY_ISO A < HVOD_C_3_5_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD16G5_FULLY_ISO{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD16G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD16G5_FULLY_ISO A < HVOD_C_3_5_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD20G5_FULLY_ISO{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD20G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD20G5_FULLY_ISO A < HVOD_C_3_5_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD24G5_FULLY_ISO{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD24G5_FULLY_ISO 
    EXT PPOD_BULK_R_NLD24G5_FULLY_ISO A < HVOD_C_3_5_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NLD24G5_ISO_SWITCH{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NLD24G5_ISO_SWITCH 
    EXT PPOD_BULK_R_NLD24G5_ISO_SWITCH A < HVOD_C_3_5_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NA20G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NA20G5_NBL{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NA20G5_NBL 
    EXT PPOD_BULK_R_NA20G5_NBL A < HVOD_C_3_5_NA20G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NA29G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NA29G5_NBL{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NA29G5_NBL 
    EXT PPOD_BULK_R_NA29G5_NBL A < HVOD_C_3_5_NA29G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.5_NA29G3_DEP_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.5_NA29G3_DEP_NBL{ @ min clearance from PSUB to inward P+ bulk ring >= 0.5
    A = PSUB INTERACT NPOD_PICK_R_NA29G3_DEP_NBL 
    EXT PPOD_BULK_R_NA29G3_DEP_NBL A < HVOD_C_3_5_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.6_PBSHNNBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_PBSHNNBL { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_PBSHNNBL_M
   EXT PPOD_ISO_R_DIO_PBSHNNBL A < HVOD_C_3_6_PBSHNNBL ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_PDDSHNNBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_PDDSHNNBL { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_PDDSHNNBL_M
   EXT PPOD_ISO_R_DIO_PDDSHNNBL A < HVOD_C_3_6_PDDSHNNBL ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_SHNNBLPSUBSHP
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_SHNNBLPSUBSHP { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_SHNNBLPSUBSHP_M
   EXT PPOD_ISO_R_DIO_SHNNBLPSUBSHP A < HVOD_C_3_6_SHNNBLPSUBSHP ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_SHNPSUBSHP
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_SHNPSUBSHP { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_SHNPSUBSHP_M
   EXT PPOD_ISO_R_DIO_SHNPSUBSHP A < HVOD_C_3_6_SHNPSUBSHP ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_SHPNBLSHN_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_SHPNBLSHN_GB { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_SHPNBLSHN_GB_M
   EXT PPOD_ISO_R_DIO_SHPNBLSHN_GB A < HVOD_C_3_6_SHPNBLSHN_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_SHNNBLPSUBSHP_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_SHNNBLPSUBSHP_GB { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_SHNNBLPSUBSHP_GB_M
   EXT PPOD_ISO_R_DIO_SHNNBLPSUBSHP_GB A < HVOD_C_3_6_SHNNBLPSUBSHP_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_ZENER_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_ZENER_NBL { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 2
   A = PSUB INTERACT DIO_ZENER_NBL_M
   EXT PPOD_ISO_R_DIO_ZENER_NBL A < HVOD_C_3_6_ZENER_NBL ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_SBD_12V
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_SBD_12V { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_SBD_12V_M
   EXT PPOD_ISO_R A < HVOD_C_3_6_SBD_12V ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_SBD_16V
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_SBD_16V { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_SBD_16V_M
   EXT PPOD_ISO_R A < HVOD_C_3_6_SBD_16V ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6_SBD_24V
0 0 4 Jan  2 03:30:31 2022                     
HVOD.C.3.6_SBD_24V { @ min clearance from P+ isolation-ring to PSUB for HV diode >= 0.5
   A = PSUB INTERACT DIO_SBD_24V_M
   EXT PPOD_ISO_R A < HVOD_C_3_6_SBD_24V ABUT < 90 SINGULAR REGION
}
HVOD.C.4_NA6G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_NA6G5_NBL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = NA6G5_NBL_GATE_OD NOT TOUCH PTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE SH_P
	D = NA6G5_NBL_GATE_OD TOUCH EDGE C
	EXT D PPOD < HVOD_C_4_NA6G5_NBL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_NA20G5
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_NA20G5 { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = NA20G5_GATE_OD NOT TOUCH PTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE SH_P
	D = NA20G5_GATE_OD TOUCH EDGE C
	EXT D PPOD < HVOD_C_4_NA20G5 ABUT <90 OPPOSITE REGION
}
HVOD.C.4_NA20G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_NA20G5_NBL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = NA20G5_NBL_GATE_OD NOT TOUCH PTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE SH_P
	D = NA20G5_NBL_GATE_OD TOUCH EDGE C
	EXT D PPOD < HVOD_C_4_NA20G5_NBL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_NA29G5
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_NA29G5 { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = NA29G5_GATE_OD NOT TOUCH PTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE SH_P
	D = NA29G5_GATE_OD TOUCH EDGE C
	EXT D PPOD < HVOD_C_4_NA29G5 ABUT <90 OPPOSITE REGION
}
HVOD.C.4_NA29G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_NA29G5_NBL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = NA29G5_NBL_GATE_OD NOT TOUCH PTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE SH_P
	D = NA29G5_NBL_GATE_OD TOUCH EDGE C
	EXT D PPOD < HVOD_C_4_NA29G5_NBL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_NA29G3_DEP_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_NA29G3_DEP_NBL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = NA29G3_DEP_NBL_GATE_OD NOT TOUCH PTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE SH_P
	D = NA29G3_DEP_NBL_GATE_OD TOUCH EDGE C
	EXT D PPOD < HVOD_C_4_NA29G3_DEP_NBL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA6G5_DE_BL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA6G5_DE_BL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA6G5_DE_BL_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA6G5_DE_BL_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA6G5_DE_BL) < HVOD_C_4_PA6G5_DE_BL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA6G5_SA_BL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA6G5_SA_BL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA6G5_SA_BL_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA6G5_SA_BL_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA6G5_SA_BL) < HVOD_C_4_PA6G5_SA_BL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA12G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA12G5_NBL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA12G5_NBL_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA12G5_NBL_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA12G5_NBL) < HVOD_C_4_PA12G5_NBL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA20G5_BL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA20G5_BL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA20G5_BL_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA20G5_BL_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA20G5_BL) < HVOD_C_4_PA20G5_BL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA29G5_BL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA29G5_BL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA29G5_BL_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA29G5_BL_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA29G5_BL) < HVOD_C_4_PA29G5_BL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA36G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA36G5_BL_GB { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA36G5_BL_GB_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA36G5_BL_GB_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA36G5_BL_GB) < HVOD_C_4_PA36G5_BL_GB ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA45G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA45G5_BL_GB { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA45G5_BL_GB_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA45G5_BL_GB_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA45G5_BL_GB) < HVOD_C_4_PA45G5_BL_GB ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA9G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA9G5_NBL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA9G5_NBL_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA9G5_NBL_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA9G5_NBL) < HVOD_C_4_PA9G5_NBL ABUT <90 OPPOSITE REGION
}
HVOD.C.4_PA16G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.C.4_PA16G5_NBL { @ min clearance from source OD to Bulk OD in channel length direction for HVNAMOS and HVPMOS non_butted structure >=0.36
    A = PA16G5_NBL_GATE_OD NOT TOUCH NTAPi
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B INSIDE HVSHN 
	D = PA16G5_NBL_GATE_OD TOUCH EDGE C
	EXT D (NPOD NOT NPOD_PICK_R_PA16G5_NBL) < HVOD_C_4_PA16G5_NBL ABUT <90 OPPOSITE REGION
}
HVOD.E.7_NLD6G5_DE_FULLY_ISO
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD6G5_DE_FULLY_ISO {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD6G5_DE_FULLY_ISO HVSHN < HVOD_E_7_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD6G5_SA_FULLY_ISO
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD6G5_SA_FULLY_ISO {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD6G5_SA_FULLY_ISO HVSHN < HVOD_E_7_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NA6G5_NBL
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NA6G5_NBL {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NA6G5_NBL HVSHN < HVOD_E_7_NA6G5_NBL ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD9G5_FULLY_ISO
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD9G5_FULLY_ISO {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD9G5_FULLY_ISO HVSHN < HVOD_E_7_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD12G5_FULLY_ISO
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD12G5_FULLY_ISO {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD12G5_FULLY_ISO HVSHN < HVOD_E_7_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD16G5_FULLY_ISO
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD16G5_FULLY_ISO {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD16G5_FULLY_ISO HVSHN < HVOD_E_7_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD20G5_FULLY_ISO
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD20G5_FULLY_ISO {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD20G5_FULLY_ISO HVSHN < HVOD_E_7_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD24G5_FULLY_ISO
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD24G5_FULLY_ISO {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD24G5_FULLY_ISO HVSHN < HVOD_E_7_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD24G5_ISO_SWITCH
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD24G5_ISO_SWITCH {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD24G5_ISO_SWITCH HVSHN < HVOD_E_7_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NA20G5_NBL
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NA20G5_NBL {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NA20G5_NBL HVSHN < HVOD_E_7_NA20G5_NBL ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NA29G5_NBL
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NA29G5_NBL {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NA29G5_NBL HVSHN < HVOD_E_7_NA29G5_NBL ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NA29G3_DEP_NBL
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NA29G3_DEP_NBL {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NA29G3_DEP_NBL HVSHN < HVOD_E_7_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION
}
HVOD.E.7_NLD5G5_ISO_SWITCH
0 0 3 Jan  2 03:30:31 2022                     
HVOD.E.7_NLD5G5_ISO_SWITCH {  @ min extension of SH_N to N+ pickup-ring for HVNMOS >=0.5
    ENC	NPOD_PICK_R_NLD5G5_ISO_SWITCH HVSHN < HVOD_E_7_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
}
HVOD.E.8_PA6G5_DE_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA6G5_DE_BL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA6G5_DE_BL_GATE
    ENC NPOD_PICK_R_PA6G5_DE_BL A < HVOD_E_8_PA6G5_DE_BL
}
HVOD.E.8_PA6G5_SA_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA6G5_SA_BL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA6G5_SA_BL_GATE
    ENC NPOD_PICK_R_PA6G5_SA_BL A < HVOD_E_8_PA6G5_SA_BL
}
HVOD.E.8_PA12G5_SLIT_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA12G5_SLIT_BL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA12G5_SLIT_BL_GATE
    ENC NPOD_PICK_R_PA12G5_SLIT_BL A < HVOD_E_8_PA12G5_SLIT_BL
}
HVOD.E.8_PA12G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA12G5_NBL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA12G5_NBL_GATE
    ENC NPOD_PICK_R_PA12G5_NBL A < HVOD_E_8_PA12G5_NBL
}
HVOD.E.8_PA20G5_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA20G5_BL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA20G5_BL_GATE
    ENC NPOD_PICK_R_PA20G5_BL A < HVOD_E_8_PA20G5_BL
}
HVOD.E.8_PA20G5_SLIT_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA20G5_SLIT_BL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA20G5_SLIT_BL_GATE
    ENC NPOD_PICK_R_PA20G5_SLIT_BL A < HVOD_E_8_PA20G5_SLIT_BL
}
HVOD.E.8_PA29G5_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA29G5_BL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA29G5_BL_GATE
    ENC NPOD_PICK_R_PA29G5_BL A < HVOD_E_8_PA29G5_BL
}
HVOD.E.8_PA36G5_BL_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA36G5_BL_GB { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=1
	A =  HVSHN INTERACT PA36G5_BL_GB_GATE
    ENC NPOD_PICK_R_PA36G5_BL_GB A < HVOD_E_8_PA36G5_BL_GB
}
HVOD.E.8_PA45G5_BL_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA45G5_BL_GB { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=1
	A =  HVSHN INTERACT PA45G5_BL_GB_GATE
    ENC NPOD_PICK_R_PA45G5_BL_GB A < HVOD_E_8_PA45G5_BL_GB
}
HVOD.E.8_PCH5_AS_SWITCH_MAC
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PCH5_AS_SWITCH_MAC { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PCH5_AS_SWITCH_MAC_GATE
    ENC NPOD_PICK_R_PCH5_AS_SWITCH_MAC A < HVOD_E_8_PCH5_AS_SWITCH_MAC
}
HVOD.E.8_PA9G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA9G5_NBL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA9G5_NBL_GATE
    ENC NPOD_PICK_R_PA9G5_NBL A < HVOD_E_8_PA9G5_NBL
}
HVOD.E.8_PA9G5_SLIT_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA9G5_SLIT_NBL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA9G5_SLIT_NBL_GATE
    ENC NPOD_PICK_R_PA9G5_SLIT_NBL A < HVOD_E_8_PA9G5_SLIT_NBL
}
HVOD.E.8_PA16G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA16G5_NBL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA16G5_NBL_GATE
    ENC NPOD_PICK_R_PA16G5_NBL A < HVOD_E_8_PA16G5_NBL
}
HVOD.E.8_PA16G5_SLIT_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.8_PA16G5_SLIT_NBL { @ min extension of SH_N to outward N+ pickup-ring for HVPMOS >=0.5
	A =  HVSHN INTERACT PA16G5_SLIT_NBL_GATE
    ENC NPOD_PICK_R_PA16G5_SLIT_NBL A < HVOD_E_8_PA16G5_SLIT_NBL
}
HVOD.E.9_PA6G5_DE_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA6G5_DE_BL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA6G5_DE_BL OR NPOD_PICK_R_PA6G5_DE_BL)
    ENC NPOD_PICK_R_PA6G5_DE_BL A < HVOD_E_9_PA6G5_DE_BL
}
HVOD.E.9_PA6G5_SA_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA6G5_SA_BL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA6G5_SA_BL OR NPOD_PICK_R_PA6G5_SA_BL)
    ENC NPOD_PICK_R_PA6G5_SA_BL A < HVOD_E_9_PA6G5_SA_BL
}
HVOD.E.9_PA12G5_SLIT_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA12G5_SLIT_BL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA12G5_SLIT_BL OR NPOD_PICK_R_PA12G5_SLIT_BL)
    ENC NPOD_PICK_R_PA12G5_SLIT_BL A < HVOD_E_9_PA12G5_SLIT_BL
}
HVOD.E.9_PA12G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA12G5_NBL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA12G5_NBL OR NPOD_PICK_R_PA12G5_NBL)
    ENC NPOD_PICK_R_PA12G5_NBL A < HVOD_E_9_PA12G5_NBL
}
HVOD.E.9_PA20G5_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA20G5_BL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA20G5_BL OR NPOD_PICK_R_PA20G5_BL)
    ENC NPOD_PICK_R_PA20G5_BL A < HVOD_E_9_PA20G5_BL
}
HVOD.E.9_PA20G5_SLIT_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA20G5_SLIT_BL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA20G5_SLIT_BL OR NPOD_PICK_R_PA20G5_SLIT_BL)
    ENC NPOD_PICK_R_PA20G5_SLIT_BL A < HVOD_E_9_PA20G5_SLIT_BL
}
HVOD.E.9_PA29G5_BL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA29G5_BL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA29G5_BL OR NPOD_PICK_R_PA29G5_BL)
    ENC NPOD_PICK_R_PA29G5_BL A < HVOD_E_9_PA29G5_BL
}
HVOD.E.9_PA36G5_BL_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA36G5_BL_GB { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=1
	A =  HVSHN AND (NPOD_PICK_H_PA36G5_BL_GB OR NPOD_PICK_R_PA36G5_BL_GB)
    ENC NPOD_PICK_R_PA36G5_BL_GB A < HVOD_E_9_PA36G5_BL_GB
}
HVOD.E.9_PA45G5_BL_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA45G5_BL_GB { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=1
	A =  HVSHN AND (NPOD_PICK_H_PA45G5_BL_GB OR NPOD_PICK_R_PA45G5_BL_GB)
    ENC NPOD_PICK_R_PA45G5_BL_GB A < HVOD_E_9_PA45G5_BL_GB
}
HVOD.E.9_PA9G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA9G5_NBL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA9G5_NBL OR NPOD_PICK_R_PA9G5_NBL)
    ENC NPOD_PICK_R_PA9G5_NBL A < HVOD_E_9_PA9G5_NBL
}
HVOD.E.9_PA9G5_SLIT_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA9G5_SLIT_NBL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA9G5_SLIT_NBL OR NPOD_PICK_R_PA9G5_SLIT_NBL)
    ENC NPOD_PICK_R_PA9G5_SLIT_NBL A < HVOD_E_9_PA9G5_SLIT_NBL
}
HVOD.E.9_PA16G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA16G5_NBL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA16G5_NBL OR NPOD_PICK_R_PA16G5_NBL)
    ENC NPOD_PICK_R_PA16G5_NBL A < HVOD_E_9_PA16G5_NBL
}
HVOD.E.9_PA16G5_SLIT_NBL
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.9_PA16G5_SLIT_NBL { @ min extension of SH_N to inward N+ pickup-ring for HVPMOS >=0.92
	A =  HVSHN AND (NPOD_PICK_H_PA16G5_SLIT_NBL OR NPOD_PICK_R_PA16G5_SLIT_NBL)
    ENC NPOD_PICK_R_PA16G5_SLIT_NBL A < HVOD_E_9_PA16G5_SLIT_NBL
}
HVOD.E.10_SHNNBLPSUBSHP
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.10_SHNNBLPSUBSHP{ @ min extension of SH_N beyond N+OD for HV diode >= 0.5
   A = HVSHN INTERACT DIO_SHNNBLPSUBSHP_M
   ENC NPOD A < HVOD_E_10_SHNNBLPSUBSHP ABUT < 90 SINGULAR REGION
}
HVOD.E.10_SHNPSUBSHP
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.10_SHNPSUBSHP{ @ min extension of SH_N beyond N+OD for HV diode >= 0.5
   A = HVSHN INTERACT DIO_SHNPSUBSHP_M
   ENC NPOD A < HVOD_E_10_SHNPSUBSHP ABUT < 90 SINGULAR REGION
}
HVOD.E.10_SHNNBLPSUBSHP_GB
0 0 4 Jan  2 03:30:31 2022                     
HVOD.E.10_SHNNBLPSUBSHP_GB{ @ min extension of SH_N beyond N+OD for HV diode >= 1
   A = HVSHN INTERACT DIO_SHNNBLPSUBSHP_GB_M
   ENC NPOD A < HVOD_E_10_SHNNBLPSUBSHP_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.11_PBSHNNBL
0 0 5 Jan  2 03:30:31 2022                     
HVOD.E.11_PBSHNNBL{ @ min and max extension of SH_N beyond N+ pickup ring for HV Diode == 0.5
   A = HVSHN INTERACT DIO_PBSHNNBL_P
   B = SIZE DIO_PBSHNNBL_P BY HVOD_E_11_PBSHNNBL
   A XOR B
}
HVOD.E.11_PDDSHNNBL
0 0 5 Jan  2 03:30:31 2022                     
HVOD.E.11_PDDSHNNBL{ @ min and max extension of SH_N beyond N+ pickup ring for HV Diode == 0.5
   A = HVSHN INTERACT DIO_PDDSHNNBL_P
   B = SIZE DIO_PDDSHNNBL_P BY HVOD_E_11_PDDSHNNBL
   A XOR B
}
HVOD.E.11_SHPNBLSHN_GB
0 0 5 Jan  2 03:30:31 2022                     
HVOD.E.11_SHPNBLSHN_GB{ @ min and max extension of SH_N beyond N+ pickup ring for HV Diode == 0.5
   A = HVSHN INTERACT DIO_SHPNBLSHN_GB_P
   B = SIZE DIO_SHPNBLSHN_GB_P BY HVOD_E_11_SHPNBLSHN_GB
   A XOR B
}
HVOD.E.11_ZENER_NBL
0 0 7 Jan  2 03:30:31 2022                     
HVOD.E.11_ZENER_NBL{ @ min and max extension of SH_N beyond N+ pickup ring for HV Diode == 2
   A = (HOLES HVSHN INNER) ENCLOSE DIO_ZENER_NBL_M
   B = HVSHN TOUCH A
   C = NPOD_PICK_R INTERACT B
   D = SIZE C BY HVOD_E_11_ZENER_NBL
   B XOR D
}
HVOD.E.11_SBD_12V
0 0 7 Jan  2 03:30:31 2022                     
HVOD.E.11_SBD_12V { @ min and max extension of SH_N beyond N+ pickup-ring for HV Diode == 0.5
   A = NPOD_PICK_H ENCLOSE DIO_SBD_12V_M
   B = NPOD_PICK_R TOUCH A
   C = SIZE B BY HVOD_E_11_SBD_12V
   D = HVSHN INTERACT B
   C XOR D
}
HVOD.E.11_SBD_16V
0 0 7 Jan  2 03:30:31 2022                     
HVOD.E.11_SBD_16V { @ min and max extension of SH_N beyond N+ pickup-ring for HV Diode == 0.5
   A = NPOD_PICK_H ENCLOSE DIO_SBD_16V_M
   B = NPOD_PICK_R TOUCH A
   C = SIZE B BY HVOD_E_11_SBD_16V
   D = HVSHN INTERACT B
   C XOR D
}
HVOD.E.11_SBD_24V
0 0 7 Jan  2 03:30:31 2022                     
HVOD.E.11_SBD_24V { @ min and max extension of SH_N beyond N+ pickup-ring for HV Diode == 0.5
   A = NPOD_PICK_H ENCLOSE DIO_SBD_24V_M
   B = NPOD_PICK_R TOUCH A
   C = SIZE B BY HVOD_E_11_SBD_24V
   D = HVSHN INTERACT B
   C XOR D
}
HVEOD.E.1_NLD20G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NLD20G5{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NLD20G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD20G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD20G5_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NLD20G5
	E NOT TOUCH NLD20G5_D
}
HVEOD.E.1_NLD20G5_FULLY_ISO
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NLD20G5_FULLY_ISO{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NLD20G5_FULLY_ISO_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD20G5_FULLY_ISO_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD20G5_FULLY_ISO_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NLD20G5_FULLY_ISO
	E NOT TOUCH NLD20G5_FULLY_ISO_D
}
HVEOD.E.1_NLD24G5_FULLY_ISO
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NLD24G5_FULLY_ISO{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NLD24G5_FULLY_ISO_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_FULLY_ISO_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_FULLY_ISO_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NLD24G5_FULLY_ISO
	E NOT TOUCH NLD24G5_FULLY_ISO_D
}
HVEOD.E.1_NLD24G5_ISO_SWITCH
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NLD24G5_ISO_SWITCH{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NLD24G5_ISO_SWITCH_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_ISO_SWITCH_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_ISO_SWITCH_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NLD24G5_ISO_SWITCH
	E NOT TOUCH NLD24G5_ISO_SWITCH_D
}
HVEOD.E.1_NA20G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NA20G5{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NA20G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA20G5_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NA20G5
	E NOT TOUCH NA20G5_D
}
HVEOD.E.1_NA20G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NA20G5_NBL{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NA20G5_NBL_D
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NA20G5_NBL
	E NOT TOUCH NA20G5_NBL_D
}
HVEOD.E.1_NA29G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NA29G5{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NA29G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA29G5_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NA29G5
	E NOT TOUCH NA29G5_D
}
HVEOD.E.1_NA29G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NA29G5_NBL{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NA29G5_NBL_D
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NA29G5_NBL
	E NOT TOUCH NA29G5_NBL_D
}
HVEOD.E.1_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NA29G3_DEP_NBL{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NA29G3_DEP_NBL_D
	B = A TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NA29G3_DEP_NBL
	E NOT TOUCH NA29G3_DEP_NBL_D
}
HVEOD.E.1_NLD24G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NLD24G5{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NLD24G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NLD24G5
	E NOT TOUCH NLD24G5_D
}
HVEOD.E.1_NLD24G5_SWITCH
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.1_NLD24G5_SWITCH{ @ min and max extension of EOD beyond OD in channel width direction on drain side == 1
    A = EOD INTERACT NLD24G5_SWITCH_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_SWITCH_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_SWITCH_D)
	E = EXPAND EDGE D INSIDE BY HVEOD_E_1_NLD24G5_SWITCH
	E NOT TOUCH NLD24G5_SWITCH_D
}
HVEOD.E.2_NLD20G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NLD20G5{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NLD20G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD20G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NLD20G5
	E NOT TOUCH NLD20G5_D
}
HVEOD.E.2_NLD20G5_FULLY_ISO
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NLD20G5_FULLY_ISO{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NLD20G5_FULLY_ISO_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD20G5_FULLY_ISO_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NLD20G5_FULLY_ISO
	E NOT TOUCH NLD20G5_FULLY_ISO_D
}
HVEOD.E.2_NLD24G5_FULLY_ISO
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NLD24G5_FULLY_ISO{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NLD24G5_FULLY_ISO_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_FULLY_ISO_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NLD24G5_FULLY_ISO
	E NOT TOUCH NLD24G5_FULLY_ISO_D
}
HVEOD.E.2_NLD24G5_ISO_SWITCH
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NLD24G5_ISO_SWITCH{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NLD24G5_ISO_SWITCH_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_ISO_SWITCH_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NLD24G5_ISO_SWITCH
	E NOT TOUCH NLD24G5_ISO_SWITCH_D
}
HVEOD.E.2_NA20G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NA20G5{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NA20G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NA20G5
	E NOT TOUCH NA20G5_D
}
HVEOD.E.2_NA20G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NA20G5_NBL{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NA20G5_NBL_D
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NA20G5_NBL
	E NOT TOUCH NA20G5_NBL_D
}
HVEOD.E.2_NA29G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NA29G5{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NA29G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NA29G5
	E NOT TOUCH NA29G5_D
}
HVEOD.E.2_NA29G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NA29G5_NBL{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NA29G5_NBL_D
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NA29G5_NBL
	E NOT TOUCH NA29G5_NBL_D
}
HVEOD.E.2_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NA29G3_DEP_NBL{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NA29G3_DEP_NBL_D
	B = A TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NA29G3_DEP_NBL
	E NOT TOUCH NA29G3_DEP_NBL_D
}
HVEOD.E.2_NLD24G5
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NLD24G5{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NLD24G5_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NLD24G5
	E NOT TOUCH NLD24G5_D
}
HVEOD.E.2_NLD24G5_SWITCH
0 0 8 Jan  2 03:30:31 2022                     
HVEOD.E.2_NLD24G5_SWITCH{ @ min and max extension of EOD beyond OD in channel length direction on drain side == 1
    A = EOD INTERACT NLD24G5_SWITCH_D
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_SWITCH_D)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY HVEOD_E_2_NLD24G5_SWITCH
	E NOT TOUCH NLD24G5_SWITCH_D
}
HVEOD.E.3_NLD20G5
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NLD20G5{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NLD20G5_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NLD20G5_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NLD20G5 EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NLD20G5_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NLD20G5_FULLY_ISO{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NLD20G5_FULLY_ISO_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NLD20G5_FULLY_ISO_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NLD20G5_FULLY_ISO EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NLD24G5_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NLD24G5_FULLY_ISO{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NLD24G5_FULLY_ISO_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NLD24G5_FULLY_ISO_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NLD24G5_FULLY_ISO EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NLD24G5_ISO_SWITCH
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NLD24G5_ISO_SWITCH{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NLD24G5_ISO_SWITCH_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NLD24G5_ISO_SWITCH_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NLD24G5_ISO_SWITCH EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NA20G5
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NA20G5{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NA20G5_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NA20G5_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NA20G5 EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NA20G5_NBL
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NA20G5_NBL{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NA20G5_NBL_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NA20G5_NBL_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NA20G5_NBL EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NA29G5
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NA29G5{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NA29G5_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NA29G5_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NA29G5 EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NA29G5_NBL
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NA29G5_NBL{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NA29G5_NBL_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NA29G5_NBL_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NA29G5_NBL EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NA29G3_DEP_NBL
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NA29G3_DEP_NBL{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NA29G3_DEP_NBL_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NA29G3_DEP_NBL_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NA29G3_DEP_NBL EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NLD24G5
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NLD24G5{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NLD24G5_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NLD24G5_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NLD24G5 EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.3_NLD24G5_SWITCH
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.3_NLD24G5_SWITCH{ @ min and max extension of EOD beyond NP in channel length direction on drain side == 0.2
    A = EOD INTERACT NLD24G5_SWITCH_D
    B = (A NOT INSIDE EDGE NP) TOUCH EDGE (EOD INSIDE EDGE NLD24G5_SWITCH_D)
	C = EXPAND EDGE B INSIDE BY HVEOD_E_3_NLD24G5_SWITCH EXTEND BY -GRID 
    C NOT TOUCH NP	
}
HVEOD.E.4_SBD_24V
0 0 6 Jan  2 03:30:31 2022                     
HVEOD.E.4_SBD_24V { @ min and max extension of EOD ring beyond {Anode OD AND Cathode OD} for 24V SBD == 1
   A = SIZE DIO_SBD_24V_M BY HVEOD_E_4_SBD_24V
   B = EOD INTERACT DIO_SBD_24V_M
   C = B OR (HOLES B INNER)
   C XOR A
}
HVEOD.O.1_SBD_24V
0 0 5 Jan  2 03:30:31 2022                     
HVEOD.O.1_SBD_24V { @ min and max overlap  of EOD ring and {Anode OD AND Cathod OD} for HV 24V SBD == 0.76
   INT EOD DIO_SBD_24V_M < HVEOD_O_1_SBD_24V ABUT < 90 SINGULAR REGION
   A = EOD AND DIO_SBD_24V_M
   SIZE A BY HVEOD_O_1_SBD_24V/2 UNDEROVER
}
HVEOD.O.2_SBD_24V
0 0 9 Jan  2 03:30:31 2022                     
HVEOD.O.2_SBD_24V {@ min and max overlap of EOD and RPO for HV 24V SBD == 0.32
   A = (HOLES EOD INNER) INTERACT DIO_SBD_24V_M
   B = EOD TOUCH A
   C = (HOLES RPO INNER) INTERACT DIO_SBD_24V_M
   D = RPO TOUCH C
   INT B D < HVEOD_O_2_SBD_24V ABUT < 90 SINGULAR REGION
   E = B AND D
   SIZE E BY HVEOD_O_2_SBD_24V/2 UNDEROVER
}
HVEOD.R.1
0 0 14 Jan  2 03:30:31 2022                    
HVEOD.R.1 { @ EOD is must for NLD20G5(GA),NLD20G5_fully_iso(GA),NLD24G5_iso_switch(GA),NLD24G5_fully_iso(GA),NA29G5(GA),
			@ NA29G5_NBL(GA),NA29G3_dep_NBL(GA)
   NLD20G5_CH NOT INTERACT EOD
   NLD20G5_FULLY_ISO_CH NOT INTERACT EOD
   NLD24G5_ISO_SWITCH_CH NOT INTERACT EOD
   NLD24G5_FULLY_ISO_CH NOT INTERACT EOD
   NA29G5_CH NOT INTERACT EOD
   NA29G5_NBL_CH NOT INTERACT EOD
   NA20G5_CH NOT INTERACT EOD
   NA20G5_NBL_CH NOT INTERACT EOD
   NA29G3_dep_NBL_CH NOT INTERACT EOD
   NLD24G5_CH NOT INTERACT EOD
   NLD24G5_SWITCH_CH NOT INTERACT EOD
}
HVOD.R.19
0 0 5 Jan  2 03:30:31 2022                     
HVOD.R.19 { @ Each HV SBD diode must be surrounded by its own N+ pickup-ring,P+ pickup-ring,and P+ isolation ring.
		    @ HV SBD diode with multi-structure may share the same N+ pickup-ring,P+ pickup-ring and P+ isolation ring .
   PPOD_PICK_H INTERACT SBD_HVDIO_M > 1
   SBD_HVDIO_M NOT PPOD_PICK_H
}
HVOD.R.20_SBD_12V
0 0 13 Jan  2 03:30:31 2022                    
HVOD.R.20_SBD_12V { @ The N+ pickup-ring, P+ pickup-ring of HV SBD diode must be connected with Anode OD of itself
  DIO_SBD_12V_Mc = STAMP DIO_SBD_12V_M BY PSD_mf
  PPOD_PICK_H_SBD_12V = PPOD_PICK_H ENCLOSE DIO_SBD_12V_M
  PPOD_PICK_R_SBD_12V = PPOD_PICK_R TOUCH PPOD_PICK_H_SBD_12V
  NPOD_PICK_H_SBD_12V = NPOD_PICK_H ENCLOSE DIO_SBD_12V_M
  NPOD_PICK_R_SBD_12V = NPOD_PICK_R TOUCH NPOD_PICK_H_SBD_12V
  PPOD_PICK_Rc = STAMP PPOD_PICK_R_SBD_12V BY PTAP_mf
  NPOD_PICK_Rc = STAMP NPOD_PICK_R_SBD_12V BY NTAP_mf
  NET AREA RATIO DIO_SBD_12V_Mc PPOD_PICK_Rc NPOD_PICK_Rc == 0
  [
    !!AREA(DIO_SBD_12V_Mc)*!!AREA(PPOD_PICK_Rc)*!!AREA(NPOD_PICK_Rc)
  ] RDB HVOD.R.20_SBD_12V.rep DIO_SBD_12V_Mc PPOD_PICK_Rc NPOD_PICK_Rc
}
HVOD.R.20_SBD_16V
0 0 13 Jan  2 03:30:31 2022                    
HVOD.R.20_SBD_16V { @ The N+ pickup-ring, P+ pickup-ring of HV SBD diode must be connected with Anode OD of itself
  DIO_SBD_16V_Mc = STAMP DIO_SBD_16V_M BY PSD_mf
  PPOD_PICK_H_SBD_16V = PPOD_PICK_H ENCLOSE DIO_SBD_16V_M
  PPOD_PICK_R_SBD_16V = PPOD_PICK_R TOUCH PPOD_PICK_H_SBD_16V
  NPOD_PICK_H_SBD_16V = NPOD_PICK_H ENCLOSE DIO_SBD_16V_M
  NPOD_PICK_R_SBD_16V = NPOD_PICK_R TOUCH NPOD_PICK_H_SBD_16V
  PPOD_PICK_Rc = STAMP PPOD_PICK_R_SBD_16V BY PTAP_mf
  NPOD_PICK_Rc = STAMP NPOD_PICK_R_SBD_16V BY NTAP_mf
  NET AREA RATIO DIO_SBD_16V_Mc PPOD_PICK_Rc NPOD_PICK_Rc == 0
  [
    !!AREA(DIO_SBD_16V_Mc)*!!AREA(PPOD_PICK_Rc)*!!AREA(NPOD_PICK_Rc)
  ] RDB HVOD.R.20_SBD_16V.rep DIO_SBD_16V_Mc PPOD_PICK_Rc NPOD_PICK_Rc
}
HVOD.R.20_SBD_24V
0 0 13 Jan  2 03:30:31 2022                    
HVOD.R.20_SBD_24V { @ The N+ pickup-ring, P+ pickup-ring of HV SBD diode must be connected with Anode OD of itself
  DIO_SBD_24V_Mc = STAMP DIO_SBD_24V_M BY PSD_mf
  PPOD_PICK_H_SBD_24V = PPOD_PICK_H ENCLOSE DIO_SBD_24V_M
  PPOD_PICK_R_SBD_24V = PPOD_PICK_R TOUCH PPOD_PICK_H_SBD_24V
  NPOD_PICK_H_SBD_24V = NPOD_PICK_H ENCLOSE DIO_SBD_24V_M
  NPOD_PICK_R_SBD_24V = NPOD_PICK_R TOUCH NPOD_PICK_H_SBD_24V
  PPOD_PICK_Rc = STAMP PPOD_PICK_R_SBD_24V BY PTAP_mf
  NPOD_PICK_Rc = STAMP NPOD_PICK_R_SBD_24V BY NTAP_mf
  NET AREA RATIO DIO_SBD_24V_Mc PPOD_PICK_Rc NPOD_PICK_Rc == 0
  [
    !!AREA(DIO_SBD_24V_Mc)*!!AREA(PPOD_PICK_Rc)*!!AREA(NPOD_PICK_Rc)
  ] RDB HVOD.R.20_SBD_24V.rep DIO_SBD_24V_Mc PPOD_PICK_Rc NPOD_PICK_Rc
}
HVOD.R.21_NLD6G5_DE
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD6G5_DE { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD6G5_DE_S_pre PPOD_ISO_R_NLD6G5_DE_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD6G5_DE_merge
}
HVOD.R.21_NLD6G5_SA
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD6G5_SA { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD6G5_SA_S_pre PPOD_ISO_R_NLD6G5_SA_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD6G5_SA_merge
}
HVOD.R.21_NLD9G5
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD9G5 { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD9G5_S_pre PPOD_ISO_R_NLD9G5_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD9G5_merge
}
HVOD.R.21_NLD12G5
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD12G5 { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD12G5_S_pre PPOD_ISO_R_NLD12G5_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD12G5_merge
}
HVOD.R.21_NLD16G5
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD16G5 { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD16G5_S_pre PPOD_ISO_R_NLD16G5_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD16G5_merge
}
HVOD.R.21_NLD20G5
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD20G5 { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD20G5_S_pre PPOD_ISO_R_NLD20G5_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD20G5_merge
}
HVOD.R.21_NLD24G5_SWITCH
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD24G5_SWITCH { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD24G5_SWITCH_S_pre PPOD_ISO_R_NLD24G5_SWITCH_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD24G5_SWITCH_merge
}
HVOD.R.21_NLD24G5
0 0 3 Jan  2 03:30:31 2022                     
HVOD.R.21_NLD24G5 { @ All source/bulk OD in the same multi-finger structure of low side slit MOS must be connected to its own P+ isolation ring , This rule is DRC checkable through metal connection. 
	NET AREA RATIO NLD24G5_S_pre PPOD_ISO_R_NLD24G5_pre ==0  INSIDE  OF LAYER  PPOD_ISO_R_NLD24G5_merge
}
HVOD.S.4
0 0 8 Jan  2 03:30:31 2022                     
HVOD.S.4 {@ Space of any point [inside {{PP AND OD} INSIDE SH_N}] to nearest N+ pickup-ring or N+ bulk pickup in the same SH_N for 5V Asymmetric Switch PMOS (GA) <= 7
    NPOD_PICK_PCH5_AS_SWITCH_NPODRING_PRE = (HOLES ( OD AND NP_SH_N) INNER) NOT ( OD AND NP_SH_N)    //ring not NP AND OD
    NPOD_PICK_PCH5_AS_SWITCH_NPODRING = NPOD_PICK_PCH5_AS_SWITCH_NPODRING_PRE ENCLOSE PCH5_AS_SWITCH_MAC_GATE_OD  // distinguish this device
    NPOD_PICK_PCH5_AS_SWITCH = (NTAPi INTERACT NPOD_PICK_PCH5_AS_SWITCH_NPODRING) INTERACT CO_PACT         //N pick up
    NPOD_PICK_OS = SIZE NPOD_PICK_PCH5_AS_SWITCH BY HVOD_S_4 INSIDE OF HVSHN STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
    PCH5_AS_SWITCH_MAC_GATE_CHECKOD = PCH5_AS_SWITCH_MAC_GATE_OD INTERACT COi
    PCH5_AS_SWITCH_MAC_GATE_CHECKOD NOT NPOD_PICK_OS
}
HVNW.W.1
0 0 4 Jan  2 03:30:31 2022                     
HVNW.W.1 { @ Min width of HVNW (except 45V_ESD_GB) >= 3 um
  A = HVNW NOT INTERACT (COL_EMI_ESD_merge_PNP_45 OR COL_EMI_ESD_merge_PNP_36)
  INT A < HVNW_W_1  ABUT < 90 SINGULAR REGION
}
HVNW.S.1
0 0 4 Jan  2 03:30:31 2022                     
HVNW.S.1 { @ Min space between two HVNW(except 45V_ESD_GB and GB HV ESD Diode) >= 6
  A = HVNW NOT INTERACT (((COL_EMI_ESD_merge_PNP_45 OR ANO_CATH_ESD_DIO_GB) OR NA45G3_DEP_GB_GATE) OR COL_EMI_ESD_merge_PNP_36)
  EXT A < HVNW_S_1 ABUT < 90 SINGULAR REGION
}
HVNW.E.1_NLD36G5_GB
0 0 5 Jan  2 03:30:31 2022                     
HVNW.E.1_NLD36G5_GB { @ min extension of HVNW beyond Active OD in channel length for GB HVNMOS >=2
    A = NLD36G5_GB_CH NOT TOUCH EDGE NLD36G5_GB_GATE 	
	B = HVNW INTERACT NLD36G5_GB_GATE
	ENC A B < HVNW_E_1_NLD36G5_GB ABUT < 90 REGION   	
}
HVNW.E.1_NLD45G5_GB
0 0 5 Jan  2 03:30:31 2022                     
HVNW.E.1_NLD45G5_GB { @ min extension of HVNW beyond Active OD in channel length for GB HVNMOS >=2
    A = NLD45G5_GB_CH NOT TOUCH EDGE NLD45G5_GB_GATE 	
	B = HVNW INTERACT NLD45G5_GB_GATE
	ENC A B < HVNW_E_1_NLD45G5_GB ABUT < 90 REGION   	
}
HVNW.E.1_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:31 2022                     
HVNW.E.1_NA45G3_DEP_GB { @ min extension of HVNW beyond Active OD in channel length for GB HVNMOS >=2
    A = NA45G3_DEP_GB_CH NOT TOUCH EDGE NA45G3_DEP_GB_GATE 	
	B = HVNW INTERACT NA45G3_DEP_GB_GATE
	ENC A B < HVNW_E_1_NA45G3_DEP_GB ABUT < 90 REGION   	
}
HVNW.E.2_NLD36G5_GB
0 0 5 Jan  2 03:30:31 2022                     
HVNW.E.2_NLD36G5_GB { @ min extension of HVNW beyond Active OD in channel width >=4
    A = NLD36G5_GB_CH TOUCH EDGE NLD36G5_GB_GATE 	
	B = HVNW INTERACT NLD36G5_GB_GATE
	ENC A B < HVNW_E_2_NLD36G5_GB ABUT < 90 REGION   	
}
HVNW.E.2_NLD45G5_GB
0 0 5 Jan  2 03:30:31 2022                     
HVNW.E.2_NLD45G5_GB { @ min extension of HVNW beyond Active OD in channel width >=4
    A = NLD45G5_GB_CH TOUCH EDGE NLD45G5_GB_GATE 	
	B = HVNW INTERACT NLD45G5_GB_GATE
	ENC A B < HVNW_E_2_NLD45G5_GB ABUT < 90 REGION   	
}
HVNW.E.2_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:31 2022                     
HVNW.E.2_NA45G3_DEP_GB { @ min extension of HVNW beyond Active OD in channel width >=4
    A = NA45G3_DEP_GB_CH TOUCH EDGE NA45G3_DEP_GB_GATE 	
	B = HVNW INTERACT NA45G3_DEP_GB_GATE
	ENC A B < HVNW_E_2_NA45G3_DEP_GB ABUT < 90 REGION   	
}
HVNW.R.2
0 0 3 Jan  2 03:30:31 2022                     
HVNW.R.2 { @ HVNW must within {HVDMY AND HVGB}
    HVNW NOT (HVDMY AND HVGB)
}
HVPW.W.1
0 0 4 Jan  2 03:30:31 2022                     
HVPW.W.1 { @ Min width of HVPW >= 3.2
  A = HVPW_drawing NOT INTERACT NA45G3_DEP_GB_GATE
  INT A < HVPW_W_1 ABUT < 90 SINGULAR REGION
}
HVPW.S.1
0 0 3 Jan  2 03:30:31 2022                     
HVPW.S.1 { @ Min space between two HVPW regions >= 6.2
  EXT HVPW_drawing < HVPW_S_1 ABUT < 90 SINGULAR REGION
}
HVPW.R.1
0 0 6 Jan  2 03:30:31 2022                     
HVPW.R.1 { @ HVPW is must for PA45G5_NBL(GB) and N+/HVPW diode(GB)
  NA45G3_DEP_GB_CH NOT INTERACT HVPW_drawing 
  PA36G5_BL_GB_OD NOT INTERACT HVPW_drawing
  PA45G5_BL_GB_OD NOT INTERACT HVPW_drawing
  DIO_NHVPW_GB_M NOT INTERACT HVPW_drawing
}
HVPW.R.2
0 0 3 Jan  2 03:30:31 2022                     
HVPW.R.2 { @ HVPW must be fully inside {HVDMY AND HVGB}
  HVPW_drawing NOT (HVDMY AND HVGB)
}
HVPW.E.2_NHVPW_GB
0 0 6 Jan  2 03:30:31 2022                     
HVPW.E.2_NHVPW_GB { @ min and max extension of HVPW beyond Anode OD for HV diode ==2
    A = DIO_NHVPW_GB_P OR (HOLES DIO_NHVPW_GB_P INNER)
    B = SIZE A BY HVPW_E_2_NHVPW_GB
	C = HVPW_drawing INTERACT DIO_NHVPW_GB_P
    B XOR C
}
HVPW.E.4_NHVPW_GB
0 0 5 Jan  2 03:30:31 2022                     
HVPW.E.4_NHVPW_GB { @ min and max extension of PSUB beyond HVPW for N+HVPW Diode(GB) == 0
    A = PSUB INTERACT DIO_NHVPW_GB_M
	B = HVPW_drawing INTERACT DIO_NHVPW_GB_M
	A XOR B
}
HVPW.E.5_PA36G5_BL_GB
0 0 3 Jan  2 03:30:31 2022                     
HVPW.E.5_PA36G5_BL_GB{ @ min extension of HVPW beyond Active OD >= 2.5
     ENC PA36G5_BL_GB_D HVPW_drawing < HVPW_E_5_PA36G5_BL_GB ABUT < 90 OPPOSITE REGION	
}
HVPW.E.6_PA36G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
HVPW.E.6_PA36G5_BL_GB{ @ min and max clearance of Drain side HVPW and SHN of N+ pickup-ring == 2.5
     A = HVPW_drawing INTERACT PA36G5_BL_GB_CH
	 B = HVSHN INTERACT NPOD_PICK_R_PA36G5_BL_GB
     C = A NOT INSIDE EDGE B
	 D = EXPAND EDGE C OUTSIDE BY HVPW_E_6_PA36G5_BL_GB
	 D NOT TOUCH B
}
HVPW.E.5_PA45G5_BL_GB
0 0 3 Jan  2 03:30:31 2022                     
HVPW.E.5_PA45G5_BL_GB{ @ min extension of HVPW beyond Active OD >= 2.5
     ENC PA45G5_BL_GB_D HVPW_drawing < HVPW_E_5_PA45G5_BL_GB ABUT < 90 OPPOSITE REGION	
}
HVPW.E.6_PA45G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
HVPW.E.6_PA45G5_BL_GB{ @ min and max clearance of Drain side HVPW and SHN of N+ pickup-ring == 2.5
     A = HVPW_drawing INTERACT PA45G5_BL_GB_CH
	 B = HVSHN INTERACT NPOD_PICK_R_PA45G5_BL_GB
     C = A NOT INSIDE EDGE B
	 D = EXPAND EDGE C OUTSIDE BY HVPW_E_6_PA45G5_BL_GB
	 D NOT TOUCH B
}
HVPW.E.7_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:31 2022                     
HVPW.E.7_NA45G3_DEP_GB{ @ Minimum and maximum extension of HVPW beyond {Channel OD OR Bulk OD} in channel width direction == 1.5
	A = HVPW_drawing INTERACT NA45G3_DEP_GB_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_CH)
	C = EXPAND EDGE B INSIDE BY HVPW_E_7_NA45G3_DEP_GB
	C NOT TOUCH NA45G3_DEP_GB_CH
}
HVPW.O.1_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:31 2022                     
HVPW.O.1_NA45G3_DEP_GB{@ Minimum and maximum overlap of HVPW over {(GATE SIZING 0.1) AND PO}  == 1.2
    A = (SIZE NA45G3_DEP_GB_GATE BY 0.1) AND POLY
    INT A HVPW_drawing < HVPW_O_1_NA45G3_DEP_GB ABUT <90 SINGULAR REGION
    B = A AND HVPW_drawing
    SIZE B BY HVPW_O_1_NA45G3_DEP_GB/2 UNDEROVER
}
HVPW.C.1_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:31 2022                     
HVPW.C.1_NA45G3_DEP_GB{ @ min and max clearance from HVPW to HVNW in channel length direction ==0.2
    A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NA45G3_DEP_GB_CH)
    B = EXPAND EDGE A OUTSIDE BY HVPW_C_1_NA45G3_DEP_GB
	B NOT TOUCH HVPW_drawing	
}
HVDMY.S.1
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.S.1 { @ Minimum space between two HVDMY regions   >= 2
   EXT HVDMY < HVDMY_S_1 ABUT < 90 SINGULAR REGION
}
HVDMY.C.2
0 0 6 Jan  2 03:30:31 2022                     
HVDMY.C.2 { @ Minimum clearance from HVDMY to NW outside HVDMY or NBL
         @ (non-isolated LV NW). Make them butted if the
         @ clearance is less than this rule.>= 0.65
   X = ( NWEL NOT HVDMY ) NOT NBL
   EXT HVDMY X < HVDMY_C_2 ABUT > 0 < 90 SINGULAR REGION
}
HVDMY.C.3
0 0 5 Jan  2 03:30:31 2022                     
HVDMY.C.3 { @ Minimum clearance from HVDMY to OD2 >= 0.65 um
            @ Butted is allowed
   X = OD2 NOT HVDMY
   EXT HVDMY X < HVDMY_C_3 ABUT > 0 < 90 SINGULAR REGION
}
HVDMY.C.4
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.C.4 { @ Minimum clearance from HVDMY to NPOD outside HVDMY >= 0.43 um
   X = NPOD NOT HVDMY
   EXT HVDMY X < HVDMY_C_4 ABUT < 90 SINGULAR REGION 
}
HVDMY.E.1.1
0 0 5 Jan  2 03:30:31 2022                     
HVDMY.E.1.1 { @ Min extension of HVDMY beyond {SH_N INSIDE HVDMY} >= 2.42
   A = HVSHN NOT INTERACT (NPOD_PICK_R_NLD5G5_ISO_SWITCH OR NPOD_PICK_H_PCH5_AS_SWITCH_MAC) 
   B = A INSIDE HVDMY 
   ENC B HVDMY < HVDMY_E_1_1 ABUT < 90 SINGULAR REGION
}
HVDMY.E.1.2
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.E.1.2 { @ Min extension of HVDMY beyond {SH_N INSIDE (HVDMY AND HVGB)} >= 3.92
   A = HVSHN INSIDE (HVDMY AND HVGB)
   ENC A HVDMY < HVDMY_E_1_2 ABUT < 90 SINGULAR REGION
}
HVDMY.E.2
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.2 { @ Minimum extension of HVDMY beyond P+ isolation >= 0.5
   ENC PPOD_ISO_R HVDMY < HVDMY_E_2 ABUT < 90 SINGULAR REGION
}
HVDMY.R.2
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.R.2 { @ SH_N is not allowed to cut HVDMY. Butted is allowed
   HVSHN CUT HVDMY
}
HVDMY.R.3
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.R.3 { @ PO is not allowed to cut HVDMY. Butted is not allowed			
   POLY CUT HVDMY
   POLY TOUCH HVDMY
}
HVDMY.R.4
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.R.4 { @ OD, NW resistor are not allowed to interact HVDMY.
   A = ODRES_ALL OR RNWEL
   A INTERACT HVDMY
}
HVDMY.R.5
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.R.5 { @ (OD2 AND OD) and NW are not allowed to interact HVDMY.Butted is allowed
   ( NWELi OR (OD2i AND ODi) ) AND HVDMY
}
HVDMY.R.6
0 0 9 Jan  2 03:30:31 2022                     
HVDMY.R.6 { @ LV device overlap with HVDMY is not allowed.
   NWEL AND HVDMY  //  Varactor &  P+NW diode
   LV_GATE = (((((ALL_GATE NOT INTERACT HVPB) NOT INTERACT SH_P)  NOT INTERACT PDD ) NOT INTERACT HVSHN) NOT INTERACT PDD2) NOT INTERACT HVPW_drawing
   LV_GATE_OD = OD INTERACT LV_GATE
   LV_GATE_OD AND HVDMY   // LV MOS
   RPDUMMY_LV = RPDUMMY NOT INTERACT  RLPPDMY
   (OD INTERACT RPDUMMY_LV) AND HVDMY      // OD resistor
   LV_PNP AND HVDMY // LV PNP
}   
HVDMY.R.7
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.R.7 { @ HVGA must be fully inside HVDMY
   HVGA NOT HVDMY
}
HVDMY.R.8
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.R.8 { @ HVGB must be fully inside HVDMY 
   HVGB NOT HVDMY
}
HVDMY.R.9
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.R.9 { @ HVDMY must be butted with (HVGA OR HVGB) 
   A = HVGB OR HVGA
   A XOR HVDMY
}
HVDMY.R.10
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.R.10 { @ HVDMY must cover the hole of P+ iso ring and P+ iso ring for HVMOS
	PPOD_ISO_H_HVMOS NOT HVDMY
	PPOD_ISO_R_HVMOS NOT HVDMY
}
HVDMY.R.11
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.R.11 { @ ALL HV Device DUMMY layer must be fully inside HVDMY (except HVLOWR layer)
	(ALL_HVDMY OR MACRODMY) NOT HVDMY 
	(ALL_DIO_BJT_HVDMY NOT OUTSIDE HVDMY) NOT HVDMY
}
HVDMY.R.12
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.R.12 { @ OD is not allowed to cut HVDMY [Butted is NOT allowed]
   OD CUT HVDMY
   OD TOUCH HVDMY
}
HVGA.S.1
0 0 3 Jan  2 03:30:31 2022                     
HVGA.S.1 { @min space between two HVGA, merge if space is less >= 1
   EXT HVGA < HVGA_S_1 ABUT <90 SINGULAR REGION
}
HVDMY.E.4_NPDD
0 0 5 Jan  2 03:30:31 2022                     
HVDMY.E.4_NPDD { @ min extension of HVDMY beyond P+ pickup ring for N+ PDD Diode(GA) >= 2
   A = DIO_NPDD_P OR DIO_NPDD_H
   B = HVDMY INTERACT DIO_NPDD_M
   ENC A B < HVDMY_E_4_NPDD ABUT < 90 SINGULAR REGION
}
HVDMY.E.5_NHVPW_GB
0 0 5 Jan  2 03:30:31 2022                     
HVDMY.E.5_NHVPW_GB { @ min extension of HVDMY beyond P+ pickup ring for N+ HVPW Diode(GB) >= 2
   A = DIO_NHVPW_GB_P OR DIO_NHVPW_GB_H
   B = HVDMY INTERACT DIO_NHVPW_GB_M 
   ENC A B < HVDMY_E_5_NHVPW_GB ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_PBSHNNBL
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_PBSHNNBL{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 0.5
   ENC PPOD_ISO_R_DIO_PBSHNNBL HVDMY < HVDMY_E_6_PBSHNNBL ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_PDDSHNNBL
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_PDDSHNNBL{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 0.5
   ENC PPOD_ISO_R_DIO_PDDSHNNBL HVDMY < HVDMY_E_6_PDDSHNNBL ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_SHNNBLPSUBSHP
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_SHNNBLPSUBSHP{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 0.5
   ENC PPOD_ISO_R_DIO_SHNNBLPSUBSHP HVDMY < HVDMY_E_6_SHNNBLPSUBSHP ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_SHNPSUBSHP
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_SHNPSUBSHP{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 0.5
   ENC PPOD_ISO_R_DIO_SHNPSUBSHP HVDMY < HVDMY_E_6_SHNPSUBSHP ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_ZENER_NBL
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_ZENER_NBL{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 2
   ENC PPOD_ISO_R_DIO_ZENER_NBL HVDMY < HVDMY_E_6_ZENER_NBL ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_SBD_12V
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_SBD_12V{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 2
   ENC PPOD_ISO_R_DIO_SBD_12V HVDMY < HVDMY_E_6_SBD_12V ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_SBD_16V
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_SBD_16V{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 2
   ENC PPOD_ISO_R_DIO_SBD_16V HVDMY < HVDMY_E_6_SBD_16V ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_SBD_24V
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.6_SBD_24V{ @ min extension of HVDMY beyond P+ isolation ring for GA HV Diode (except N+/PDD(GA)) >= 2
   ENC PPOD_ISO_R_DIO_SBD_24V HVDMY < HVDMY_E_6_SBD_24V ABUT < 90 SINGULAR REGION
}
HVDMY.E.7_SHPNBLSHN_GB
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.7_SHPNBLSHN_GB{ @ min extension of HVDMY beyond P+ isolation ring for GB HV Diode (except N+/HVPW(GB)) >= 0.5
   ENC PPOD_ISO_R_DIO_SHPNBLSHN_GB HVDMY < HVDMY_E_7_SHPNBLSHN_GB ABUT < 90 SINGULAR REGION
}
HVDMY.E.7_SHNNBLPSUBSHP_GB
0 0 3 Jan  2 03:30:31 2022                     
HVDMY.E.7_SHNNBLPSUBSHP_GB{ @ min extension of HVDMY beyond P+ isolation ring for GB HV Diode (except N+/HVPW(GB)) >= 0.5
   ENC PPOD_ISO_R_DIO_SHNNBLPSUBSHP_GB HVDMY < HVDMY_E_7_SHNNBLPSUBSHP_GB ABUT < 90 SINGULAR REGION
}
HVGA.E.1_NPDD
0 0 3 Jan  2 03:30:31 2022                     
HVGA.E.1_NPDD{ @ min extension of HVGA beyond P+ pickup ring for N+PDD Diode >= 2
    ENC DIO_NPDD_P HVGA < HVGA_E_1_NPDD ABUT < 90 SINGULAR REGION    
}
HVGA.E.3_PBSHNNBL
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_PBSHNNBL{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 0.5
  A = HVGA INTERACT DIO_PBSHNNBL_M
  B = PPOD_ISO_H ENCLOSE DIO_PBSHNNBL_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_PBSHNNBL ABUT < 90 SINGULAR REGION
}
HVGA.E.3_PDDSHNNBL
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_PDDSHNNBL{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 0.5
  A = HVGA INTERACT DIO_PDDSHNNBL_M
  B = PPOD_ISO_H ENCLOSE DIO_PDDSHNNBL_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_PDDSHNNBL ABUT < 90 SINGULAR REGION
}
HVGA.E.3_SHNNBLPSUBSHP
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_SHNNBLPSUBSHP{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 0.5
  A = HVGA INTERACT DIO_SHNNBLPSUBSHP_M
  B = PPOD_ISO_H ENCLOSE DIO_SHNNBLPSUBSHP_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_SHNNBLPSUBSHP ABUT < 90 SINGULAR REGION
}
HVGA.E.3_SHNPSUBSHP
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_SHNPSUBSHP{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 0.5
  A = HVGA INTERACT DIO_SHNPSUBSHP_M
  B = PPOD_ISO_H ENCLOSE DIO_SHNPSUBSHP_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_SHNPSUBSHP ABUT < 90 SINGULAR REGION
}
HVGA.E.4
0 0 3 Jan  2 03:30:31 2022                     
HVGA.E.4 { @ min extension of HVGA beyond P+ isolation ring for HVMOS >= 0.5
    ENC PPOD_ISO_R_HVMOS HVGA < HVGA_E_4 ABUT < 90 SINGULAR REGION
}
HVGA.E.3_ZENER_NBL
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_ZENER_NBL{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 2
  A = HVGA INTERACT DIO_ZENER_NBL_M
  B = PPOD_ISO_H ENCLOSE DIO_ZENER_NBL_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_ZENER_NBL ABUT < 90 SINGULAR REGION
}
HVGA.E.3_SBD_12V
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_SBD_12V{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 2
  A = HVGA INTERACT DIO_SBD_12V_M
  B = PPOD_ISO_H ENCLOSE DIO_SBD_12V_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_SBD_12V ABUT < 90 SINGULAR REGION
}
HVGA.E.3_SBD_16V
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_SBD_16V{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 2
  A = HVGA INTERACT DIO_SBD_16V_M
  B = PPOD_ISO_H ENCLOSE DIO_SBD_16V_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_SBD_16V ABUT < 90 SINGULAR REGION
}
HVGA.E.3_SBD_24V
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_SBD_24V{ @ min extension of HVGA beyond P+ isolation ring for GA HV Diode and GA HVBJT >= 2
  A = HVGA INTERACT DIO_SBD_24V_M
  B = PPOD_ISO_H ENCLOSE DIO_SBD_24V_M
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_SBD_24V ABUT < 90 SINGULAR REGION
}
HVGA.E.3_NPDDSHNNBL_PO_BOUNDARY
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_NPDDSHNNBL_PO_BOUNDARY{ @ min extension of HVGA beyond P+ isolation ring for (GA HV Diode and GA HVBJT) >= 2
  A = HVGA INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_E
  B = PPOD_ISO_H ENCLOSE BJT_NPDDSHNNBL_PO_BOUNDARY_E
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_NPDDSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
}
HVGA.E.3_NPWSHNNBL_PO_BOUNDARY
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_NPWSHNNBL_PO_BOUNDARY{ @ min extension of HVGA beyond P+ isolation ring for (GA HV Diode and GA HVBJT) >= 2
  A = HVGA INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_E
  B = PPOD_ISO_H ENCLOSE BJT_NPWSHNNBL_PO_BOUNDARY_E
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_NPWSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
}
HVGA.E.3_PNDDSHPNBL
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_PNDDSHPNBL{ @ min extension of HVGA beyond P+ isolation ring for (GA HV Diode and GA HVBJT) >= 2
  A = HVGA INTERACT BJT_PNDDSHPNBL_E
  B = PPOD_ISO_H ENCLOSE BJT_PNDDSHPNBL_E
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_PNDDSHPNBL ABUT < 90 SINGULAR REGION
}
HVGA.E.3_NPDDSHNNBL_BGR8
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_NPDDSHNNBL_BGR8{ @ min extension of HVGA beyond P+ isolation ring for (GA HV Diode and GA HVBJT) >= 2
  A = HVGA INTERACT BJT_NPDDSHNNBL_BGR8_E
  B = PPOD_ISO_H ENCLOSE BJT_NPDDSHNNBL_BGR8_E
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_NPDDSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
}
HVGA.E.3_NPWSHNNBL_BGR8
0 0 6 Jan  2 03:30:31 2022                     
HVGA.E.3_NPWSHNNBL_BGR8{ @ min extension of HVGA beyond P+ isolation ring for (GA HV Diode and GA HVBJT) >= 2
  A = HVGA INTERACT BJT_NPWSHNNBL_BGR8_E
  B = PPOD_ISO_H ENCLOSE BJT_NPWSHNNBL_BGR8_E
  C = PPOD_ISO_R TOUCH B
  ENC C A < HVGA_E_3_NPWSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
}
HVGA.R.2
0 0 6 Jan  2 03:30:31 2022                     
HVGA.R.2 { @ HVGA must cover the hole of P+ iso ring and P+ iso ring for GA HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HVGA)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HVGA
	B NOT HVGA
}
HVGB.S.1
0 0 3 Jan  2 03:30:31 2022                     
HVGB.S.1 { @ Min space between two HVGB, merge if space less >= 1
    EXT HVGB < HVGB_S_1 ABUT < 90 SINGULAR REGION
}
HVGB.E.1
0 0 3 Jan  2 03:30:31 2022                     
HVGB.E.1 { @ min extension of HVGB beyond P+ isolation ring for HVMOS >= 0.5
    ENC PPOD_ISO_R_HVMOS HVGB < HVGB_E_1 ABUT < 90 SINGULAR REGION
}
HVGB.E.3_NHVPW_GB
0 0 3 Jan  2 03:30:31 2022                     
HVGB.E.3_NHVPW_GB { @ min extension of HVGB beyond P+ pickup ring for N+ HVPW Diode(GB) >= 2
    ENC DIO_NHVPW_GB_P HVGB < HVGB_E_3_NHVPW_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.4_SHPNBLSHN_GB
0 0 3 Jan  2 03:30:31 2022                     
HVGB.E.4_SHPNBLSHN_GB{ @ min extension of HVGB beyond P+ isolation ring for GB HV Diode (Except N+/HVPW(GB)) >= 0.5
  ENC PPOD_ISO_R_DIO_SHPNBLSHN_GB  HVGB < HVGB_E_4_SHPNBLSHN_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.4_SHNNBLPSUBSHP_GB
0 0 3 Jan  2 03:30:31 2022                     
HVGB.E.4_SHNNBLPSUBSHP_GB{ @ min extension of HVGB beyond P+ isolation ring for GB HV Diode (Except N+/HVPW(GB)) >= 0.5
  ENC PPOD_ISO_R_DIO_SHNNBLPSUBSHP_GB  HVGB < HVGB_E_4_SHNNBLPSUBSHP_GB ABUT < 90 SINGULAR REGION
}
HVGB.R.2
0 0 6 Jan  2 03:30:31 2022                     
HVGB.R.2 { @ HVGB must cover the hole of P+ iso ring and P+ iso ring for HVGB MOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HVGB)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HVGB
	B NOT HVGB
}
HV5DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV5DMY.E.1 { @ Minimum extension of HV5DMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV5DMY
   ENC X HV5DMY < HV5DMY_E_1 ABUT < 90 SINGULAR REGION
}
HV5DMY.R.2
0 0 6 Jan  2 03:30:31 2022                     
HV5DMY.R.2 { @ HV5DMY must cover the hole of P+ iso ring and P+ iso ring for 5V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV5DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV5DMY
	B NOT HV5DMY
}
HV6DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV6DMY.E.1 { @ Minimum extension of HV6VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV6DMY
   ENC X HV6DMY < HV6VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV6DMY.R.2
0 0 6 Jan  2 03:30:31 2022                     
HV6DMY.R.2 { @ HV6VDMY must cover the hole of P+ iso ring and P+ iso ring for 6V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV6DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV6DMY
	B NOT HV6DMY
}
HV9DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV9DMY.E.1 { @ Minimum extension of HV9VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV9DMY
   ENC X HV9DMY < HV9VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV9DMY.R.2
0 0 6 Jan  2 03:30:31 2022                     
HV9DMY.R.2 { @ HV9VDMY must cover the hole of P+ iso ring and P+ iso ring for 9V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV9DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV9DMY
	B NOT HV9DMY
}
HV12DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV12DMY.E.1 { @ Minimum extension of HV12VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV12DMY
   ENC X HV12DMY < HV12VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV12DMY.R.2
0 0 8 Jan  2 03:30:31 2022                     
HV12DMY.R.2 { @ HV12VDMY must cover the hole of P+ iso ring and P+ iso ring for 12V HVMOS and 12V SBD(GA)
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV12DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV12DMY
	B NOT HV12DMY
	PPOD_ISO_H_DIO_SBD_12V NOT HV12DMY
	PPOD_ISO_R_DIO_SBD_12V NOT HV12DMY
}
HV16DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV16DMY.E.1 { @ Minimum extension of HV16VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV16DMY
   ENC X HV16DMY < HV16VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV16DMY.R.2
0 0 8 Jan  2 03:30:31 2022                     
HV16DMY.R.2 { @ HV16VDMY must cover the hole of P+ iso ring and P+ iso ring for 16V SBD(GA) and 16V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV16DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV16DMY
	B NOT HV16DMY
	PPOD_ISO_H_DIO_SBD_16V NOT HV16DMY
	PPOD_ISO_R_DIO_SBD_16V NOT HV16DMY
}
HV20DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV20DMY.E.1 { @ Minimum extension of HV20VDMY beyond P+ isolation for HVMOS >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV20DMY
   ENC X HV20DMY < HV20VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV20DMY.R.2
0 0 6 Jan  2 03:30:31 2022                     
HV20DMY.R.2 { @ HV20VDMY must cover the hole of P+ iso ring and P+ iso ring for 20V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV20DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV20DMY
	B NOT HV20DMY
}
HV24DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV24DMY.E.1 { @ Minimum extension of HV24VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV24DMY
   ENC X HV24DMY < HV24VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV24DMY.R.2
0 0 8 Jan  2 03:30:31 2022                     
HV24DMY.R.2 { @ HV24VDMY must cover the hole of P+ iso ring and P+ iso ring for 24V HVMOS and 24V SBD(GA)
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV24DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV24DMY
	B NOT HV24DMY
	PPOD_ISO_H_DIO_SBD_24V NOT HV24DMY
	PPOD_ISO_R_DIO_SBD_24V NOT HV24DMY
}
HV29DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV29DMY.E.1 { @ Minimum extension of HV29VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV29DMY
   ENC X HV29DMY < HV29VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV29DMY.R.2
0 0 6 Jan  2 03:30:31 2022                     
HV29DMY.R.2 { @ HV29VDMY must cover the hole of P+ iso ring and P+ iso ring for 29V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV29DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV29DMY
	B NOT HV29DMY
}
HV36DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV36DMY.E.1 { @ Minimum extension of HV36VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV36DMY
   ENC X HV36DMY < HV36VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV36DMY.R.2
0 0 6 Jan  2 03:30:31 2022                     
HV36DMY.R.2 { @ HV36VDMY must cover the hole of P+ iso ring and P+ iso ring for 36V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV36DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV36DMY
	B NOT HV36DMY
}
HV45DMY.E.1
0 0 4 Jan  2 03:30:31 2022                     
HV45DMY.E.1 { @ Minimum extension of HV45VDMY beyond P+ isolation >= 0.5
   X = PPOD_ISO_R_HVMOS AND HV45DMY
   ENC X HV45DMY < HV45VDMY_E_1 ABUT < 90 SINGULAR REGION
}
HV45DMY.R.2
0 0 6 Jan  2 03:30:31 2022                     
HV45DMY.R.2 { @ HV45VDMY must cover the hole of P+ iso ring and P+ iso ring for 45V HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV45DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV45DMY
	B NOT HV45DMY
}
HVDIO.R.1
0 0 8 Jan  2 03:30:31 2022                     
HVDIO.R.1 { @ (DIODMY OVERLAP DIO3TDMY) or (DIODMY OVERLAP DIO4TDMY) OR (DIODMY OVERLAP SBD3TDMY) OR (DIO3TDMY OVERLAP DIO4TDMY) OR (DIO3TDMY OVERLAP SBD3TDMY) OR (DIO4TDMY OVERLAP SBD3TDMY) is not allowed for HV DIODE                    
   DIODUMMY AND DIO3TDMY     
   DIODUMMY AND DIO4TDMY      
   DIODUMMY AND SBD3TDMY
   DIO3TDMY AND DIO4TDMY
   DIO3TDMY AND SBD3TDMY
   DIO4TDMY AND SBD3TDMY
}
HVDMY.C.1
0 0 4 Jan  2 03:30:31 2022                     
HVDMY.C.1 { @ Minimum and maximum clearance from HVDMY edge to NBL outside HVDMY. That is, 
         @ the edge of HVDMY layer has to be butted with the edge of NBL for LV isolation	== 0
   ( NBL INTERACT ((HV9ISO OR HV29ISO) OR HV45ISO) ) NOT COIN OUTSIDE EDGE HVDMY
}
DPW.W.1
0 0 3 Jan  2 03:30:31 2022                     
DPW.W.1 { @ Min. DPW width >= 3.5 um
    INT DPW < DPW_W_1 ABUT < 90 SINGULAR REGION
}
DPW.S.1
0 0 3 Jan  2 03:30:31 2022                     
DPW.S.1 { @ Minimum spacing of DPW.>= 2 um
    EXT DPW < DPW_S_1 ABUT < 90 SINGULAR REGION
}
DPW.C.2
0 0 8 Jan  2 03:30:31 2022                     
DPW.C.2 { @ min and max clearance from DPW to SH_N outside DPW for LV iso ring == 1
    A = DPW INTERACT NBL_ISO_HOLE
    B = NBL_ISO_RING INTERACT (NBL_ISO_HOLE INTERACT DPW)
    C = HVSHN INTERACT B
    D = HOLES C  
    E = SIZE A BY DPW_C_2
    E XOR D
}
DPW.R.3
0 0 5 Jan  2 03:30:31 2022                     
DPW.R.3 { @ The hole of 5V PW NOT INSIDE DPW is not allowed for LV device isolation with NBL and DPW structure.(Cover LV device)
    PW_5V =  (OD2 NOT (HVSHN OR NWEL)) INTERACT ((NBL INTERACT DPW) AND ((HV9ISO OR HV29ISO) OR HV45ISO))
    PW_5V_H = HOLES PW_5V 
    PW_5V_H NOT INSIDE DPW
}
NONLDD.E.1_PCH5_AS_SWITCH_MAC
0 0 7 Jan  2 03:30:31 2022                     
NONLDD.E.1_PCH5_AS_SWITCH_MAC { @ Minimum and Maximum extension of NONLDD beyond HVOD for 5V Asymmetric Switch PMOS (endcap) == 1 
    A = NONLDD INTERACT PCH5_AS_SWITCH_MAC_CH 
    B = A NOT TOUCH EDGE ( A INSIDE EDGE PCH5_AS_SWITCH_MAC_CH)
    C = B EXPAND EDGE INSIDE BY NONLDD_E_1_PCH5_AS_SWITCH_MAC 
    C NOT TOUCH PCH5_AS_SWITCH_MAC_CH
    ENC PCH5_AS_SWITCH_MAC_CH NONLDD < NONLDD_E_1_PCH5_AS_SWITCH_MAC ABUT < 90 SINGULAR REGION
}
NONLDD.O.1_PCH5_AS_SWITCH_MAC
0 0 6 Jan  2 03:30:31 2022                     
NONLDD.O.1_PCH5_AS_SWITCH_MAC { @ Minimum and maximum overlap of NONLDD and PO GATE in channel length direction for 
    @ 5V Asymmetric Switch PMOS (GA) == 0.2
    INT NONLDD PCH5_AS_SWITCH_MAC_GATE < NONLDD_O_1_PCH5_AS_SWITCH_MAC ABUT < 90 SINGULAR REGION
    B = NONLDD AND PCH5_AS_SWITCH_MAC_GATE
    SIZE B BY NONLDD_O_1_PCH5_AS_SWITCH_MAC/2 UNDEROVER
}
NONLDD.R.1
0 0 3 Jan  2 03:30:31 2022                     
NONLDD.R.1 { @ 5V Switch Asymmetric MOS must be covered with NONLDD
    PCH5_AS_SWITCH_MAC_GATE NOT CUT NONLDD
}
NONLDD.R.2
0 0 3 Jan  2 03:30:31 2022                     
NONLDD.R.2 { @ NONLDD can only be used for 5V Switch Asymmetric MOS
    NONLDD NOT CUT PCH5_AS_SWITCH_MAC_GATE 
}
SH_P.W.1
0 0 3 Jan  2 03:30:31 2022                     
SH_P.W.1 { @ Minimum width of a SH_P region >= 0.65 um
	INT SH_P < SH_P_W_1 ABUT < 90 SINGULAR REGION
}
SH_P.R.1
0 0 3 Jan  2 03:30:31 2022                     
SH_P.R.1 { @ SH_P must be fully inside HV
     SH_P NOT HVDMY
}
SH_P.S.1
0 0 3 Jan  2 03:30:31 2022                     
SH_P.S.1 { @ Minimum space between two SH_P region >= 0.65 um
    EXT SH_P < SH_P_S_1 ABUT < 90 SINGULAR REGION
}
SH_P.C.1_SHPNBLSHN_GB
0 0 6 Jan  2 03:30:31 2022                     
SH_P.C.1_SHPNBLSHN_GB{ @ min and max clearance of SH_P to outside N+ pickup ring for HV diode ==0.5
    A = SH_P INTERACT DIO_SHPNBLSHN_GB_M
    B = SIZE A BY SH_P_C_1_SHPNBLSHN_GB
	C = HOLES DIO_SHPNBLSHN_GB_P INNER
	B XOR C
}
SH_P.C.3_NA6G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
SH_P.C.3_NA6G5_NBL{ @ min and max clearance from SH_P to NDD in channel length direction ==0
    A = NDD TOUCH EDGE (NDD INSIDE EDGE NA6G5_NBL_CH)
	A NOT TOUCH EDGE SH_P	
}
SH_P.C.3_NA20G5
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.3_NA20G5{ @ min and max clearance from SH_P to NDD in channel length direction ==0.2
    A = NDD TOUCH EDGE (NDD INSIDE EDGE NA20G5_CH)
    B = EXPAND EDGE A OUTSIDE BY SH_P_C_3_NA20G5
	B NOT TOUCH SH_P	
}
SH_P.C.3_NA20G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.3_NA20G5_NBL{ @ min and max clearance from SH_P to NDD in channel length direction ==0.2
    A = NDD TOUCH EDGE (NDD INSIDE EDGE NA20G5_NBL_CH)
    B = EXPAND EDGE A OUTSIDE BY SH_P_C_3_NA20G5_NBL
	B NOT TOUCH SH_P	
}
SH_P.C.3_NA29G5
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.3_NA29G5{ @ min and max clearance from SH_P to NDD in channel length direction ==0.2
    A = NDD TOUCH EDGE (NDD INSIDE EDGE NA29G5_CH)
    B = EXPAND EDGE A OUTSIDE BY SH_P_C_3_NA29G5
	B NOT TOUCH SH_P	
}
SH_P.C.3_NA29G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.3_NA29G5_NBL{ @ min and max clearance from SH_P to NDD in channel length direction ==0.2
    A = NDD TOUCH EDGE (NDD INSIDE EDGE NA29G5_NBL_CH)
    B = EXPAND EDGE A OUTSIDE BY SH_P_C_3_NA29G5_NBL
	B NOT TOUCH SH_P	
}
SH_P.C.3_NA29G3_DEP_NBL
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.3_NA29G3_DEP_NBL{ @ min and max clearance from SH_P to NDD in channel length direction ==0.6
    A = NDD TOUCH EDGE (NDD INSIDE EDGE NA29G3_DEP_NBL_CH)
    B = EXPAND EDGE A OUTSIDE BY SH_P_C_3_NA29G3_DEP_NBL
	B NOT TOUCH SH_P	
}
SH_P.C.6_NA6G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.6_NA6G5_NBL{ @ min and max clearance from SH_P to P+ bulk ring for channel width direction == 0
    A = SH_P INTERACT NA6G5_NBL_S
    B = A NOT TOUCH EDGE (A INSIDE EDGE NA6G5_NBL_CH)
	B NOT TOUCH EDGE PPOD_BULK_R_NA6G5_NBL
}
SH_P.C.6_NA20G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.6_NA20G5_NBL{ @ min and max clearance from SH_P to P+ bulk ring for channel width direction == 0
    A = SH_P INTERACT NA20G5_NBL_S
    B = A NOT TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_CH)
	B NOT TOUCH EDGE PPOD_BULK_R_NA20G5_NBL
}
SH_P.C.6_NA29G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.6_NA29G5_NBL{ @ min and max clearance from SH_P to P+ bulk ring for channel width direction == 0
    A = SH_P INTERACT NA29G5_NBL_S
    B = A NOT TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_CH)
	B NOT TOUCH EDGE PPOD_BULK_R_NA29G5_NBL
}
SH_P.C.6_NA29G3_DEP_NBL
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.6_NA29G3_DEP_NBL{ @ min and max clearance from SH_P to P+ bulk ring for channel width direction == 0
    A = SH_P INTERACT NA29G3_DEP_NBL_S
    B = A NOT TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_CH)
	B NOT TOUCH EDGE PPOD_BULK_R_NA29G3_DEP_NBL
}
SH_P.C.8_NA20G5
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.8_NA20G5 { @ min and max clearance from SH_P to P+ isolation ring for channel width direction == 0
    A = SH_P INTERACT NA20G5_S
    B = A NOT TOUCH EDGE (A INSIDE EDGE NA20G5_CH)
	B NOT TOUCH EDGE PPOD
}
SH_P.C.8_NA29G5
0 0 5 Jan  2 03:30:31 2022                     
SH_P.C.8_NA29G5 { @ min and max clearance from SH_P to P+ isolation ring for channel width direction == 0
    A = SH_P INTERACT NA29G5_S
    B = A NOT TOUCH EDGE (A INSIDE EDGE NA29G5_CH)
	B NOT TOUCH EDGE PPOD
}
SH_P.E.1_PA6G5_SA_BL
0 0 8 Jan  2 03:30:31 2022                     
SH_P.E.1_PA6G5_SA_BL{ @ min and max extension of SH_P beyond drain OD in channel length direction == 0.5
    A = SH_P INTERACT PA6G5_SA_BL_CH
	B = A TOUCH EDGE (A INSIDE EDGE PA6G5_SA_BL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY SH_P_E_1_PA6G5_SA_BL
	E NOT TOUCH PA6G5_SA_BL_D
}
SH_P.E.1_PA6G5_DE_BL
0 0 8 Jan  2 03:30:31 2022                     
SH_P.E.1_PA6G5_DE_BL{ @ min and max extension of SH_P beyond drain OD in channel length direction == 0.5
    A = SH_P INTERACT PA6G5_DE_BL_CH
	B = A TOUCH EDGE (A INSIDE EDGE PA6G5_DE_BL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY SH_P_E_1_PA6G5_DE_BL
	E NOT TOUCH PA6G5_DE_BL_D
}
SH_P.E.2_PA6G5_SA_BL
0 0 8 Jan  2 03:30:31 2022                     
SH_P.E.2_PA6G5_SA_BL{ @ min and max extension of SH_P beyond drain OD in channel width direction == 0.5
    A = SH_P INTERACT PA6G5_SA_BL_CH
	B = A TOUCH EDGE (A INSIDE EDGE PA6G5_SA_BL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (SH_P TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE PA6G5_SA_BL_CH)
	E = EXPAND EDGE D INSIDE BY SH_P_E_2_PA6G5_SA_BL
	E NOT TOUCH PA6G5_SA_BL_D
}
SH_P.E.2_PA6G5_DE_BL
0 0 8 Jan  2 03:30:31 2022                     
SH_P.E.2_PA6G5_DE_BL{ @ min and max extension of SH_P beyond drain OD in channel width direction == 0.5
    A = SH_P INTERACT PA6G5_DE_BL_CH
	B = A TOUCH EDGE (A INSIDE EDGE PA6G5_DE_BL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (SH_P TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE PA6G5_DE_BL_CH)
	E = EXPAND EDGE D INSIDE BY SH_P_E_2_PA6G5_DE_BL
	E NOT TOUCH PA6G5_DE_BL_D
}
SH_P.E.3_SHPNBLSHN_GB
0 0 5 Jan  2 03:30:31 2022                     
SH_P.E.3_SHPNBLSHN_GB { @ min and max extension of SH_P beyond Anode OD for HV diode ==0.5
    A = SH_P INTERACT DIO_SHPNBLSHN_GB_M
	B = SIZE DIO_SHPNBLSHN_GB_M BY SH_P_E_3_SHPNBLSHN_GB
    A XOR B
}
SH_P.E.9_ZENER_NBL
0 0 6 Jan  2 03:30:31 2022                     
SH_P.E.9_ZENER_NBL { @ min and max extension of SH_P beyond Anode OD for Zener Diode ==2
    A = SH_P INTERACT DIO_ZENER_NBL_M
	B = A OR (HOLES A INNER)
	C = SIZE DIO_ZENER_NBL_M BY SH_P_E_9_ZENER_NBL
	C XOR B
}
SH_P.O.1_ZENER_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_P.O.1_ZENER_NBL { @ min and max overlap of SH_P of Anode and PO for Zener Diode == 0.3
    A = SH_P INTERACT DIO_ZENER_NBL_M
	B = POLY INTERACT DIO_ZENER_NBL_M
	INT A B < SH_P_O_1_ZENER_NBL ABUT < 90 SINGULAR REGION
	C = A AND B 
    SIZE C BY SH_P_O_1_ZENER_NBL/2 UNDEROVER
}
SH_P.E.4_SBD_12V
0 0 8 Jan  2 03:30:31 2022                     
SH_P.E.4_SBD_12V {@ min and max extension of SH_P beyond P+ pickup OD for GA SBD_12V diode == 0.5
    A = PPOD_PICK_H INTERACT DIO_SBD_12V_M
	B = PPOD_PICK_R TOUCH A
    C = SIZE B BY SH_P_E_4_SBD_12V
	D = (HOLES SH_P INNER) INTERACT DIO_SBD_12V_M
	E = SH_P TOUCH D
	E XOR C
}
SH_P.E.4_SBD_16V
0 0 8 Jan  2 03:30:31 2022                     
SH_P.E.4_SBD_16V {@ min and max extension of SH_P beyond P+ pickup OD for GA SBD_16V diode == 0.5
    A = PPOD_PICK_H INTERACT DIO_SBD_16V_M
	B = PPOD_PICK_R TOUCH A
    C = SIZE B BY SH_P_E_4_SBD_16V
	D = (HOLES SH_P INNER) INTERACT DIO_SBD_16V_M
	E = SH_P TOUCH D
	E XOR C
}
SH_P.E.4_SBD_24V
0 0 8 Jan  2 03:30:31 2022                     
SH_P.E.4_SBD_24V {@ min and max extension of SH_P beyond P+ pickup OD for GA SBD_24V diode == 0.5
    A = PPOD_PICK_H INTERACT DIO_SBD_24V_M
	B = PPOD_PICK_R TOUCH A
    C = SIZE B BY SH_P_E_4_SBD_24V
	D = (HOLES SH_P INNER) INTERACT DIO_SBD_24V_M
	E = SH_P TOUCH D
	E XOR C
}
SH_N.W.1
0 0 3 Jan  2 03:30:31 2022                     
SH_N.W.1 { @ Minimum width of a SH_N region >= 0.65 um
    INT HVSHN < SH_N_W_1 ABUT < 90 SINGULAR REGION
}
SH_N.W.2
0 0 6 Jan  2 03:30:31 2022                     
SH_N.W.2 { @ Min width of a SH_N for NBL pickup(except LV device isolation with NBL(9V)) >= 2.42 um
    A = HVSHN INTERACT NBL_ISO_RING
	B = HOLES PPOD_ISO_R_9V INNER
	C = A NOT INTERACT B
	INT C < SH_N_W_2 ABUT < 90 SINGULAR REGION
}
SH_N.S.1
0 0 3 Jan  2 03:30:31 2022                     
SH_N.S.1 { @ Minimum space between two SH_N region >= 0.65 um
    EXT HVSHN < SH_N_S_1 ABUT < 90 SINGULAR REGION
}
SH_N.S.2
0 0 5 Jan  2 03:30:31 2022                     
SH_N.S.2 { @ Min space of the same SH_N ring >= 3.5 um
    X = (((((((((((PA6G5_DE_BL_OD_ALL OR PA6G5_SA_BL_OD_ALL) OR PA12G5_SLIT_BL_CH) OR PA12G5_NBL_OD_ALL) OR PA20G5_SLIT_BL_CH) OR PA20G5_BL_OD_ALL) OR HVESD_merge_PNP_12_PDD) OR HVESD_merge_PNP_16) OR HVESD_merge_PNP_20) OR PA9G5_NBL_OD_ALL) OR PA9G5_SLIT_NBL_OD_ALL) OR PA16G5_NBL_OD_ALL) OR PA16G5_SLIT_NBL_OD_ALL
    A = (HOLES HVSHN INNER) NOT INTERACT X
	INT A < SH_N_S_2 ABUT < 90 SINGULAR REGION
}
SH_N.C.1
0 0 4 Jan  2 03:30:31 2022                     
SH_N.C.1 { @ Min clearance from SH_N to NW with the same potential in LV area [Butted is allowed] >= 0.65 um
     LV_HVSHN = HVSHN OUTSIDE HVDMY
     EXT LV_HVSHN NWELi < SH_N_C_1 ABUT>0 <90 SINGULAR REGION
}
SH_N.C.2
0 0 3 Jan  2 03:30:31 2022                     
SH_N.C.2 { @Minimum clearance from SH_N edge to a NW pickup in LV area>= 0.15
     EXT HVSHN LV_NTAP < SH_N_C_2 ABUT < 90 SINGULAR REGION
}
SH_N.C.3
0 0 3 Jan  2 03:30:31 2022                     
SH_N.C.3 { @Minimum clearance from SH_N edge to a PW pickup in LV area>= 0.15
     EXT HVSHN LV_PTAP < SH_N_C_3 ABUT < 90 SINGULAR REGION
}
SH_N.C.4
0 0 3 Jan  2 03:30:31 2022                     
SH_N.C.4 { @Minimum clearance from SH_N edge to a N+OD region which is outside (NW/SH_N) in LV area>= 0.6
     EXT HVSHN LV_NACT < SH_N_C_4 ABUT < 90 SINGULAR REGION
}
SH_N.C.5
0 0 3 Jan  2 03:30:31 2022                     
SH_N.C.5 { @Minimum clearance from SH_N edge to a P+OD region which is inside NW in LV area>= 0.6
     EXT HVSHN LV_PACT < SH_N_C_5 ABUT < 90 SINGULAR REGION
}
SH_N.C.6
0 0 6 Jan  2 03:30:31 2022                     
SH_N.C.6 { @ Min clearance from SH_N to OD2 in LV Device isolation with NBL region.Make them butted if the clearance >= 0.86
           @ is less than this rule. [Butted is allowed]
     A = HVSHN INTERACT NBL_ISO_RING
     B = OD2 INSIDE NBL_ISO_HOLE
	 EXT A B < SH_N_C_6 ABUT>0 <90 SINGULAR REGION
}
SH_N.C.7
0 0 10 Jan  2 03:30:31 2022                    
SH_N.C.7 { @ Min clearance from SH_N to NW with different potential,if there is no {OD2 NOT NW} in between, >= 3.22
		   @ or if width of in-between {OD2 NOT NW} < 0.86um
    A = EXT (SH_N_NODAL) OD2_LARGE < SH_N_C_7-OD2_NOT_NW ABUT < 90 OPPOSITE
    B = EXT (NWELi) OD2_LARGE < SH_N_C_7-OD2_NOT_NW ABUT < 90 OPPOSITE
    A1 = EXT (NW_5V_NODAL) OD2_LARGE < SH_N_C_9-OD2_NOT_NW ABUT < 90 OPPOSITE
    B1 = EXT (SH_N_NODAL) OD2_LARGE < SH_N_C_9-OD2_NOT_NW ABUT < 90 OPPOSITE
    C = EXT A1 B1 < SH_N_C_9 ABUT< 90 NOT CONNECTED REGION
    D = B NOT INSIDE EDGE C
    EXT D A < SH_N_C_7 ABUT< 90 REGION NOT CONNECTED 
}
SH_N.C.8
0 0 6 Jan  2 03:30:31 2022                     
SH_N.C.8 { @ Min clearance from SH_N to NW with different potential, if width of in-between {OD2 NOT NW} >=0.86(except SH_N.C.11) >= 2
		   @ (DRC excludes SH_N edges opposite to {OD2 NOT NW} whose width >= 0.86um in all directions)
   A = EXT [SH_N_NODAL] OD2_LARGE < SH_N_C_8-OD2_NOT_NW ABUT < 90 OPPOSITE
   B = EXT [NWELi] OD2_LARGE < SH_N_C_8-OD2_NOT_NW ABUT < 90 OPPOSITE
   EXT A B < SH_N_C_10 ABUT< 90 REGION NOT CONNECTED MEASURE ALL
}
SH_N.C.9
0 0 6 Jan  2 03:30:31 2022                     
SH_N.C.9 { @ Min clearance from SH_N to {NW AND OD2} with different potential, if there is no {OD2 NOT NW} in between >= 5.4
		   @ or if width of in-between {OD2 NOT NW} < 0.86um
	A = EXT (SH_N_NODAL) OD2_LARGE < SH_N_C_9-OD2_NOT_NW ABUT < 90 OPPOSITE
    B = EXT (NW_5V_NODAL) OD2_LARGE < SH_N_C_9-OD2_NOT_NW ABUT < 90 OPPOSITE
	EXT A B < SH_N_C_9 ABUT< 90 REGION NOT CONNECTED MEASURE ALL
}
SH_N.C.10
0 0 6 Jan  2 03:30:31 2022                     
SH_N.C.10 { @ Min clearance from SH_N to {NW AND OD2} with different potential, if width of in-between {OD2 NOT NW} >= 0.86um >= 2
			@ (except SH_N.C.10) (DRC excludes SH_N edges opposite to {OD2 NOT NW} whose width >= 0.86um in all directions.)
   A = EXT [SH_N_NODAL] OD2_LARGE < SH_N_C_10-OD2_NOT_NW ABUT < 90 OPPOSITE
   B = EXT [NW_5V_NODAL] OD2_LARGE < SH_N_C_10-OD2_NOT_NW ABUT < 90 OPPOSITE
   EXT A B < SH_N_C_10 ABUT< 90 REGION NOT CONNECTED MEASURE ALL
}
SH_N.C.11
0 0 5 Jan  2 03:30:31 2022                     
SH_N.C.11 { @ Min clearance from SH_N to NW fully inside OD2 with different potential,if width of in-between {OD2 NOT NW} >= 0.86um >= 1.4
   A = EXT [SH_N_NODAL] OD2_LARGE < SH_N_C_11-OD2_NOT_NW ABUT < 90 OPPOSITE
   B = EXT [NW_5V_NODAL] OD2_LARGE < SH_N_C_11-OD2_NOT_NW ABUT < 90 OPPOSITE
   EXT A B < SH_N_C_11 ABUT< 90 REGION NOT CONNECTED MEASURE ALL
}
SH_N.E.2
0 0 8 Jan  2 03:30:31 2022                     
SH_N.E.2 { @ Min extension of PSUB beyond SH_N >= 2.5
   X = PPOD_ISO_H ENCLOSE (((((((((((((((((((((((((((((((((DIO_SBD_12V_M OR DIO_SBD_16V_M) OR DIO_SBD_24V_M) OR NLD6G5_DE_FULLY_ISO_CH) OR NLD6G5_SA_FULLY_ISO_CH) OR NA6G5_NBL_OD_ALL) OR PA6G5_SA_BL_OD_ALL) OR PA6G5_DE_BL_OD_ALL) OR NLD9G5_FULLY_ISO_CH) OR NLD12G5_FULLY_ISO_CH) OR NLD16G5_FULLY_ISO_CH) OR PA12G5_SLIT_BL_CH) OR PA12G5_NBL_OD_ALL) OR NLD20G5_FULLY_ISO_CH) OR PA20G5_BL_OD_ALL) OR PA20G5_SLIT_BL_CH) OR NLD24G5_FULLY_ISO_CH) OR NLD24G5_ISO_SWITCH_CH) OR BJT_NPDDSHNNBL_BGR8_E) OR BJT_NPWSHNNBL_BGR8_E) OR BJT_PNDDSHPNBL_C) OR BJT_NPDDSHNNBL_PO_BOUNDARY_C_H) OR BJT_NPWSHNNBL_PO_BOUNDARY_C_H) OR DIO_SBD_12V_H) OR DIO_SBD_16V_H) OR DIO_SBD_24V_H) OR HVESD_merge_PNP_6) OR HVESD_merge_PNP_9) OR PA9G5_NBL_OD_ALL) OR PA9G5_SLIT_NBL_OD_ALL) OR PA16G5_NBL_OD_ALL) OR PA16G5_SLIT_NBL_OD_ALL) OR NLD6G5_DE_OD_ALL) OR NA20G5_NBL_OD_ALL)
   Y = NPOD_GR_R_L OR HVNP_STRAP 
   B = HOLES PPOD_ISO_R_9V INNER
   C = (HVSHN NOT INTERACT (X OR Y)) NOT INTERACT B
   D = (PSUB NOT INTERACT (X OR Y)) NOT INTERACT B
   ENC C D < SH_N_E_2 ABUT < 90 SINGULAR REGION
}
SH_N.E.2_GB
0 0 5 Jan  2 03:30:31 2022                     
SH_N.E.2_GB { @ Min extension of PSUB beyond SH_N inside HVGB >= 4.2
   A = (((PSUB AND HVGB) NOT INTERACT NLD36G5_GB_CH) NOT INTERACT PA36G5_BL_GB_CH) NOT INTERACT HVESD_merge_PNP_36
   B = ((HVSHN NOT INTERACT NLD36G5_GB_CH) NOT INTERACT PA36G5_BL_GB_CH) NOT INTERACT HVESD_merge_PNP_36
   ENC B A < SH_N_E_2_GB ABUT < 90 SINGULAR REGION
}
SH_N.C.12_NLD6G5_DE_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
SH_N.C.12_NLD6G5_DE_FULLY_ISO{ @ Min and Max clearance from SH_N to PO == 0.2
    A = HVSHN INTERACT NLD6G5_DE_FULLY_ISO_CH
    B = A TOUCH EDGE (A INSIDE EDGE NLD6G5_DE_FULLY_ISO_CH)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_12_NLD6G5_DE_FULLY_ISO
	C NOT TOUCH POLY 
}
SH_N.C.12_NLD6G5_DE
0 0 6 Jan  2 03:30:31 2022                     
SH_N.C.12_NLD6G5_DE{ @ Min and Max clearance from SH_N to PO == 0.2
    A = HVSHN INTERACT NLD6G5_DE_CH
    B = A TOUCH EDGE (A INSIDE EDGE NLD6G5_DE_CH)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_12_NLD6G5_DE
	C NOT TOUCH POLY 
}
SH_N.C.13_NLD36G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.C.13_NLD36G5_GB{ @ Min and Max clearance from SH_N to HVNW in channel width direction == 0
    A = HVSHN INTERACT NLD36G5_GB_CH
    B = A TOUCH EDGE (A INSIDE EDGE NLD36G5_GB_CH)
	C = EXPAND EDGE B OUTSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD36G5_GB_CH)
	D NOT TOUCH EDGE HVNW 
}
SH_N.C.13_NLD45G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.C.13_NLD45G5_GB{ @ Min and Max clearance from SH_N to HVNW in channel width direction == 0
    A = HVSHN INTERACT NLD45G5_GB_CH
    B = A TOUCH EDGE (A INSIDE EDGE NLD45G5_GB_CH)
	C = EXPAND EDGE B OUTSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NLD45G5_GB_CH)
	D NOT TOUCH EDGE HVNW 
}
SH_N.C.13_NA45G3_DEP_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.C.13_NA45G3_DEP_GB{ @ Min and Max clearance from SH_N to HVNW in channel width direction == 0
    A = HVSHN INTERACT NA45G3_DEP_GB_CH
    B = A TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_CH)
	C = EXPAND EDGE B OUTSIDE BY GRID
    D = (A TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_CH)
	D NOT TOUCH EDGE HVNW 
}
SH_N.C.14_PA6G5_DE_BL
0 0 3 Jan  2 03:30:31 2022                     
SH_N.C.14_PA6G5_DE_BL{ @ min clearance from SH_N of N+ pickup ring to Active OD >= 1
	EXT HVSHN PA6G5_DE_BL_CH < SH_N_C_14_PA6G5_DE_BL ABUT < 90 SINGULAR REGION 
}
SH_N.C.14_PA6G5_SA_BL
0 0 3 Jan  2 03:30:31 2022                     
SH_N.C.14_PA6G5_SA_BL{ @ min clearance from SH_N of N+ pickup ring to Active OD >= 1.5
	EXT HVSHN PA6G5_SA_BL_CH < SH_N_C_14_PA6G5_SA_BL ABUT < 90 SINGULAR REGION 
}
SH_N.C.16_ZENER_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.C.16_ZENER_NBL { @ min and max clearance of SH_N to inward SH_P == 3
    A = SH_P INTERACT DIO_ZENER_NBL_M
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_C_16_ZENER_NBL
    D = (HOLES HVSHN INNER) ENCLOSE DIO_ZENER_NBL_M
	D XOR C
}
SH_N.E.1
0 0 8 Jan  2 03:30:31 2022                     
SH_N.E.1 { @ min and max extension of NBL beyond SH_N to which is inside NBL==0    
    HVSHN_NBL_pre = (HVSHN INTERACT NBL) NOT SHN_RING_VOL_LOW_SIDE
    HVSHN_NBL = (HOLES HVSHN_NBL_pre) OR HVSHN_NBL_pre
    NBL_HVSHN_pre = (NBL INTERACT HVSHN) NOT NBL_RING_VOL_LOW_SIDE
    NBL_HVSHN = COPY NBL_HVSHN_pre 
    NBL_HVSHN XOR HVSHN_NBL
    NBL_RING_VOL_LOW_SIDE XOR SHN_RING_VOL_LOW_SIDE
}
SH_N.E.8
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.8 { @ min and max extension of PSUB beyond SH_N ==1.2
     A = (HVSHN INTERACT HV9ISO) NOT INTERACT (NPOD_GR_R_L OR HVNP_STRAP)
	 B = (PSUB INTERACT A) NOT INTERACT (NPOD_GR_R_L OR HVNP_STRAP)
	 C = A OR (HOLES A INNER)
	 D = SIZE C BY SH_N_E_8
     D XOR B
}
SH_N.E.9
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.9 { @ min and max extension of PSUB beyond SH_N ==2.5
     A = (HVSHN INTERACT HV29ISO) NOT INTERACT (NPOD_GR_R_L OR HVNP_STRAP)
	 B = (PSUB INTERACT A) NOT INTERACT (NPOD_GR_R_L OR HVNP_STRAP)
	 C = A OR (HOLES A INNER)
	 D = SIZE C BY SH_N_E_9
     D XOR B
}
SH_N.E.10
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.10 { @ min and max extension of PSUB beyond SH_N ==4.2
     A = (HVSHN INTERACT HV45ISO) NOT INTERACT (NPOD_GR_R_L OR HVNP_STRAP)
	 B = PSUB INTERACT A
	 C = A OR (HOLES A INNER)
	 D = SIZE C BY SH_N_E_10
     D XOR B
}
SH_N.E.3_NLD6G5_SA_FULLY_ISO
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD6G5_SA_FULLY_ISO{ @ min and max extension of PSUB beyond SH_N == 1
    A = (HOLES PSUB INNER) INTERACT NLD6G5_SA_FULLY_ISO_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD6G5_SA_FULLY_ISO
	D XOR B
}
SH_N.E.3_NLD6G5_DE_FULLY_ISO
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD6G5_DE_FULLY_ISO{ @ min and max extension of PSUB beyond SH_N == 1
    A = (HOLES PSUB INNER) INTERACT NLD6G5_DE_FULLY_ISO_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD6G5_DE_FULLY_ISO
	D XOR B
}
SH_N.E.3_NLD9G5_FULLY_ISO
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD9G5_FULLY_ISO{ @ min and max extension of PSUB beyond SH_N == 1.2
    A = (HOLES PSUB INNER) INTERACT NLD9G5_FULLY_ISO_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD9G5_FULLY_ISO
	D XOR B
}
SH_N.E.3_NLD12G5_FULLY_ISO
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD12G5_FULLY_ISO{ @ min and max extension of PSUB beyond SH_N == 1.6
    A = (HOLES PSUB INNER) INTERACT NLD12G5_FULLY_ISO_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD12G5_FULLY_ISO
	D XOR B
}
SH_N.E.3_NLD16G5_FULLY_ISO
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD16G5_FULLY_ISO{ @ min and max extension of PSUB beyond SH_N == 1.8
    A = (HOLES PSUB INNER) INTERACT NLD16G5_FULLY_ISO_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD16G5_FULLY_ISO
	D XOR B
}
SH_N.E.3_NLD20G5_FULLY_ISO
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD20G5_FULLY_ISO{ @ min and max extension of PSUB beyond SH_N == 2
    A = (HOLES PSUB INNER) INTERACT NLD20G5_FULLY_ISO_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD20G5_FULLY_ISO
	D XOR B
}
SH_N.E.3_NLD24G5_FULLY_ISO
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD24G5_FULLY_ISO{ @ min and max extension of PSUB beyond SH_N == 2.2
    A = (HOLES PSUB INNER) INTERACT NLD24G5_FULLY_ISO_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD24G5_FULLY_ISO
	D XOR B
}
SH_N.E.3_NLD24G5_ISO_SWITCH
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD24G5_ISO_SWITCH{ @ min and max extension of PSUB beyond SH_N == 2.2
    A = (HOLES PSUB INNER) INTERACT NLD24G5_ISO_SWITCH_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NLD24G5_ISO_SWITCH
	D XOR B
}
SH_N.E.3_NA6G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NA6G5_NBL{ @ min and max extension of PSUB beyond SH_N == 1
    A = (HOLES PSUB INNER) INTERACT NA6G5_NBL_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NA6G5_NBL
	D XOR B
}
SH_N.E.3_NA20G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NA20G5_NBL{ @ min and max extension of PSUB beyond SH_N == 2
    A = (HOLES PSUB INNER) INTERACT NA20G5_NBL_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NA20G5_NBL
	D XOR B
}
SH_N.E.3_NA29G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NA29G5_NBL{ @ min and max extension of PSUB beyond SH_N == 2.5
    A = (HOLES PSUB INNER) INTERACT NA29G5_NBL_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NA29G5_NBL
	D XOR B
}
SH_N.E.3_NA29G3_DEP_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NA29G3_DEP_NBL{ @ min and max extension of PSUB beyond SH_N == 2.5
    A = (HOLES PSUB INNER) INTERACT NA29G3_DEP_NBL_CH
	B = PSUB TOUCH A
	C = HVSHN INTERACT B
	D = SIZE C BY SH_N_E_3_NA29G3_DEP_NBL
	D XOR B
}
SH_N.E.3_NLD36G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD36G5_GB{ @ min and max extension of PSUB beyond SH_N == 3.5
    A = (HVSHN INTERACT NLD36G5_GB_CH ) NOT INTERACT NDD
	B = (HOLES A INNER) INTERACT NLD36G5_GB_CH
    C = SIZE (A OR B) BY SH_N_E_3_NLD36G5_GB
	D = PSUB INTERACT NLD36G5_GB_CH
	C XOR D
}
SH_N.E.3_NLD45G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NLD45G5_GB{ @ min and max extension of PSUB beyond SH_N == 4.5
    A = (HVSHN INTERACT NLD45G5_GB_CH ) NOT INTERACT NDD
	B = (HOLES A INNER) INTERACT NLD45G5_GB_CH
    C = SIZE (A OR B) BY SH_N_E_3_NLD45G5_GB
	D = PSUB INTERACT NLD45G5_GB_CH
	C XOR D
}
SH_N.E.3_NA45G3_DEP_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NA45G3_DEP_GB{ @ min and max extension of PSUB beyond SH_N == 4.5
    A = (HVSHN INTERACT NA45G3_DEP_GB_CH ) NOT INTERACT NDD
	B = (HOLES A INNER) INTERACT NA45G3_DEP_GB_CH
    C = SIZE (A OR B) BY SH_N_E_3_NA45G3_DEP_GB
	D = PSUB INTERACT NA45G3_DEP_GB_CH
	C XOR D
}
SH_N.E.3_NPDDSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NPDDSHNNBL_PO_BOUNDARY{ @ min and max extension of PSUB beyond SH_N == 1.7
    A = HVSHN INTERACT (BJT_NPDDSHNNBL_PO_BOUNDARY_B OR BJT_NPDDSHNNBL_PO_BOUNDARY_C)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_NPDDSHNNBL_PO_BOUNDARY
	D = PSUB INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_B
    C XOR D 
}
SH_N.E.3_NPWSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NPWSHNNBL_PO_BOUNDARY{ @ min and max extension of PSUB beyond SH_N == 1.7
    A = HVSHN INTERACT (BJT_NPWSHNNBL_PO_BOUNDARY_B OR BJT_NPWSHNNBL_PO_BOUNDARY_C)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_NPWSHNNBL_PO_BOUNDARY
	D = PSUB INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_B
    C XOR D 
}
SH_N.E.3_PNDDSHPNBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_PNDDSHPNBL{ @ min and max extension of PSUB beyond SH_N == 1.9
    A = HVSHN INTERACT (BJT_PNDDSHPNBL_B OR BJT_PNDDSHPNBL_C)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_PNDDSHPNBL
	D = PSUB INTERACT BJT_PNDDSHPNBL_B
    C XOR D 
}
SH_N.E.3_NPDDSHNNBL_BGR8
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NPDDSHNNBL_BGR8{ @ min and max extension of PSUB beyond SH_N == 1.7
    A = HVSHN INTERACT (BJT_NPDDSHNNBL_BGR8_B OR BJT_NPDDSHNNBL_BGR8_C)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_NPDDSHNNBL_BGR8
	D = PSUB INTERACT BJT_NPDDSHNNBL_BGR8_B
    C XOR D 
}
SH_N.E.3_NPWSHNNBL_BGR8
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_NPWSHNNBL_BGR8{ @ min and max extension of PSUB beyond SH_N == 1.7
    A = HVSHN INTERACT (BJT_NPWSHNNBL_BGR8_B OR BJT_NPWSHNNBL_BGR8_C)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_NPWSHNNBL_BGR8
	D = PSUB INTERACT BJT_NPWSHNNBL_BGR8_B
    C XOR D 
}
SH_N.E.3_PBSHNNBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_PBSHNNBL{ @ min and max extension of PSUB beyond SH_N ==2.5
   A = PSUB INTERACT DIO_PBSHNNBL_P
   B = HVSHN INTERACT DIO_PBSHNNBL_P
   C = B OR (HOLES B INNER)
   D = SIZE C BY SH_N_E_3_PBSHNNBL
   D XOR A
}
SH_N.E.3_PDDSHNNBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_PDDSHNNBL{ @ min and max extension of PSUB beyond SH_N ==2.5
   A = PSUB INTERACT DIO_PDDSHNNBL_P
   B = HVSHN INTERACT DIO_PDDSHNNBL_P
   C = B OR (HOLES B INNER)
   D = SIZE C BY SH_N_E_3_PDDSHNNBL
   D XOR A
}
SH_N.E.3_SHPNBLSHN_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_SHPNBLSHN_GB{ @ min and max extension of PSUB beyond SH_N ==4.5
   A = PSUB INTERACT DIO_SHPNBLSHN_GB_P
   B = HVSHN INTERACT DIO_SHPNBLSHN_GB_P
   C = B OR (HOLES B INNER)
   D = SIZE C BY SH_N_E_3_SHPNBLSHN_GB
   D XOR A
}
SH_N.E.3_SHNNBLPSUBSHP
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_SHNNBLPSUBSHP{ @ min and max extension of PSUB beyond SH_N ==2.5
   A = PSUB INTERACT DIO_SHNNBLPSUBSHP_M
   B = HVSHN INTERACT DIO_SHNNBLPSUBSHP_M
   C = B OR (HOLES B INNER)
   D = SIZE C BY SH_N_E_3_SHNNBLPSUBSHP
   D XOR A
}
SH_N.E.3_SHNPSUBSHP
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_SHNPSUBSHP{ @ min and max extension of PSUB beyond SH_N ==2.5
   A = PSUB INTERACT DIO_SHNPSUBSHP_M
   B = HVSHN INTERACT DIO_SHNPSUBSHP_M
   C = B OR (HOLES B INNER)
   D = SIZE C BY SH_N_E_3_SHNPSUBSHP
   D XOR A
}
SH_N.E.3_SHNNBLPSUBSHP_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_SHNNBLPSUBSHP_GB{ @ min and max extension of PSUB beyond SH_N ==4.5
   A = PSUB INTERACT DIO_SHNNBLPSUBSHP_GB_M
   B = HVSHN INTERACT DIO_SHNNBLPSUBSHP_GB_M
   C = B OR (HOLES B INNER)
   D = SIZE C BY SH_N_E_3_SHNNBLPSUBSHP_GB
   D XOR A
}
SH_N.E.3_ZENER_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_ZENER_NBL{ @ min and max extension of PSUB beyond SH_N == 3
    A = HVSHN TOUCH ((HOLES HVSHN INNER) INTERACT DIO_ZENER_NBL_M)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_ZENER_NBL
	D = PSUB INTERACT DIO_ZENER_NBL_M
	C XOR D
}
SH_N.C.16_SBD_12V
0 0 7 Jan  2 03:30:31 2022                     
SH_N.C.16_SBD_12V { @ min and max clearance of SH_N to inward SH_P ==0
    A = (HOLES HVSHN INNER) ENCLOSE DIO_SBD_12V_M
	B = (HOLES SH_P INNER) ENCLOSE DIO_SBD_12V_M
    C = SH_P TOUCH B
	D = B OR C 
	D XOR A
}
SH_N.E.3_SBD_12V
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_SBD_12V{ @ min and max extension of PSUB beyond SH_N == 2.2
    A = HVSHN TOUCH ((HOLES HVSHN INNER) INTERACT DIO_SBD_12V_M)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_SBD_12V
	D = PSUB INTERACT DIO_SBD_12V_M
	C XOR D
}
SH_N.C.16_SBD_16V
0 0 7 Jan  2 03:30:31 2022                     
SH_N.C.16_SBD_16V { @ min and max clearance of SH_N to inward SH_P ==0
    A = (HOLES HVSHN INNER) ENCLOSE DIO_SBD_16V_M
	B = (HOLES SH_P INNER) ENCLOSE DIO_SBD_16V_M
    C = SH_P TOUCH B
	D = B OR C 
	D XOR A
}
SH_N.E.3_SBD_16V
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_SBD_16V{ @ min and max extension of PSUB beyond SH_N == 2.2
    A = HVSHN TOUCH ((HOLES HVSHN INNER) INTERACT DIO_SBD_16V_M)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_SBD_16V
	D = PSUB INTERACT DIO_SBD_16V_M
	C XOR D
}
SH_N.C.16_SBD_24V
0 0 7 Jan  2 03:30:31 2022                     
SH_N.C.16_SBD_24V { @ min and max clearance of SH_N to inward SH_P ==0
    A = (HOLES HVSHN INNER) ENCLOSE DIO_SBD_24V_M
	B = (HOLES SH_P INNER) ENCLOSE DIO_SBD_24V_M
    C = SH_P TOUCH B
	D = B OR C 
	D XOR A
}
SH_N.E.3_SBD_24V
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.3_SBD_24V{ @ min and max extension of PSUB beyond SH_N == 2.2
    A = HVSHN TOUCH ((HOLES HVSHN INNER) INTERACT DIO_SBD_24V_M)
	B = A OR (HOLES A INNER)
	C = SIZE B BY SH_N_E_3_SBD_24V
	D = PSUB INTERACT DIO_SBD_24V_M
	C XOR D
}
SH_N.E.4_PA6G5_DE_BL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA6G5_DE_BL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1
    A = HVSHN INTERACT PA6G5_DE_BL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA6G5_DE_BL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA6G5_SA_BL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA6G5_SA_BL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1
    A = HVSHN INTERACT PA6G5_SA_BL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA6G5_SA_BL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA12G5_SLIT_BL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA12G5_SLIT_BL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1.6
    A = HVSHN INTERACT PA12G5_SLIT_BL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA12G5_SLIT_BL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA12G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA12G5_NBL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1.6
    A = HVSHN INTERACT PA12G5_NBL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA12G5_NBL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA20G5_BL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA20G5_BL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 2
    A = HVSHN INTERACT PA20G5_BL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA20G5_BL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA20G5_SLIT_BL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA20G5_SLIT_BL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 2
    A = HVSHN INTERACT PA20G5_SLIT_BL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA20G5_SLIT_BL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA29G5_BL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA29G5_BL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 2.5
    A = HVSHN INTERACT PA29G5_BL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA29G5_BL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA36G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA36G5_BL_GB{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 3.5
    A = HVSHN INTERACT PA36G5_BL_GB_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA36G5_BL_GB
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA45G5_BL_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA45G5_BL_GB{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 4.5
    A = HVSHN INTERACT PA45G5_BL_GB_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA45G5_BL_GB
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA9G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA9G5_NBL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1.2
    A = HVSHN INTERACT PA9G5_NBL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA9G5_NBL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA9G5_SLIT_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA9G5_SLIT_NBL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1.2
    A = HVSHN INTERACT PA9G5_SLIT_NBL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA9G5_SLIT_NBL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA16G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA16G5_NBL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1.8
    A = HVSHN INTERACT PA16G5_NBL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA16G5_NBL
    D NOT COIN EDGE PSUB 
}
SH_N.E.4_PA16G5_SLIT_NBL
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.4_PA16G5_SLIT_NBL{ @ min and max extension of PSUB beyond SH_N outside edge for HVPMOS == 1.8
    A = HVSHN INTERACT PA16G5_SLIT_NBL_CH
	B = HOLES A INNER 
	C = A OR B 
    D = SIZE C BY SH_N_E_4_PA16G5_SLIT_NBL
    D NOT COIN EDGE PSUB 
}
SH_N.E.5_NLD36G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.5_NLD36G5_GB{ @ min extension of SH_N beyond HVNW in channel length direction on drain side >= 2
    A = HVSHN INTERACT NLD36G5_GB_D
	B = HVNW INTERACT NLD36G5_GB_D
	C = EXPAND EDGE B INSIDE BY GRID EXTEND BY -GRID
	D = B TOUCH EDGE (C INSIDE A)
	ENC D A < SH_N_E_5_NLD36G5_GB ABUT < 90 REGION
}
SH_N.E.6_NLD36G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.6_NLD36G5_GB{ @ min extension of SH_N beyond HVNW in channel width direction >= 4
    A = HVSHN INTERACT NLD36G5_GB_D
	B = HVNW INTERACT NLD36G5_GB_D
	C = EXPAND EDGE B INSIDE BY GRID EXTEND BY -GRID
	D = B NOT TOUCH EDGE (C INSIDE A)
	ENC D A < SH_N_E_6_NLD36G5_GB ABUT < 90 REGION
}
SH_N.E.5_NLD45G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.5_NLD45G5_GB{ @ min extension of SH_N beyond HVNW in channel length direction on drain side >= 2
    A = HVSHN INTERACT NLD45G5_GB_D
	B = HVNW INTERACT NLD45G5_GB_D
	C = EXPAND EDGE B INSIDE BY GRID EXTEND BY -GRID
	D = B TOUCH EDGE (C INSIDE A)
	ENC D A < SH_N_E_5_NLD45G5_GB ABUT < 90 REGION
}
SH_N.E.6_NLD45G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.6_NLD45G5_GB{ @ min extension of SH_N beyond HVNW in channel width direction >= 4
    A = HVSHN INTERACT NLD45G5_GB_D
	B = HVNW INTERACT NLD45G5_GB_D
	C = EXPAND EDGE B INSIDE BY GRID EXTEND BY -GRID
	D = B NOT TOUCH EDGE (C INSIDE A)
	ENC D A < SH_N_E_6_NLD45G5_GB ABUT < 90 REGION
}
SH_N.E.5_NA45G3_DEP_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.5_NA45G3_DEP_GB{ @ min extension of SH_N beyond HVNW in channel length direction on drain side >= 2
    A = HVSHN INTERACT NA45G3_DEP_GB_D
	B = HVNW INTERACT NA45G3_DEP_GB_D
	C = EXPAND EDGE B INSIDE BY GRID EXTEND BY -GRID
	D = B TOUCH EDGE (C INSIDE A)
	ENC D A < SH_N_E_5_NA45G3_DEP_GB ABUT < 90 REGION
}
SH_N.E.6_NA45G3_DEP_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.E.6_NA45G3_DEP_GB{ @ min extension of SH_N beyond HVNW in channel width direction >= 4
    A = HVSHN INTERACT NA45G3_DEP_GB_D
	B = HVNW INTERACT NA45G3_DEP_GB_D
	C = EXPAND EDGE B INSIDE BY GRID EXTEND BY -GRID
	D = B NOT TOUCH EDGE (C INSIDE A)
	ENC D A < SH_N_E_6_NA45G3_DEP_GB ABUT < 90 REGION
}
SH_N.E.7_NLD6G5_DE_FULLY_ISO
0 0 8 Jan  2 03:30:31 2022                     
SH_N.E.7_NLD6G5_DE_FULLY_ISO { @ min and max extension of SH_N beyond drain OD (except SH_N edge interact POLY) == 0.5
     A = HVSHN INTERACT NLD6G5_DE_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B NOT INTERACT NLD6G5_DE_FULLY_ISO_D
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D INSIDE BY SH_N_E_7_NLD6G5_DE_FULLY_ISO EXTEND BY -SH_N_E_7_NLD6G5_DE_FULLY_ISO
     E NOT TOUCH NLD6G5_DE_FULLY_ISO_D
}
SH_N.E.7_NLD6G5_DE
0 0 8 Jan  2 03:30:31 2022                     
SH_N.E.7_NLD6G5_DE { @ min and max extension of SH_N beyond drain OD (except SH_N edge interact POLY) == 0.5
     A = HVSHN INTERACT NLD6G5_DE_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B NOT INTERACT NLD6G5_DE_D
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D INSIDE BY SH_N_E_7_NLD6G5_DE EXTEND BY -SH_N_E_7_NLD6G5_DE
     E NOT TOUCH NLD6G5_DE_D
}
SH_N.O.1_NLD36G5_GB
0 0 8 Jan  2 03:30:31 2022                     
SH_N.O.1_NLD36G5_GB { @ min and max overlap of SH_N beyond active OD in channel length direction on drain side == 0.64
     A = HVSHN AND NLD36G5_GB_CH
	 B = A INSIDE EDGE NLD36G5_GB_CH
	 C = A WITH EDGE B == 1
     INT C < SH_N_O_1_NLD36G5_GB ABUT < 90 SINGULAR REGION
     SIZE C BY SH_N_O_1_NLD36G5_GB/2 UNDEROVER
     NLD36G5_GB_CH NOT INTERACT HVSHN 
}
SH_N.O.2_NLD36G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.O.2_NLD36G5_GB { @ min and max overlap of SH_N and RPO in channel length direction on drain side ==0.2
     A = HVSHN INTERACT NLD36G5_GB_CH
     B = RPO INTERACT NLD36G5_GB_CH
	 INT A B < SH_N_O_2_NLD36G5_GB ABUT < 90 SINGULAR REGION
	 C = A AND B
	 SIZE C BY SH_N_O_2_NLD36G5_GB/2 UNDEROVER
}
SH_N.O.1_NLD45G5_GB
0 0 8 Jan  2 03:30:31 2022                     
SH_N.O.1_NLD45G5_GB { @ min and max overlap of SH_N beyond active OD in channel length direction on drain side == 0.64
     A = HVSHN AND NLD45G5_GB_CH
	 B = A INSIDE EDGE NLD45G5_GB_CH
	 C = A WITH EDGE B == 1
     INT C < SH_N_O_1_NLD45G5_GB ABUT < 90 SINGULAR REGION
     SIZE C BY SH_N_O_1_NLD45G5_GB/2 UNDEROVER
     NLD45G5_GB_CH NOT INTERACT HVSHN 
}
SH_N.O.2_NLD45G5_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.O.2_NLD45G5_GB { @ min and max overlap of SH_N and RPO in channel length direction on drain side ==0.2
     A = HVSHN INTERACT NLD45G5_GB_CH
     B = RPO INTERACT NLD45G5_GB_CH
	 INT A B < SH_N_O_2_NLD45G5_GB ABUT < 90 SINGULAR REGION
	 C = A AND B
	 SIZE C BY SH_N_O_2_NLD45G5_GB/2 UNDEROVER
}
SH_N.O.1_NA45G3_DEP_GB
0 0 8 Jan  2 03:30:31 2022                     
SH_N.O.1_NA45G3_DEP_GB { @ min and max overlap of SH_N beyond active OD in channel length direction on drain side == 0.64
     A = HVSHN AND NA45G3_DEP_GB_CH
	 B = A INSIDE EDGE NA45G3_DEP_GB_CH
	 C = A WITH EDGE B == 1
     INT C < SH_N_O_1_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
     SIZE C BY SH_N_O_1_NA45G3_DEP_GB/2 UNDEROVER
     NA45G3_DEP_GB_CH NOT INTERACT HVSHN 
}
SH_N.O.2_NA45G3_DEP_GB
0 0 7 Jan  2 03:30:31 2022                     
SH_N.O.2_NA45G3_DEP_GB { @ min and max overlap of SH_N and RPO in channel length direction on drain side ==0.2
     A = HVSHN INTERACT NA45G3_DEP_GB_CH
     B = RPO INTERACT NA45G3_DEP_GB_CH
	 INT A B < SH_N_O_2_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
	 C = A AND B
	 SIZE C BY SH_N_O_2_NA45G3_DEP_GB/2 UNDEROVER
}
SH_N.R.1
0 0 3 Jan  2 03:30:31 2022                     
SH_N.R.1 { @ SH_N must be fully inside HVDMY(except LVISO DMY region)
   (HVSHN NOT INTERACT NBL_ISO_RING) NOT HVDMY
}
SH_N.R.2
0 0 9 Jan  2 03:30:31 2022                     
SH_N.R.2 { @ Each HVSHN in LV region, outside edge must be butted with HVDMY and P+ iso ring
		   @ except HVSHN inside HVSHN ring 
     LV_HVSHN = HVSHN NOT HVDMY
     LV_HVSHN_H = HOLES LV_HVSHN
     LV_HVSHN_ALL = LV_HVSHN OR LV_HVSHN_H
	 PPOD_RING = PPOD_ISO_R_1 TOUCH PPOD_ISO_H_CHECK
 	 LV_HVSHN_ALL NOT COINCIDENT OUTSIDE EDGE (HVDMY INTERACT PPOD_RING)
	 LV_HVSHN_ALL NOT INSIDE PPOD_ISO_H_CHECK
}
SH_N.R.3
0 0 5 Jan  2 03:30:31 2022                     
SH_N.R.3 { @ SH_N should be fully inside PSUB .
		   @ {PSUB CUT SH_N} or {SH_N OUTSIDE PSUB} is not allowed.
     A = HVSHN NOT INTERACT (PPOD_ISO_H_NLD5G5_ISO_SWITCH OR PPOD_ISO_H_PCH5_AS_SWITCH_MAC)
     A NOT PSUB
}
SH_N.R.4
0 0 11 Jan  2 03:30:31 2022                    
SH_N.R.4 { @Every PW must be surrounded by SH_N and N+ isolation ring, if the PW are inside the same NBL but with different potential.The following notes are DRC checkable through metal connection:
          @(1) All PWs inside the same SH_N and N+ isolation-ring have to be connected to the same potential. 
          @(2) If PWs are connected to different potential, they have to be isolated by surrounding with SH_N and N+ isolation-ring inside the same NBL. 
NPOD_HVSHN_NBL_ALL = (( NPOD AND HVSHN ) AND NBL ) NOT ALL_HVMOS_OD
NBL_ISO_H_ALL = ((HOLES NPOD_HVSHN_NBL_ALL) NOT NPOD_HVSHN_NBL_ALL) INSIDE NBL
RWi = PWELi INSIDE NBLi
LV_RW = STAMP RWi BY P_WELLSi
     NBL_WITH_MULTI_PW = NBL INTERACT LV_RW BY NET > 1
     MERGE  (  ( LV_RW INTERACT NBL_WITH_MULTI_PW )  NOT INSIDE NBL_ISO_H_ALL )     // check differnt net RW not inside NBL_ISO_H
     ( NBL_ISO_H_ALL INTERACT NBL )  INTERACT LV_RW BY NET > 1                 // check one NBL_ISO_ring_hole with different net RW
}
SH_N.R.5
0 0 4 Jan  2 03:30:31 2022                     
SH_N.R.5 { @ For all HV diodes and BJTs, {(SH_N OR NDD) OR HVNW} must be surrounded by P+ isolation ring
    A =  ((HVSHN OR NDD) OR HVNW) INTERACT (HVBJT_DMY OR HVDIO_DMY)
    A NOT INSIDE PPOD_ISO_H
}
SH_N.R.6
0 0 3 Jan  2 03:30:31 2022                     
SH_N.R.6 { @ NW is not allowed to overlap with SH_N
   NWEL AND HVSHN
}
SH_N.R.7
0 0 8 Jan  2 03:30:31 2022                     
SH_N.R.7 { @ SH_N hole between {BULK OD OR SOURCE OD} and N+ pickup-ring width direction is not allowed
	A = HVSHN INTERACT ALL_HVPMOS_OD
	B = HOLES A INNER
	B INTERACT NPOD
	B INTERACT ALL_HVPMOS_S
	B NOT ENCLOSE ALL_HVPMOS_D
    NOT RECTANGLE B
}
SH_N.C.15_PCH5_AS_SWITCH_MAC
0 0 8 Jan  2 03:30:31 2022                     
SH_N.C.15_PCH5_AS_SWITCH_MAC{ @ Min clearance from SH_N to P+isolation ring >= 0.5
    A = HOLES HVSHN INNER
    B = HVSHN TOUCH A
    C = HVSHN NOT B
    D = A OR (B OR C)
    E = D INTERACT PCH5_AS_SWITCH_MAC_CH 
    EXT PPOD_ISO_R E < SH_N_C_15_PCH5_AS_SWITCH_MAC ABUT < 90 SINGULAR REGION 
}
SH_N.C.15_NLD5G5_ISO_SWITCH
0 0 8 Jan  2 03:30:31 2022                     
SH_N.C.15_NLD5G5_ISO_SWITCH{ @ Min clearance from SH_N to P+isolation ring >= 0.5
    A = HOLES HVSHN INNER
    B = HVSHN TOUCH A
    C = HVSHN NOT B
    D = A OR (B OR C)
    E = D INTERACT NLD5G5_ISO_SWITCH_CH 
    EXT PPOD_ISO_R E < SH_N_C_15_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION 
}
PSUB.W.1
0 0 3 Jan  2 03:30:31 2022                     
PSUB.W.1 { @ Min. PSUB width < 0.65
  INT PSUB < PSUB_W_1 ABUT < 90 SINGULAR REGION
}                
PSUB.S.1
0 0 3 Jan  2 03:30:31 2022                     
PSUB.S.1 { @ Min. PSUB space < 0.65
  EXT PSUB < PSUB_S_1 ABUT < 90 SINGULAR REGION
}
PSUB.C.1
0 0 6 Jan  2 03:30:31 2022                     
PSUB.C.1 { @ Min clearance pf PSUB to SH_P >= 0.65
  X = ((((NA6G5_NBL_OD_ALL OR NA29G5_OD_ALL) OR NA29G5_NBL_OD_ALL) OR NA29G3_dep_NBL_OD_ALL) OR NA20G5_OD_ALL) OR NA20G5_NBL_OD_ALL
  A = PSUB NOT INTERACT X
  B = HVSHP NOT INTERACT X
  EXT A B < PSUB_C_1 ABUT < 90 SINGULAR REGION
}
PSUB.E.1
0 0 3 Jan  2 03:30:31 2022                     
PSUB.E.1 { @ Min extension of PSUB beyond SH_N >= 0.65
  ENC HVSHN PSUB < PSUB_E_1 ABUT < 90 SINGULAR REGION
}
PSUB.R.1
0 0 4 Jan  2 03:30:31 2022                     
PSUB.R.1 { @ PSUB should be rectangle for HVBJT and HVDIODE
  NOT RECTANGLE (PSUB INTERACT HVBJT_DMY)
  NOT RECTANGLE (PSUB INTERACT HVDIO_DMY)
}
PSUB.R.2
0 0 4 Jan  2 03:30:31 2022                     
PSUB.R.2 { @ PSUB OVERLAP P+ isolation-ring is not allowed (except N+/HVPW Diode (GB) and N+/PDD Diode (GA)) 
  A = PSUB NOT INTERACT (DIO_NPDD_M OR DIO_NHVPW_GB_M)
  A AND PPOD_ISO_R
}
NDD.W.1
0 0 4 Jan  2 03:30:31 2022                     
NDD.W.1 { @ Minimum width of a NDD region.>= 3.5 um,except NA6G5_NBL_GA.
    A = NDD NOT INTERACT NA6G5_NBL_GATE
    INT A < NDD_W_1 ABUT<90 SINGULAR REGION
}
NDD.S.1
0 0 3 Jan  2 03:30:31 2022                     
NDD.S.1 { @ Minimum space between two NDDD regions. >= 2 um,except
    EXT NDD < NDD_S_1 ABUT<90 SINGULAR REGION
}
NDD.S.2
0 0 4 Jan  2 03:30:31 2022                     
NDD.S.2 { @ Min space between two NDD regions which share the same P+ OD isolation ring. >= 2
    A = EXT NDD < NDD_S_2 ABUT<90 SINGULAR REGION
	A INSIDE PPOD_ISO_H
}
NDD.C.1
0 0 9 Jan  2 03:30:31 2022                     
NDD.C.1 { @ Min clearance from NDD to {SH_N OUTSIDE NDD} >= 1
    A = NDD NOT INTERACT NCH5_LVT_G
    B = HVSHN OUTSIDE A
	EXT B A < NDD_C_1 ABUT<90 SINGULAR REGION
	C = NDD INTERACT NCH5_LVT_G
	D = HVSHN INSIDE (((HOLES PPOD_ISO_R_9V INNER) OR (HOLES PPOD_ISO_R_29V INNER)) OR (HOLES PPOD_ISO_R_45V INNER))
	E = D OUTSIDE C
    EXT E C < NDD_C_1 ABUT > 0 < 90 SINGULAR REGION 
}
NDD.R.1
0 0 5 Jan  2 03:30:31 2022                     
NDD.R.1 { @ NDD must fully inside HVGA(except 5V LVT NMOS) [Butted is not allowed]
    A = NDD NOT INTERACT NCH5_LVT_G
    A NOT HVGA
    A COIN INSIDE EDGE HVGA
}
NDD.O.1_NA6G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
NDD.O.1_NA6G5_NBL { @ min and max overlap of NDD and PO in channel length direction ==  0.6
    A = POLY INTERACT NA6G5_NBL_GATE
	B = NDD INTERACT NA6G5_NBL_CH
	INT A B < NDD_O_1_NA6G5_NBL ABUT < 90 SINGULAR REGION
	C = A AND B 
	SIZE C BY NDD_O_1_NA6G5_NBL/2 UNDEROVER
}
NDD.O.1_NA20G5
0 0 7 Jan  2 03:30:31 2022                     
NDD.O.1_NA20G5 { @ min and max overlap of NDD and PO in channel length direction ==  0.8
    A = POLY INTERACT NA20G5_GATE
	B = NDD INTERACT NA20G5_CH
	INT A B < NDD_O_1_NA20G5 ABUT < 90 SINGULAR REGION
	C = A AND B 
	SIZE C BY NDD_O_1_NA20G5/2 UNDEROVER
}
NDD.O.1_NA20G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
NDD.O.1_NA20G5_NBL { @ min and max overlap of NDD and PO in channel length direction ==  0.8
    A = POLY INTERACT NA20G5_NBL_GATE
	B = NDD INTERACT NA20G5_NBL_CH
	INT A B < NDD_O_1_NA20G5_NBL ABUT < 90 SINGULAR REGION
	C = A AND B 
	SIZE C BY NDD_O_1_NA20G5_NBL/2 UNDEROVER
}
NDD.O.1_NA29G5
0 0 7 Jan  2 03:30:31 2022                     
NDD.O.1_NA29G5 { @ min and max overlap of NDD and PO in channel length direction ==  0.6
    A = POLY INTERACT NA29G5_GATE
	B = NDD INTERACT NA29G5_CH
	INT A B < NDD_O_1_NA29G5 ABUT < 90 SINGULAR REGION
	C = A AND B 
	SIZE C BY NDD_O_1_NA29G5/2 UNDEROVER
}
NDD.O.1_NA29G5_NBL
0 0 7 Jan  2 03:30:31 2022                     
NDD.O.1_NA29G5_NBL { @ min and max overlap of NDD and PO in channel length direction ==  0.6
    A = POLY INTERACT NA29G5_NBL_GATE
	B = NDD INTERACT NA29G5_NBL_CH
	INT A B < NDD_O_1_NA29G5_NBL ABUT < 90 SINGULAR REGION
	C = A AND B 
	SIZE C BY NDD_O_1_NA29G5_NBL/2 UNDEROVER
}
NDD.O.1_NA29G3_DEP_NBL
0 0 7 Jan  2 03:30:31 2022                     
NDD.O.1_NA29G3_DEP_NBL { @ min and max overlap of NDD and PO in channel length direction ==  0.6
    A = POLY INTERACT NA29G3_DEP_NBL_GATE
	B = NDD INTERACT NA29G3_DEP_NBL_CH
	INT A B < NDD_O_1_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION
	C = A AND B 
	SIZE C BY NDD_O_1_NA29G3_DEP_NBL/2 UNDEROVER
}
NDD.E.1_NLD6G5_DE_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD6G5_DE_FULLY_ISO { @ Min extension of NDD beyond Active OD >= 1.5
	A = NDD INTERACT NLD6G5_DE_FULLY_ISO_GATE
	ENC NLD6G5_DE_FULLY_ISO_CH A < NDD_E_1_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD6G5_SA_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD6G5_SA_FULLY_ISO { @ Min extension of NDD beyond Active OD >= 1
	A = NDD INTERACT NLD6G5_SA_FULLY_ISO_GATE
	ENC NLD6G5_SA_FULLY_ISO_CH A < NDD_E_1_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
NDD.E.1_NA6G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NA6G5_NBL { @ Min extension of NDD beyond Active OD >= 1
	A = NDD INTERACT NA6G5_NBL_GATE
	ENC NA6G5_NBL_CH A < NDD_E_1_NA6G5_NBL ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD9G5
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD9G5 { @ Min extension of NDD beyond Active OD >= 1
	A = NDD INTERACT NLD9G5_GATE
	ENC NLD9G5_CH A < NDD_E_1_NLD9G5 ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD9G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD9G5_FULLY_ISO { @ Min extension of NDD beyond Active OD >= 1
	A = NDD INTERACT NLD9G5_FULLY_ISO_GATE
	ENC NLD9G5_FULLY_ISO_CH A < NDD_E_1_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD12G5
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD12G5 { @ Min extension of NDD beyond Active OD >= 1.5
	A = NDD INTERACT NLD12G5_GATE
	ENC NLD12G5_CH A < NDD_E_1_NLD12G5 ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD12G5_FULLY_ISO { @ Min extension of NDD beyond Active OD >= 1.5
	A = NDD INTERACT NLD12G5_FULLY_ISO_GATE
	ENC NLD12G5_FULLY_ISO_CH A < NDD_E_1_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD16G5
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD16G5 { @ Min extension of NDD beyond Active OD >= 2
	A = NDD INTERACT NLD16G5_GATE
	ENC NLD16G5_CH A < NDD_E_1_NLD16G5 ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD16G5_FULLY_ISO { @ Min extension of NDD beyond Active OD >= 2
	A = NDD INTERACT NLD16G5_FULLY_ISO_GATE
	ENC NLD16G5_FULLY_ISO_CH A < NDD_E_1_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD20G5
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD20G5 { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NLD20G5_GATE
	ENC NLD20G5_CH A < NDD_E_1_NLD20G5 ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD20G5_FULLY_ISO { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NLD20G5_FULLY_ISO_GATE
	ENC NLD20G5_FULLY_ISO_CH A < NDD_E_1_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD24G5_FULLY_ISO { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NLD24G5_FULLY_ISO_GATE
	ENC NLD24G5_FULLY_ISO_CH A < NDD_E_1_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
NDD.E.1_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD24G5_ISO_SWITCH { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NLD24G5_ISO_SWITCH_GATE
	ENC NLD24G5_ISO_SWITCH_CH A < NDD_E_1_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
}
NDD.E.1_NA20G5
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NA20G5 { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NA20G5_GATE
	ENC NA20G5_CH A < NDD_E_1_NA20G5 ABUT < 90 SINGULAR REGION
}
NDD.E.1_NA20G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NA20G5_NBL { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NA20G5_NBL_GATE
	ENC NA20G5_NBL_CH A < NDD_E_1_NA20G5_NBL ABUT < 90 SINGULAR REGION
}
NDD.E.1_NA29G5
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NA29G5 { @ Min extension of NDD beyond Active OD >= 3.5
	A = NDD INTERACT NA29G5_GATE
	ENC NA29G5_CH A < NDD_E_1_NA29G5 ABUT < 90 SINGULAR REGION
}
NDD.E.1_NA29G5_NBL
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NA29G5_NBL { @ Min extension of NDD beyond Active OD >= 3.5
	A = NDD INTERACT NA29G5_NBL_GATE
	ENC NA29G5_NBL_CH A < NDD_E_1_NA29G5_NBL ABUT < 90 SINGULAR REGION
}
NDD.E.1_NA29G3_DEP_NBL
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NA29G3_DEP_NBL { @ Min extension of NDD beyond Active OD >= 3.5
	A = NDD INTERACT NA29G3_DEP_NBL_GATE
	ENC NA29G3_DEP_NBL_CH A < NDD_E_1_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION
}
NDD.E.2_NLD5G5_ISO_SWITCH
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD5G5_ISO_SWITCH { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD5G5_ISO_SWITCH_GATE
    B = SIZE A BY -NDD_E_2_NLD5G5_ISO_SWITCH
	C = NDD INTERACT NLD5G5_ISO_SWITCH_GATE
	B XOR C	
}
NDD.E.1_NLD5G5_ISO_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD5G5_ISO_SWITCH { @ Min extension of NDD beyond Active OD >= 1
	A = NDD INTERACT NLD5G5_ISO_SWITCH_GATE
	ENC NLD5G5_ISO_SWITCH_CH A < NDD_E_1_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
}
NDD.E.2_NLD6G5_SA
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD6G5_SA { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD6G5_SA_GATE
    B = SIZE A BY -NDD_E_2_NLD6G5_SA
	C = NDD INTERACT NLD6G5_SA_GATE
	B XOR C	
}
NDD.E.1_NLD6G5_SA
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD6G5_SA { @ Min extension of NDD beyond Active OD >= 1
	A = NDD INTERACT NLD6G5_SA_GATE
	ENC NLD6G5_SA_CH A < NDD_E_1_NLD6G5_SA ABUT < 90 SINGULAR REGION
}
NDD.E.2_NLD6G5_DE
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD6G5_DE { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD6G5_DE_GATE
    B = SIZE A BY -NDD_E_2_NLD6G5_DE
	C = NDD INTERACT NLD6G5_DE_GATE
	B XOR C	
}
NDD.E.1_NLD6G5_DE
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD6G5_DE { @ Min extension of NDD beyond Active OD >= 1.5
	A = NDD INTERACT NLD6G5_DE_GATE
	ENC NLD6G5_DE_CH A < NDD_E_1_NLD6G5_DE ABUT < 90 SINGULAR REGION
}
NDD.E.2_NLD24G5
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD24G5 { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD24G5_GATE
    B = SIZE A BY -NDD_E_2_NLD24G5
	C = NDD INTERACT NLD24G5_GATE
	B XOR C	
}
NDD.E.1_NLD24G5
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD24G5 { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NLD24G5_GATE
	ENC NLD24G5_CH A < NDD_E_1_NLD24G5 ABUT < 90 SINGULAR REGION
}
NDD.E.2_NLD24G5_SWITCH
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD24G5_SWITCH { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD24G5_SWITCH_GATE
    B = SIZE A BY -NDD_E_2_NLD24G5_SWITCH
	C = NDD INTERACT NLD24G5_SWITCH_GATE
	B XOR C	
}
NDD.E.1_NLD24G5_SWITCH
0 0 4 Jan  2 03:30:31 2022                     
NDD.E.1_NLD24G5_SWITCH { @ Min extension of NDD beyond Active OD >= 3
	A = NDD INTERACT NLD24G5_SWITCH_GATE
	ENC NLD24G5_SWITCH_CH A < NDD_E_1_NLD24G5_SWITCH ABUT < 90 SINGULAR REGION
}
NDD.E.2_NLD6G5_DE_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD6G5_DE_FULLY_ISO { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD6G5_DE_FULLY_ISO_GATE
    B = SIZE A BY -NDD_E_2_NLD6G5_DE_FULLY_ISO
	C = NDD INTERACT NLD6G5_DE_FULLY_ISO_GATE
	B XOR C	
}
NDD.E.2_NLD6G5_SA_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD6G5_SA_FULLY_ISO { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD6G5_SA_FULLY_ISO_GATE
    B = SIZE A BY -NDD_E_2_NLD6G5_SA_FULLY_ISO
	C = NDD INTERACT NLD6G5_SA_FULLY_ISO_GATE
	B XOR C	
}
NDD.E.2_NLD9G5
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD9G5 { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD9G5_GATE
    B = SIZE A BY -NDD_E_2_NLD9G5
	C = NDD INTERACT NLD9G5_GATE
	B XOR C	
}
NDD.E.2_NLD9G5_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD9G5_FULLY_ISO { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD9G5_FULLY_ISO_GATE
    B = SIZE A BY -NDD_E_2_NLD9G5_FULLY_ISO
	C = NDD INTERACT NLD9G5_FULLY_ISO_GATE
	B XOR C	
}
NDD.E.2_NLD12G5
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD12G5 { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD12G5_GATE
    B = SIZE A BY -NDD_E_2_NLD12G5
	C = NDD INTERACT NLD12G5_GATE
	B XOR C	
}
NDD.E.2_NLD12G5_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD12G5_FULLY_ISO { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD12G5_FULLY_ISO_GATE
    B = SIZE A BY -NDD_E_2_NLD12G5_FULLY_ISO
	C = NDD INTERACT NLD12G5_FULLY_ISO_GATE
	B XOR C	
}
NDD.E.2_NLD16G5_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD16G5_FULLY_ISO { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD16G5_FULLY_ISO_GATE
    B = SIZE A BY -NDD_E_2_NLD16G5_FULLY_ISO
	C = NDD INTERACT NLD16G5_FULLY_ISO_GATE
	B XOR C	
}
NDD.E.2_NLD16G5
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD16G5 { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD16G5_GATE
    B = SIZE A BY -NDD_E_2_NLD16G5
	C = NDD INTERACT NLD16G5_GATE
	B XOR C	
}
NDD.E.2_NLD20G5
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD20G5 { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD20G5_GATE
    B = SIZE A BY -NDD_E_2_NLD20G5
	C = NDD INTERACT NLD20G5_GATE
	B XOR C	
}
NDD.E.2_NLD20G5_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD20G5_FULLY_ISO { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD20G5_FULLY_ISO_GATE
    B = SIZE A BY -NDD_E_2_NLD20G5_FULLY_ISO
	C = NDD INTERACT NLD20G5_FULLY_ISO_GATE
	B XOR C	
}
NDD.E.2_NLD24G5_FULLY_ISO
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD24G5_FULLY_ISO { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD24G5_FULLY_ISO_GATE
    B = SIZE A BY -NDD_E_2_NLD24G5_FULLY_ISO
	C = NDD INTERACT NLD24G5_FULLY_ISO_GATE
	B XOR C	
}
NDD.E.2_NLD24G5_ISO_SWITCH
0 0 6 Jan  2 03:30:31 2022                     
NDD.E.2_NLD24G5_ISO_SWITCH { @ Min and max extension of PSUB beyond NDD == 0.1
	A = PSUB INTERACT NLD24G5_ISO_SWITCH_GATE
    B = SIZE A BY -NDD_E_2_NLD24G5_ISO_SWITCH
	C = NDD INTERACT NLD24G5_ISO_SWITCH_GATE
	B XOR C	
}
NDD.E.3_NA6G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.3_NA6G5_NBL{ @ min and max extension of PSUB beyond NDD in channel width direction  == 0.1
    A = PSUB INTERACT NA6G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA6G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (PSUB TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA6G5_NBL_CH)
	E = EXPAND EDGE D INSIDE BY NDD_E_3_NA6G5_NBL
	E NOT TOUCH NDD
}
NDD.E.3_NA20G5
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.3_NA20G5{ @ min and max extension of PSUB beyond NDD in channel width direction  == 0.1
    A = PSUB INTERACT NA20G5_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (PSUB TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA20G5_CH)
	E = EXPAND EDGE D INSIDE BY NDD_E_3_NA20G5
	E NOT TOUCH NDD
}
NDD.E.3_NA20G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.3_NA20G5_NBL{ @ min and max extension of PSUB beyond NDD in channel width direction  == 0.1
    A = PSUB INTERACT NA20G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (PSUB TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_CH)
	E = EXPAND EDGE D INSIDE BY NDD_E_3_NA20G5_NBL
	E NOT TOUCH NDD
}
NDD.E.3_NA29G5
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.3_NA29G5{ @ min and max extension of PSUB beyond NDD in channel width direction  == 0.1
    A = PSUB INTERACT NA29G5_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (PSUB TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA29G5_CH)
	E = EXPAND EDGE D INSIDE BY NDD_E_3_NA29G5
	E NOT TOUCH NDD
}
NDD.E.3_NA29G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.3_NA29G5_NBL{ @ min and max extension of PSUB beyond NDD in channel width direction  == 0.1
    A = PSUB INTERACT NA29G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (PSUB TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_CH)
	E = EXPAND EDGE D INSIDE BY NDD_E_3_NA29G5_NBL
	E NOT TOUCH NDD
}
NDD.E.3_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.3_NA29G3_DEP_NBL{ @ min and max extension of PSUB beyond NDD in channel width direction  == 0.1
    A = PSUB INTERACT NA29G3_DEP_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = (PSUB TOUCH EDGE C) NOT TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_CH)
	E = EXPAND EDGE D INSIDE BY NDD_E_3_NA29G3_DEP_NBL
	E NOT TOUCH NDD
}
NDD.E.4_NA6G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
NDD.E.4_NA6G5_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on source side == 0
    A = PSUB INTERACT NA6G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA6G5_NBL_CH)
	B NOT TOUCH EDGE NDD
}
NDD.E.4_NA20G5
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.4_NA20G5{ @ min and max extension of PSUB beyond NDD in channel length direction on source side == 0.2
    A = PSUB INTERACT NA20G5_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_CH)
	C = EXPAND EDGE B INSIDE BY NDD_E_4_NA20G5
	C NOT TOUCH NDD
	D = NDD INTERACT NA20G5_CH
	D NOT A
}
NDD.E.4_NA20G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.4_NA20G5_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on source side == 0.2
    A = PSUB INTERACT NA20G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY NDD_E_4_NA20G5_NBL
	C NOT TOUCH NDD
	D = NDD INTERACT NA20G5_NBL_CH
	D NOT A
}
NDD.E.4_NA29G5
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.4_NA29G5{ @ min and max extension of PSUB beyond NDD in channel length direction on source side == 0.2
    A = PSUB INTERACT NA29G5_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_CH)
	C = EXPAND EDGE B INSIDE BY NDD_E_4_NA29G5
	C NOT TOUCH NDD
	D = NDD INTERACT NA29G5_CH
	D NOT A
}
NDD.E.4_NA29G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.4_NA29G5_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on source side == 0.2
    A = PSUB INTERACT NA29G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY NDD_E_4_NA29G5_NBL
	C NOT TOUCH NDD
	D = NDD INTERACT NA29G5_NBL_CH
	D NOT A
}
NDD.E.4_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.4_NA29G3_DEP_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on source side == 0.6
    A = PSUB INTERACT NA29G3_DEP_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_CH)
	C = EXPAND EDGE B INSIDE BY NDD_E_4_NA29G3_DEP_NBL
	C NOT TOUCH NDD
	D = NDD INTERACT NA29G3_DEP_NBL_CH
	D NOT A
}
NDD.E.5_NA6G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.5_NA6G5_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on drain side == 0.1
    A = PSUB INTERACT NA6G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA6G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY NDD_E_5_NA6G5_NBL
	E NOT TOUCH NDD
}
NDD.E.5_NA20G5
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.5_NA20G5{ @ min and max extension of PSUB beyond NDD in channel length direction on drain side == 0.1
    A = PSUB INTERACT NA20G5_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY NDD_E_5_NA20G5
	E NOT TOUCH NDD
}
NDD.E.5_NA20G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.5_NA20G5_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on drain side == 0.1
    A = PSUB INTERACT NA20G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY NDD_E_5_NA20G5_NBL
	E NOT TOUCH NDD
}
NDD.E.5_NA29G5
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.5_NA29G5{ @ min and max extension of PSUB beyond NDD in channel length direction on drain side == 0.1
    A = PSUB INTERACT NA29G5_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY NDD_E_5_NA29G5
	E NOT TOUCH NDD
}
NDD.E.5_NA29G5_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.5_NA29G5_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on drain side == 0.1
    A = PSUB INTERACT NA29G5_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY NDD_E_5_NA29G5_NBL
	E NOT TOUCH NDD
}
NDD.E.5_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:31 2022                     
NDD.E.5_NA29G3_DEP_NBL{ @ min and max extension of PSUB beyond NDD in channel length direction on drain side == 0.1
    A = PSUB INTERACT NA29G3_DEP_NBL_CH
	B = A TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_CH)
	C = EXPAND EDGE B INSIDE BY GRID
    D = A NOT TOUCH EDGE C 
	E = EXPAND EDGE D INSIDE BY NDD_E_5_NA29G3_DEP_NBL
	E NOT TOUCH NDD
}
NDD.C.2_SBD_12V
0 0 5 Jan  2 03:30:31 2022                     
NDD.C.2_SBD_12V { @ min and max clearance of NDD to SH_P of P+ pickup-ring for GA SBD_12V Diode == 0
   A = (HOLES SH_P INNER) ENCLOSE DIO_SBD_12V_M
   B = NDD INTERACT DIO_SBD_12V_M
   A XOR B
}
NDD.E.7_SBD_12V
0 0 5 Jan  2 03:30:31 2022                     
NDD.E.7_SBD_12V { @ min and max extension of NDD beyond Cathode OD for GA SBD_12V Diode == 3.5
   A = SIZE DIO_SBD_12V_M BY NDD_E_7_SBD_12V
   B = NDD INTERACT DIO_SBD_12V_M
   A XOR B
}
NDD.C.2_SBD_16V
0 0 5 Jan  2 03:30:31 2022                     
NDD.C.2_SBD_16V { @ min and max clearance of NDD to SH_P of P+ pickup-ring for GA SBD_16V Diode == 0
   A = (HOLES SH_P INNER) ENCLOSE DIO_SBD_16V_M
   B = NDD INTERACT DIO_SBD_16V_M
   A XOR B
}
NDD.E.7_SBD_16V
0 0 5 Jan  2 03:30:31 2022                     
NDD.E.7_SBD_16V { @ min and max extension of NDD beyond Cathode OD for GA SBD_16V Diode == 3.5
   A = SIZE DIO_SBD_16V_M BY NDD_E_7_SBD_16V
   B = NDD INTERACT DIO_SBD_16V_M
   A XOR B
}
NDD.C.2_SBD_24V
0 0 5 Jan  2 03:30:31 2022                     
NDD.C.2_SBD_24V { @ min and max clearance of NDD to SH_P of P+ pickup-ring for GA SBD_24V Diode == 0
   A = (HOLES SH_P INNER) ENCLOSE DIO_SBD_24V_M
   B = NDD INTERACT DIO_SBD_24V_M
   A XOR B
}
NDD.E.7_SBD_24V
0 0 5 Jan  2 03:30:31 2022                     
NDD.E.7_SBD_24V { @ min and max extension of NDD beyond Cathode OD for GA SBD_24V Diode == 3.5
   A = SIZE DIO_SBD_24V_M BY NDD_E_7_SBD_24V
   B = NDD INTERACT DIO_SBD_24V_M
   A XOR B
}
PDD.W.1
0 0 3 Jan  2 03:30:31 2022                     
PDD.W.1 { @ Minimum width of a PDD region.>= 0.6 um.
    INT PDD < PDD_W_1 ABUT<90 SINGULAR REGION
}
PDD.S.1
0 0 3 Jan  2 03:30:31 2022                     
PDD.S.1 { @ Minimum space between two PDD regions.>= 0.6 um
    EXT PDD < PDD_S_1 ABUT<90 SINGULAR REGION
}
PDD.R.1
0 0 6 Jan  2 03:30:31 2022                     
PDD.R.1 { @ PDD and SH_N overlap is not allowed in side HVGA
	      @ Except PA12G5_SLIT_NBL(GA),PA12G5_NBL(GA),PA20G5_NBL(GA),PA20G5_SLIT_NBL(GA),PA29G5_NBL(GA)
    X = HVESD_merge_PNP_20_PDD OR HVESD_merge_PNP_29
    A = (PDD NOT INTERACT ((((((((PA12G5_SLIT_BL_GATE OR PA12G5_NBL_GATE) OR PA20G5_BL_GATE) OR PA20G5_SLIT_BL_GATE) OR PA29G5_BL_GATE) OR PA9G5_NBL_OD_ALL) OR PA9G5_SLIT_NBL_OD_ALL) OR PA16G5_NBL_OD_ALL) OR PA16G5_SLIT_NBL_OD_ALL)) NOT INTERACT X
   (A AND HVSHN) AND HVGA
}
PDD.R.2
0 0 6 Jan  2 03:30:31 2022                     
PDD.R.2 { @ PDD must fully inside HVGA(except 5V LVT PMOS)[Butted is not allowed]
    X = COPY DIO_NPDD_M
    A = (PDD NOT INTERACT PCH5_LVT_G) NOT INTERACT X
    A NOT HVGA
	A COIN INSIDE EDGE HVGA
}
PDD.E.1_PA9G5_SLIT_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA9G5_SLIT_NBL { @ Min extension of PDD beyond Active OD >= 1
	A = PDD INTERACT PA9G5_SLIT_NBL_GATE
	ENC PA9G5_SLIT_NBL_CH A < PDD_E_1_PA9G5_SLIT_NBL
	PA9G5_SLIT_NBL_CH NOT A
}
PDD.E.1_PA9G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA9G5_NBL { @ Min extension of PDD beyond Active OD >= 1
	A = PDD INTERACT PA9G5_NBL_GATE
	ENC PA9G5_NBL_CH A < PDD_E_1_PA9G5_NBL
	PA9G5_NBL_CH NOT A
}
PDD.E.1_PA12G5_SLIT_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA12G5_SLIT_BL { @ Min extension of PDD beyond Active OD >= 1
	A = PDD INTERACT PA12G5_SLIT_BL_GATE
	ENC PA12G5_SLIT_BL_CH A < PDD_E_1_PA12G5_SLIT_BL
	PA12G5_SLIT_BL_CH NOT A
}
PDD.E.1_PA12G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA12G5_NBL { @ Min extension of PDD beyond Active OD >= 1
	A = PDD INTERACT PA12G5_NBL_GATE
	ENC PA12G5_NBL_CH A < PDD_E_1_PA12G5_NBL
	PA12G5_NBL_CH NOT A
}
PDD.E.1_PA16G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA16G5_NBL { @ Min extension of PDD beyond Active OD >= 1.5
	A = PDD INTERACT PA16G5_NBL_GATE
	ENC PA16G5_NBL_CH A < PDD_E_1_PA16G5_NBL
	PA16G5_NBL_CH NOT A
}
PDD.E.1_PA16G5_SLIT_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA16G5_SLIT_NBL { @ Min extension of PDD beyond Active OD >= 1.5
	A = PDD INTERACT PA16G5_SLIT_NBL_GATE
	ENC PA16G5_SLIT_NBL_CH A < PDD_E_1_PA16G5_SLIT_NBL
	PA16G5_SLIT_NBL_CH NOT A
}
PDD.E.1_PA20G5_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA20G5_BL { @ Min extension of PDD beyond Active OD >= 1.5
	A = PDD INTERACT PA20G5_BL_GATE
	ENC PA20G5_BL_CH A < PDD_E_1_PA20G5_BL
	PA20G5_BL_CH NOT A
}
PDD.E.1_PA20G5_SLIT_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA20G5_SLIT_BL { @ Min extension of PDD beyond Active OD >= 1.5
	A = PDD INTERACT PA20G5_SLIT_BL_GATE
	ENC PA20G5_SLIT_BL_CH A < PDD_E_1_PA20G5_SLIT_BL
	PA20G5_SLIT_BL_CH NOT A
}
PDD.E.1_PA29G5_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.1_PA29G5_BL { @ Min extension of PDD beyond Active OD >= 2
	A = PDD INTERACT PA29G5_BL_GATE
	ENC PA29G5_BL_CH A < PDD_E_1_PA29G5_BL
	PA29G5_BL_CH NOT A
}
PDD.C.2_SBD_12V
0 0 8 Jan  2 03:30:31 2022                     
PDD.C.2_SBD_12V { @ min and max clearance of PDD to NP of Cathode OD for GA SBD_12V Diode == 0.52
   A = PDD INTERACT DIO_SBD_12V_M
   B = A OR (HOLES A INNER)
   C = SIZE B BY PDD_C_2_SBD_12V
   D = NP INTERACT DIO_SBD_12V_M
   E = HOLES D INNER
   E XOR C
}
PDD.E.2_SBD_12V
0 0 8 Jan  2 03:30:31 2022                     
PDD.E.2_SBD_12V { @ min and max extension of PDD ring beyond the inside edge of PP ring within Anode OD for GA SBD_12V diode == 0.3
   A = (PP INTERACT DIO_SBD_12V_M) NOT (HOLES PP INNER)
   B = RPO INTERACT DIO_SBD_12V_M
   C = PDD INTERACT DIO_SBD_12V_M
   D = C INSIDE EDGE B
   E = EXPAND EDGE D INSIDE BY PDD_E_2_SBD_12V
   A NOT TOUCH E
}
PDD.E.3_SBD_12V
0 0 7 Jan  2 03:30:31 2022                     
PDD.E.3_SBD_12V { @ min and max extension of PDD ring beyond the inward edge of PP ring within Anode OD for GA SBD_12V diode == 0
   A = (PP INTERACT DIO_SBD_12V_M) NOT (PP HOLES INNER)
   B = RPO INTERACT DIO_SBD_12V_M
   C = A NOT INSIDE EDGE B
   E = PDD INTERACT DIO_SBD_12V_M
   C NOT TOUCH EDGE E
}
PDD.C.2_SBD_16V
0 0 8 Jan  2 03:30:31 2022                     
PDD.C.2_SBD_16V { @ min and max clearance of PDD to NP of Cathode OD for GA SBD_16V Diode == 0.62
   A = PDD INTERACT DIO_SBD_16V_M
   B = A OR (HOLES A INNER)
   C = SIZE B BY PDD_C_2_SBD_16V
   D = NP INTERACT DIO_SBD_16V_M
   E = HOLES D INNER
   E XOR C
}
PDD.E.2_SBD_16V
0 0 8 Jan  2 03:30:31 2022                     
PDD.E.2_SBD_16V { @ min and max extension of PDD ring beyond the inside edge of PP ring within Anode OD for GA SBD_16V diode == 0.3
   A = (PP INTERACT DIO_SBD_16V_M) NOT (HOLES PP INNER)
   B = RPO INTERACT DIO_SBD_16V_M
   C = PDD INTERACT DIO_SBD_16V_M
   D = C INSIDE EDGE B
   E = EXPAND EDGE D INSIDE BY PDD_E_2_SBD_16V
   A NOT TOUCH E
}
PDD.E.3_SBD_16V
0 0 7 Jan  2 03:30:31 2022                     
PDD.E.3_SBD_16V { @ min and max extension of PDD ring beyond the inward edge of PP ring within Anode OD for GA SBD_16V diode == 0
   A = (PP INTERACT DIO_SBD_16V_M) NOT (PP HOLES INNER)
   B = RPO INTERACT DIO_SBD_16V_M
   C = A NOT INSIDE EDGE B
   E = PDD INTERACT DIO_SBD_16V_M
   C NOT TOUCH EDGE E
}
PDD.C.2_SBD_24V
0 0 8 Jan  2 03:30:31 2022                     
PDD.C.2_SBD_24V { @ min and max clearance of PDD to NP of Cathode OD for GA SBD_24V Diode == 0.82
   A = PDD INTERACT DIO_SBD_24V_M
   B = A OR (HOLES A INNER)
   C = SIZE B BY PDD_C_2_SBD_24V
   D = NP INTERACT DIO_SBD_24V_M
   E = HOLES D INNER
   E XOR C
}
PDD.E.2_SBD_24V
0 0 8 Jan  2 03:30:31 2022                     
PDD.E.2_SBD_24V { @ min and max extension of PDD ring beyond the inside edge of PP ring within Anode OD for GA SBD_24V diode == 0.3
   A = (PP INTERACT DIO_SBD_24V_M) NOT (HOLES PP INNER)
   B = RPO INTERACT DIO_SBD_24V_M
   C = PDD INTERACT DIO_SBD_24V_M
   D = C INSIDE EDGE B
   E = EXPAND EDGE D INSIDE BY PDD_E_2_SBD_24V
   A NOT TOUCH E
}
PDD.E.3_SBD_24V
0 0 7 Jan  2 03:30:31 2022                     
PDD.E.3_SBD_24V { @ min and max extension of PDD ring beyond the inward edge of PP ring within Anode OD for GA SBD_24V diode == 0
   A = (PP INTERACT DIO_SBD_24V_M) NOT (PP HOLES INNER)
   B = RPO INTERACT DIO_SBD_24V_M
   C = A NOT INSIDE EDGE B
   E = PDD INTERACT DIO_SBD_24V_M
   C NOT TOUCH EDGE E
}
PDD.E.4_NPDD
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.4_NPDD { @ min and max extention of PSUB beyond PDD for N+PDD Diode(GA)
    A = PSUB INTERACT DIO_NPDD_M
    B = PDD INTERACT DIO_NPDD_M
	A XOR B
}
PDD.E.5_NPDD
0 0 6 Jan  2 03:30:31 2022                     
PDD.E.5_NPDD { @ min and max extension of PDD beyond Anode OD == 2
    A = PDD INTERACT DIO_NPDD_M
    B = DIO_NPDD_P OR DIO_NPDD_H
	C = SIZE B BY PDD_E_5_NPDD
	A XOR C
}
PDD.E.5_PDDSHNNBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.5_PDDSHNNBL { @ min and max extension of PDD beyond Anode OD == 2
    A = PDD INTERACT DIO_PDDSHNNBL_M
	B = SIZE DIO_PDDSHNNBL_M BY PDD_E_5_PDDSHNNBL
    A XOR B
}
PDD.E.6_PA9G5_SLIT_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA9G5_SLIT_NBL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA9G5_SLIT_NBL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA9G5_SLIT_NBL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA9G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA9G5_NBL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA9G5_NBL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA9G5_NBL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA12G5_SLIT_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA12G5_SLIT_BL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA12G5_SLIT_BL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA12G5_SLIT_BL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA12G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA12G5_NBL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA12G5_NBL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA12G5_NBL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA16G5_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA16G5_NBL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA16G5_NBL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA16G5_NBL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA16G5_SLIT_NBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA16G5_SLIT_NBL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA16G5_SLIT_NBL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA16G5_SLIT_NBL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA20G5_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA20G5_BL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA20G5_BL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA20G5_BL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA20G5_SLIT_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA20G5_SLIT_BL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA20G5_SLIT_BL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA20G5_SLIT_BL
	A NOT TOUCH EDGE B
}
PDD.E.6_PA29G5_BL
0 0 5 Jan  2 03:30:31 2022                     
PDD.E.6_PA29G5_BL { @ min and max clearance of Drain side PDD of GA HVPMOS and SH_N of N+ pickup-ring == 0
    A = PDD INTERACT PA29G5_BL_GATE
	B = HVSHN INTERACT NPOD_PICK_R_PA29G5_BL
	A NOT TOUCH EDGE B
}
PDD.C.1_PDDSHNNBL
0 0 5 Jan  2 03:30:31 2022                     
PDD.C.1_PDDSHNNBL { @ min and max clearance of PDD to outside N+ pickup ring for HV diode ==0.5
   A = PDD INTERACT DIO_PDDSHNNBL_M
   B = SIZE A BY PDD_C_1_PDDSHNNBL
   B XOR DIO_PDDSHNNBL_H
}
OD.C.2.1_OD.C.3.1
0 0 5 Jan  2 03:30:31 2022                     
OD.C.2.1_OD.C.3.1 { @ Minimum clearance from NWEL edge to N+OD which interacts OD2 < 0.6
  X = (NPOD NOT INSIDE NWEL) NOT ODWR
  Y = X INTERACT OD2
  EXT Y NWEL < OD_C_2_1 ABUT < 90 SINGULAR REGION
}
OD.C.4.1
0 0 6 Jan  2 03:30:31 2022                     
OD.C.4.1 { @ Minimum clearance from NWEL edge to P+OD which interacts OD2 < 0.8
  X = PPOD INTERACT OD2
  A = ENC X NWEL < 0.8 ABUT < 90 SINGULAR REGION
  B = MTP_2T2C AND MCEL
  A NOT INTERACT B 
}
NW.W.1
0 0 3 Jan  2 03:30:31 2022                     
NW.W.1 { @ Min. NWEL width < 0.86
  INT NWEL < 0.86 ABUT < 90 SINGULAR REGION
}
NW.W.2
0 0 3 Jan  2 03:30:31 2022                     
NW.W.2 { @ Min. HOT_NWEL width < 2.10
  INT HOT_NWEL < 2.10 ABUT < 90 SINGULAR REGION
}
NW.S.1
0 0 6 Jan  2 03:30:31 2022                     
NW.S.1 { @ Min. different potential NWEL space < 1.40
  NWEL_NODAL = STAMP NWEL BY NWELi
  EXT NWEL_NODAL < 1.40 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT RNWEL NWEL < 1.40 ABUT < 90 SINGULAR REGION
  EXT RNWEL < 1.40 ABUT < 90 SINGULAR REGION
}
NW.S.2
0 0 3 Jan  2 03:30:31 2022                     
NW.S.2 { @ Min. same potential NWEL space < 0.6
  EXT NWEL < 0.60 ABUT < 90 SINGULAR REGION
}
NW.S.3
0 0 5 Jan  2 03:30:32 2022                     
NW.S.3 { @ Min. space between 1.8V & 5V NW < 2
	NW_1_8V_NODAL = STAMP NW_1_8V BY NWELi
	NW_5V_NODAL = STAMP NW_5V BY NWELi
	EXT NW_5V_NODAL NW_1_8V_NODAL < NW_S_3 ABUT < 90 SINGULAR REGION NOT CONNECTED 
}
NW.S.4
0 0 8 Jan  2 03:30:32 2022                     
NW.S.4 { @ Min. space between 5V NW with different potential, except two NW region fully covered with OD2 < 2
	NW2V = NW_5V NOT OD2
	NW3V = NW_5V AND OD2
	NW2V_NODAL = STAMP NW2V BY NWELi
	NW3V_NODAL = STAMP NW3V BY NWELi
	EXT NW2V_NODAL < NW_S_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT NW2V_NODAL NW3V_NODAL < NW_S_4 ABUT < 90 > 0 SINGULAR REGION NOT CONNECTED
}
NW.C.1
0 0 3 Jan  2 03:30:32 2022                     
NW.C.1 { @ Minimum clearance from NW to PSUB >= 0.6
  EXT NWEL PSUB < NW_C_1 ABUT < 90 SINGULAR REGION
}
NW.S.3.1
0 0 9 Jan  2 03:30:32 2022                     
NW.S.3.1 { @ Min. space between {NW NOT OD2} and another {NW AND OD2} with different potential 
         @ if no {OD2 NOT NW} in between or less than 0.86um{OD2 NOT NW} in between >= 3.22
		 @ if > 0.86um {OD2 NOT NW} in between follow NW.S.3
	NW_1_8V_NODAL = STAMP 1d8V_NW BY NWELi
	NW_5V_NODAL = STAMP 5V_NW BY NWELi
	A = EXT (NW_5V_NODAL) OD2_LARGE < NW_S_3-OD2_NOT_NW ABUT < 90 OPPOSITE
	B = EXT (NW_1_8V_NODAL) OD2_LARGE < NW_S_3-OD2_NOT_NW ABUT < 90 OPPOSITE
	(EXT A B < NW_S_3_1 ABUT< 90 REGION NOT CONNECTED MEASURE ALL) NOT INSIDE DPW
}
NW.S.4.1
0 0 7 Jan  2 03:30:32 2022                     
NW.S.4.1 { @ Min. space between {NW AND OD2} and another {NW AND OD2} with different potential 
         @ if no {OD2 NOT NW} in between or less than 0.86um{OD2 NOT NW} in between >= 5.4
		 @ if > 0.86um {OD2 NOT NW} in between follow NW.S.4/NW.S.5
	NW_5V_NODAL = STAMP 5V_NW BY NWELi
	A = EXT (NW_5V_NODAL) OD2_LARGE < NW_S_4_1-OD2_NOT_NW ABUT < 90 OPPOSITE
    (EXT A < NW_S_4_1 ABUT< 90 REGION NOT CONNECTED) NOT INSIDE DPW
}
NWR.E.1
0 0 4 Jan  2 03:30:32 2022                     
NWR.E.1 {@ Min. OD enclose NWEL resistor < 1
  ENC NWRES ODWR < NWR_E_1 ABUT < 90 SINGULAR REGION
  NWRES CUT ODWR    
} 
NWR.E.2
0 0 4 Jan  2 03:30:32 2022                     
NWR.E.2 {@ Min. NWEL resistor enclose CO < 0.3
  ENC COWR NWRES < NWR_E_2 ABUT < 90 SINGULAR REGION
  COWR CUT NWRES    
}
NWR.C.1
0 0 3 Jan  2 03:30:32 2022                     
NWR.C.1 {@ Min. RPO hole enclose NWEL < 0.3
  ENC NWRES RHWR < NWR_C_1 ABUT < 90 SINGULAR REGION
}
NWR.C.2
0 0 3 Jan  2 03:30:32 2022                     
NWR.C.2 {@ Min. RPO enclose OD (with NWEL resistor) < 0.22
  ENC ODWR RPO < NWR_C_2 ABUT < 90 SINGULAR REGION
}  
NWR.C.3
0 0 4 Jan  2 03:30:32 2022                     
NWR.C.3 {@ Min. RPO hole enclose NWEL resistor CO < 0.3
  ENC COWR RHWR < NWR_C_3 ABUT < 90 SINGULAR REGION
  COWR CUT RHWR    
}
NWR.O.1
0 0 6 Jan  2 03:30:32 2022                     
NWR.O.1 {@ Min. RPO overlap NP < 0.4
  INT NPWR RPO < NWR_O_1 ABUT < 90 SINGULAR REGION
  X = RPO INTERACT NWRES
  H = HOLES X INNER
  H NOT NPWR
}
NWR.R.1
0 0 4 Jan  2 03:30:32 2022                     
NWR.R.1 {@ NW resistor doped by implants not allowed.
  RWDMY AND NPOD
  RWDMY AND PPOD
}
NWR.R.3
0 0 4 Jan  2 03:30:32 2022                     
NWR.R.3{@ Only one NW inside NWROD is allowed in one OD.
   A = ODWR INTERACT (NWRES AND ODWR)>1
   NWRES INTERACT A
}  
NWR.R.4
0 0 5 Jan  2 03:30:32 2022                     
NWR.R.4{@ Only two NPS in NWROD is allowed in one od.
 C = ODWR INTERACT (NP INTERACT NWRES) != 2
 NP INTERACT C
 ODWR NOT INTERACT ( NP INTERACT NWRES)
}
NWR.R.5
0 0 5 Jan  2 03:30:32 2022                     
NWR.R.5 { @ ONLY TWO RPO HOLES IN NWROD ARE ALLOWED.
   A = ODWR INTERACT RPONWR_H != 2
   D = ODWR NOT INTERACT RPONWR_H
   RPONWR_H INTERACT (A OR D)
}  
NWR.R.6
0 0 6 Jan  2 03:30:32 2022                     
NWR.R.6 { @ For U-shape or S-shape NWROD, both OD and NW must be U-shape or S-shape and the OD edge must be 
    	  @ parallel to the NW edge. DRC can only flag the pattern without OD space while 2 edges of NW 
	  @ [NW space or notch <= 5 um] parallel length > 0 um
  A = (EXT NWRES < 5 OPPOSITE REGION NOTCH) NOT NWRES
  A INSIDE ODWR      
} 
NWR.E.3
0 0 4 Jan  2 03:30:32 2022                     
NWR.E.3 { @ Min. extension of NP to OD (NWEL resistor under STI) 0.18 um
  ENC ODWR_STI NPWR_STI < 0.18 ABUT < 90 SINGULAR REGION
  ODWR_STI NOT NPWR_STI
}
NT_N.I.2
0 0 3 Jan  2 03:30:32 2022                     
NT_N.I.2 {@ only one OD region allowed to be put in an NT_N region
  NTN ENCLOSE OD > 1
}
NT_N.I.3
0 0 3 Jan  2 03:30:32 2022                     
NT_N.I.3 {@ A P+GATE is not allowed to be put in an NT_N region
  NTN AND GATE_PP
}
NT_N.I.4
0 0 6 Jan  2 03:30:32 2022                     
NT_N.I.4 {@ A bent poly region is not allowed to put in an NT_N region
  EXT NTN_PO_W < 0.18 ABUT == 90 INTERSECTING ONLY
  INT NTN_PO_W < 0.18 ABUT == 90 INTERSECTING ONLY
  EXT NTN_PO_W < 0.18 ABUT == 135 INTERSECTING ONLY
  INT NTN_PO_W < 0.18 ABUT == 135 INTERSECTING ONLY
}
NT_N.W.1
0 0 3 Jan  2 03:30:32 2022                     
NT_N.W.1 {@ Minimum dimension of a NT_N region <0.74     
  INT NTN < NT_N_W_1 ABUT < 90 SINGULAR REGION
}
NT_N.W.2.1
0 0 4 Jan  2 03:30:32 2022                     
NT_N.W.2.1 {@ Minimum poly gate dimension (channel length) of a 5V blocked NT_N device < 1.6
  Z = NTN_GATE_W INSIDE EDGE OD2
  INT Z < NT_N_W_2_1 ABUT < 90 REGION
}
NT_N.W.2.2
0 0 4 Jan  2 03:30:32 2022                     
NT_N.W.2.2 {@ Minimum poly gate dimension (channel length) of a 1.8V blocked NT_N device < 0.5
  Z = NTN_GATE_W OUTSIDE EDGE OD2
  INT Z < NT_N_W_2_2 ABUT < 90 REGION
}
NT_N.W.3
0 0 3 Jan  2 03:30:32 2022                     
NT_N.W.3 { @ min OD dimension of 5V blocked Native device >= 1.2
	INT (NTN_GATE AND OD2) < NT_N_W_3 ABUT < 90 SINGULAR REGION 
}
NT_N.S.1
0 0 3 Jan  2 03:30:32 2022                     
NT_N.S.1 {@ Minimum space between two NT_N regions < 0.86
  EXT NTN < NT_N_S_1 ABUT < 90 SINGULAR REGION
}
NT_N.E.1
0 0 8 Jan  2 03:30:32 2022                     
NT_N.E.1 {@ Maximum and Minimum extension from NT_N region beyond an NP OD region 0.26
  A = NTN INTERACT NPOD
  B = NPOD INTERACT NTN
  C = SIZE B BY NT_N_E_1
  D = SIZE A BY -NT_N_E_1
  A XOR C
  B XOR D
}
NT_N.E.2
0 0 4 Jan  2 03:30:32 2022                     
NT_N.E.2 {@ Minimum extension from OD2 edge to NT_N region inside OD2 < 0.86um 
  ENC NTN OD2 < 0.86 ABUT < 90 SINGULAR REGION
  NTN CUT OD2
}
NT_N.C.3
0 0 3 Jan  2 03:30:32 2022                     
NT_N.C.3 { @ Minimum clearance from NT_N region to OD2 edge < 0.86um
  EXT NTN OD2 < 0.86 ABUT < 90 SINGULAR REGION
}
NT_N.C.1
0 0 4 Jan  2 03:30:32 2022                     
NT_N.C.1 {@ MInimum clearance from NT_N to OD < 0.52
  EXT OD NTN < NT_N_C_1 ABUT < 90 SINGULAR REGION
  OD CUT NTN    
}
NT_N.C.2
0 0 4 Jan  2 03:30:32 2022                     
NT_N.C.2 {@ Minimum clearance frome a NT_N region to NWEL/SH_N edge < 1.66
  EXT NTN (NWEL OR HVSHN) < NT_N_C_2 ABUT < 90 SINGULAR REGION
  NTN AND (NWEL OR HVSHN)   
}
NT_N.PO.1
0 0 3 Jan  2 03:30:32 2022                     
NT_N.PO.1 {@ Minimum overlap of a PO region extended into field oxide(endcap) < 0.35
  ENC NTN_OD POLY < 0.35 ABUT < 90 SINGULAR REGION
}
NT_N.E.4
0 0 4 Jan  2 03:30:32 2022                     
NT_N.E.4 { @ Min and Max extension from NT_N beyond NT_N2 == 0
  A = NTN INTERACT NT_N2
  A XOR NT_N2
}
NT_N.R.6
0 0 3 Jan  2 03:30:32 2022                     
NT_N.R.6 { @ NT_N2 must be fully inside NT_N
  NT_N2 NOT NTN
}
NT_N.R.7
0 0 5 Jan  2 03:30:32 2022                     
NT_N.R.7 { @ When N+OD is inside NT_N,NT_N interact NBL is not allowed, except 1.8V Native NMOS Bulk ISO/5V Native NMOS Bulk ISO (w/o NLDD2) in (NBL AND DPW)
  A = NTN ENCLOSE NPOD
  A INTERACT (NBL NOT DPW)
  NTN_5VNMOS_NLDD2_GATE INTERACT (NBL AND DPW)
}
VTDN.W.1
0 0 3 Jan  2 03:30:32 2022                     
VTDN.W.1 { @ Min. width of a VTDN region >= 1.78 um
  INT VTDN < VTDN_W_1 ABUT < 90 SINGULAR REGION
}
VTDN.S.1
0 0 3 Jan  2 03:30:32 2022                     
VTDN.S.1 { @ Minimum space between two VTDN region >= 0.6 um
    EXT VTDN < VTDN_S_1 ABUT < 90 SINGULAR REGION
}
VTDN.E.3
0 0 3 Jan  2 03:30:32 2022                     
VTDN.E.3 { @ min extension of VTDN beyond OD >= 0.2
    ENC OD VTDN < VTDN_E_3 ABUT<90 SINGULAR REGION
}
VTDN.C.1
0 0 3 Jan  2 03:30:32 2022                     
VTDN.C.1 { @ min clearance between VTDN and OD >= 0.3
    EXT VTDN OD < VTDN_C_1 ABUT<90 SINGULAR REGION
}
VTDN.E.1_NA29G3_dep_NBL
0 0 6 Jan  2 03:30:32 2022                     
VTDN.E.1_NA29G3_dep_NBL { @ min and max extension of VTDN beyond OD in channel width direction ==0.5
	A = VTDN INTERACT NA29G3_dep_NBL_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE NA29G3_dep_NBL_CH)
	C = EXPAND EDGE B INSIDE BY VTDN_E_1_NA29G3_dep_NBL
	C NOT TOUCH NA29G3_dep_NBL_CH
}
VTDN.E.2_NA29G3_dep_NBL
0 0 6 Jan  2 03:30:32 2022                     
VTDN.E.2_NA29G3_dep_NBL { @ min and max extension of VTDN beyond SH_P in channel length direction ==1
	A = VTDN INTERACT NA29G3_dep_NBL_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NA29G3_dep_NBL_CH)
	C = EXPAND EDGE B INSIDE BY VTDN_E_2_NA29G3_dep_NBL
	C NOT TOUCH SH_P
}
VTDN.E.1_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:32 2022                     
VTDN.E.1_NA45G3_DEP_GB { @ min and max extension of VTDN beyond OD in channel width direction ==0.5
	A = VTDN INTERACT NA45G3_DEP_GB_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_CH)
	C = EXPAND EDGE B INSIDE BY VTDN_E_1_NA45G3_DEP_GB
	C NOT TOUCH NA45G3_DEP_GB_CH
}
VTDN.E.4_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:32 2022                     
VTDN.E.4_NA45G3_DEP_GB { @ min and max extension of VTDN beyond HVPW in channel length direction ==0.5
	A = VTDN INTERACT NA45G3_DEP_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_CH)
	C = EXPAND EDGE B INSIDE BY VTDN_E_4_NA45G3_DEP_GB
	C NOT TOUCH HVPW_drawing
}
NLVT.W.1
0 0 5 Jan  2 03:30:32 2022                     
NLVT.W.1 {@ Minimum width of a NLVT region >= 3.2 um
    A = INT NLVT < NLVT_W_1  SINGULAR ABUT<90 REGION
    B = IOLDNMOS_GATE OR (MTP_2T2C AND ((MCEL OR NLVT)OR H18NWDMY))
    A NOT INTERACT B  
}
NLVT.S.1
0 0 5 Jan  2 03:30:32 2022                     
NLVT.S.1 {@ Minimum space between two NLVT regions >= 3.2 um
    A = EXT NLVT < NLVT_S_1 ABUT<90 SINGULAR REGION
    B = IOLDNMOS_GATE OR (MTP_2T2C AND ((MCEL OR NLVT)OR H18NWDMY))
    A NOT INTERACT B
}
NLVT.C.1
0 0 4 Jan  2 03:30:32 2022                     
NLVT.C.1 {@ Minimum clearance between NLVT region and Nwell edge >= 0.65 um,Butted is allowed. 
    EXT NLVT NWEL < NLVT_C_1 SINGULAR ABUT>0 <90 REGION
    NLVT AND NWEL    
}
NLVT.C.2
0 0 4 Jan  2 03:30:32 2022                     
NLVT.C.2 {@ MInimum clearance between NLVT outside NBL and HV >= 3.2 um,Butted is allowed.
    A = NLVT NOT NBL 
    EXT A HVDMY < NLVT_C_2 SINGULAR ABUT >0 <90 REGION
}
NLVT.C.3
0 0 6 Jan  2 03:30:32 2022                     
NLVT.C.3 {@ MInimum clearance between NLVT and OD outside NLVT>= 0.8 um
    A = EXT OD NLVT < NLVT_C_3 SINGULAR ABUT<90 REGION
    B = OD CUT NLVT    
    C = IOLDNMOS_GATE OR (MTP_2T2C AND ((MCEL OR NLVT)OR H18NWDMY))
    (A OR B) NOT INTERACT C
}
NLVT.E.1
0 0 4 Jan  2 03:30:32 2022                     
NLVT.E.1 {@ Minimum extension from NLVT region beyond OD region>= 0.8 um
    A = NLVT NOT (MTP_2T2C AND MCEL)
    ENC OD A < NLVT_E_1 SINGULAR ABUT<90 REGION
}
NLVT.R.1
0 0 3 Jan  2 03:30:32 2022                     
NLVT.R.1 {@ NLVT has to be fully inside OD2
    NLVT NOT OD2
}
NLVT.R.2
0 0 3 Jan  2 03:30:32 2022                     
NLVT.R.2 {@ NVLT inside OD is not allowed
    NLVT INSIDE OD
}
NLVT.R.3
0 0 4 Jan  2 03:30:32 2022                     
NLVT.R.3 {@ OD cut NLVT is not allowed.
    A = OD CUT NLVT
    A NOT INTERACT IOLDNMOS_GATE
}
NLVT.R.4
0 0 3 Jan  2 03:30:32 2022                     
NLVT.R.4 {@ NVLT butted OD is not allowed.
    NLVT TOUCH OD
}
NLVT.R.6
0 0 3 Jan  2 03:30:32 2022                     
NLVT.R.6 {@ A P+ Poly GATE is not allowed to be put in an NLVT region
    ( ALL_GATE AND PP) INTERACT NLVT
}
NLVT.R.7
0 0 6 Jan  2 03:30:32 2022                     
NLVT.R.7 {@ bent Poly region is not allowed to be put in an NLVT region.Exclude poly not interact {CO OR OD}
    NLVT_PO = (POLY  AND NLVT) INTERACT (CO OR OD)
    A = NOT RECTANGLE NLVT_PO
    B = IOLDNMOS_GATE OR (MTP_2T2C AND MCEL)
    A NOT INTERACT B 
}
OD2.W.1
0 0 3 Jan  2 03:30:32 2022                     
OD2.W.1 { @ Minimum width of OD2 >= 0.6 um
  INT OD2 < OD2_W_1 ABUT < 90 SINGULAR REGION
}
OD2.E.1
0 0 5 Jan  2 03:30:32 2022                     
OD2.E.1 { @ Minimum extension of an OD2 region beyond an {active OD OR Gate} region>=0.32um
  CHECK_EDGE = ENC [DACTG] OD2 < 0.32 ABUT < 90 SINGULAR 
  CHECK_EDGE NOT COIN OUTSIDE EDGE DSTP 
  OD2 INSIDE DACTG		// OD2 totally inside OD
}
OD2.S.1.5V
0 0 5 Jan  2 03:30:32 2022                     
OD2.S.1.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
        	@ C018LP, 1.8V/5.0V C018G/LP, minimum space between two OD2 regions.
                @ Merge if the space is less than 0.86um.
  EXT OD2 < 0.86 SINGULAR ABUT <90 REGION
}
OD2.C.1
0 0 4 Jan  2 03:30:32 2022                     
OD2.C.1 { @ Minimum clearance between OD region and an OD2 region>=0.32um
  EXT OD2 NACT < 0.32 SINGULAR ABUT <90 REGION
  EXT OD2 PACT < 0.32 SINGULAR ABUT <90 REGION
}
OD2.C.2
0 0 5 Jan  2 03:30:32 2022                     
OD2.C.2 { @ Minimum clearance between OD2 region and 1.8V transistor gate
          @ poly>= 0.4um
  A = OD2 INSIDE EDGE DACT
  EXT A GATE_W < 0.40 ABUT <90 REGION
}
OD2.C.3
0 0 3 Jan  2 03:30:32 2022                     
OD2.C.3 { @ Minimum clearance from OD2 to PSUB >= 0.6
  EXT OD2 PSUB < OD2_C_3 ABUT < 90 SINGULAR REGION
}
OD2.E.2
0 0 6 Jan  2 03:30:32 2022                     
OD2.E.2 { @ Minimum extension of OD2 region beyond 5.0V transistor
          @ gate poly in the source/drain OD direction OD2 cut poly GATE is not
          @ allowed. >=0.4um
  ENC GATE_W OD2_BEDGE < 0.40 ABUT < 90 REGION 
  ALL_GATE CUT OD2    
}
OD2.E.4.5V
0 0 5 Jan  2 03:30:32 2022                     
OD2.E.4.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
             @ C018LP, 1.8V/5.0V C018G/LP, minimum extension of an OD2 region
             @ beyond an NW region>=0.86um. Align if space is less than 0.86um
  ENC NWEL OD2 < 0.86 ABUT>0<90 SINGULAR REGION
}
OD2.E.5
0 0 3 Jan  2 03:30:32 2022                     
OD2.E.5 { @ Minimum extension of OD2 region beyond VARDMY region >= 0.44
  ENC VARDMY OD2 < OD2_E_5 ABUT < 90 SINGULAR REGION
}
OD2.C.4.5V
0 0 6 Jan  2 03:30:32 2022                     
OD2.C.4.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
             @ C018LP, 1.8V/5.0V C018G/LP>=0.86um, minimum clearance between an OD2 region
             @ and an NW region. Align if space is less than 0.86um
  EXT NWEL OD2 < 0.86 ABUT>0<90 SINGULAR REGION
  ENC OD2 NWEL < 0.86 ABUT>0<90 SINGULAR REGION
}
OD2.O.1.5V
0 0 4 Jan  2 03:30:32 2022                     
OD2.O.1.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
             @ C018LP, 1.8V/5.0V C018G/LP>=0.86um minimum overlap between OD2 and NWEL >= 0.86um
  INT NWEL OD2 < 0.86 ABUT>0<90 SINGULAR MEASURE COINCIDENT REGION
}
OD2.O.2
0 0 4 Jan  2 03:30:32 2022                     
OD2.O.2 { @ Minimum overlap between (NP NOT NW) and OD2 (butted is allowed) >= 0.44
  A = NP NOT NWEL
  INT A OD2 < OD2_O_2 ABUT >0<90 SINGULAR REGION
}
OD2.O.3
0 0 4 Jan  2 03:30:32 2022                     
OD2.O.3 { @ Minimum overlap between (PP AND NW) and OD2 (butted is allowed) >= 0.44
  A = PP AND NWEL
  INT A OD2 < OD2_O_3 ABUT >0<90 SINGULAR REGION
}
OD2.R.1
0 0 4 Jan  2 03:30:32 2022                     
OD2.R.1 { @ {(DMP2V OR DMN2V) CUT OD2} is not allowed
  DMP2V CUT OD2
  DMN2V CUT OD2
}
HVPB.W.1
0 0 3 Jan  2 03:30:32 2022                     
HVPB.W.1 {@ Minimum dimension of a HVPB region.	>= 0.94 um,except
     INT HVPB < HVPB_W_1 ABUT < 90 SINGULAR REGION
}
HVPB.S.1
0 0 3 Jan  2 03:30:32 2022                     
HVPB.S.1 { @ Minimum space of HVPB regions>= 0.6
     EXT HVPB < HVPB_S_1 ABUT < 90 SINGULAR REGION
}
HVPB.R.1
0 0 3 Jan  2 03:30:32 2022                     
HVPB.R.1 {@ OD not PO is not allowed to cut HVPB,i.e.OD not PO has to be completely inside HVPB
     ( OD NOT POLY ) CUT HVPB 
}
HVPB.R.2
0 0 4 Jan  2 03:30:32 2022                     
HVPB.R.2 { @ HVPB must fully inside HVDMY (butted is not allowed.)
      HVPB NOT HVDMY
	  HVPB TOUCH HVDMY
}
HVPB.R.3
0 0 4 Jan  2 03:30:32 2022                     
HVPB.R.3 { @ HVPB must be rectangle for HV devices
      A = HVPB INTERACT HV_DEVICES
      NOT RECTANGLE A
}
HVPB.R.4
0 0 3 Jan  2 03:30:32 2022                     
HVPB.R.4{ @ HVPB interact different potential gate poly is not allowed 
     INTERACT HVPB POLYc BY NET != 1
}
HVPB.E.1_NLD6G5_DE_FULLY_ISO
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD6G5_DE_FULLY_ISO { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD6G5_DE_FULLY_ISO_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD6G5_DE_FULLY_ISO_CH)
    C = NDD INTERACT NLD6G5_DE_FULLY_ISO_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD6G5_SA_FULLY_ISO
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD6G5_SA_FULLY_ISO { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD6G5_SA_FULLY_ISO_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD6G5_SA_FULLY_ISO_CH)
    C = NDD INTERACT NLD6G5_SA_FULLY_ISO_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD9G5
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD9G5 { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD9G5_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD9G5_CH)
    C = NDD INTERACT NLD9G5_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD9G5_FULLY_ISO
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD9G5_FULLY_ISO { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD9G5_FULLY_ISO_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD9G5_FULLY_ISO_CH)
    C = NDD INTERACT NLD9G5_FULLY_ISO_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD12G5
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD12G5 { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD12G5_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD12G5_CH)
    C = NDD INTERACT NLD12G5_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD12G5_FULLY_ISO
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD12G5_FULLY_ISO { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD12G5_FULLY_ISO_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD12G5_FULLY_ISO_CH)
    C = NDD INTERACT NLD12G5_FULLY_ISO_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD16G5
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD16G5 { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD16G5_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD16G5_CH)
    C = NDD INTERACT NLD16G5_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD16G5_FULLY_ISO
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD16G5_FULLY_ISO { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD16G5_FULLY_ISO_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD16G5_FULLY_ISO_CH)
    C = NDD INTERACT NLD16G5_FULLY_ISO_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD20G5
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD20G5 { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD20G5_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD20G5_CH)
    C = NDD INTERACT NLD20G5_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD20G5_FULLY_ISO
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD20G5_FULLY_ISO { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD20G5_FULLY_ISO_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD20G5_FULLY_ISO_CH)
    C = NDD INTERACT NLD20G5_FULLY_ISO_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD24G5_FULLY_ISO
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD24G5_FULLY_ISO { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD24G5_FULLY_ISO_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_FULLY_ISO_CH)
    C = NDD INTERACT NLD24G5_FULLY_ISO_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD24G5_ISO_SWITCH
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD24G5_ISO_SWITCH { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD24G5_ISO_SWITCH_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_ISO_SWITCH_CH)
    C = NDD INTERACT NLD24G5_ISO_SWITCH_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD5G5_ISO_SWITCH
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD5G5_ISO_SWITCH { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD5G5_ISO_SWITCH_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD5G5_ISO_SWITCH_CH)
    C = NDD INTERACT NLD5G5_ISO_SWITCH_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD6G5_SA
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD6G5_SA { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD6G5_SA_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD6G5_SA_CH)
    C = NDD INTERACT NLD6G5_SA_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD6G5_DE
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD6G5_DE { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD6G5_DE_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD6G5_DE_CH)
    C = NDD INTERACT NLD6G5_DE_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD24G5
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD24G5 { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD24G5_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_CH)
    C = NDD INTERACT NLD24G5_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.1_NLD24G5_SWITCH
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.1_NLD24G5_SWITCH { @ min and max extension of NDD beyond HVPB in channel width direction == 0
	A = HVPB INTERACT NLD24G5_SWITCH_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_SWITCH_CH)
    C = NDD INTERACT NLD24G5_SWITCH_CH
	B NOT TOUCH EDGE C	
}
HVPB.E.2_NLD45G5_GB
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.2_NLD45G5_GB { @ min and max extension of HVPB beyond (Channel OD OR Bulk OD) in channel width direction == 1
	A = HVPB INTERACT NLD45G5_GB_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD45G5_GB_CH)
    C = EXPAND EDGE B INSIDE BY HVPB_E_2_NLD45G5_GB
	C NOT TOUCH NLD45G5_GB_CH	
}
HVPB.E.2_NLD36G5_GB
0 0 6 Jan  2 03:30:32 2022                     
HVPB.E.2_NLD36G5_GB { @ min and max extension of HVPB beyond (Channel OD OR Bulk OD) in channel width direction == 1
	A = HVPB INTERACT NLD36G5_GB_CH
	B = A NOT TOUCH EDGE (A INSIDE EDGE NLD36G5_GB_CH)
    C = EXPAND EDGE B INSIDE BY HVPB_E_2_NLD36G5_GB
	C NOT TOUCH NLD36G5_GB_CH	
}
HVPB.E.3_PBSHNNBL
0 0 5 Jan  2 03:30:32 2022                     
HVPB.E.3_PBSHNNBL { @ min and max extension of HVPB beyond P+ OD == 2
    A = SIZE DIO_PBSHNNBL_M BY HVPB_E_3_PBSHNNBL
    B = HVPB INTERACT DIO_PBSHNNBL_M
	B XOR A
}
HVPB.O.1
0 0 6 Jan  2 03:30:32 2022                     
HVPB.O.1 { @ min and max overlap of HVPB and {(GATE SIZING 0.1) AND PO}  == 0.2
    A = (SIZE (POLY AND OD) BY 0.1) AND POLY
    INT A HVPB < HVPB_O_1 ABUT <90 SINGULAR REGION
    B = A AND HVPB
    SIZE B BY HVPB_O_1/2 UNDEROVER
}
HVPB.C.1_PBSHNNBL
0 0 5 Jan  2 03:30:32 2022                     
HVPB.C.1_PBSHNNBL { @ min and max clearance of HVPB to outside N+ pickup ring for HV diode ==0.5
   A = HVPB INTERACT DIO_PBSHNNBL_M
   B = SIZE A BY HVPB_C_1_PBSHNNBL
   B XOR DIO_PBSHNNBL_H
}
PO.W.3
0 0 3 Jan  2 03:30:32 2022                     
PO.W.3 { @ Min. POLY width for interconnect, 1.8V NMOS, 1.8V PMOS < 0.18
  INT POLY < 0.18 ABUT < 90 SINGULAR REGION
}
PO.W.1_5V
0 0 3 Jan  2 03:30:32 2022                     
PO.W.1_5V { @ Min. POLY gate length 5.0V pmos < 0.5
  INT HV_PGATE_W < 0.5 ABUT < 90 REGION
}
PO.W.2_5V
0 0 3 Jan  2 03:30:32 2022                     
PO.W.2_5V { @ Min. POLY gate length 5.0v nmos < 0.6
  INT HV_NGATE_W < 0.6 ABUT < 90 REGION
}
PO.W.2B_5V
0 0 4 Jan  2 03:30:32 2022                     
PO.W.2B_5V { @ Min. POLY gate length for 5.0v depletion nmos < 2.0
  A = HV_NGATE_W INSIDE EDGE VTDN
  INT A < 2.0 ABUT < 90 REGION
}
PO.S.1
0 0 4 Jan  2 03:30:32 2022                     
PO.S.1 { @ Min. POLY space on OD with contact < 0.375
  Y = ALL_GATE COINCIDENT OUTSIDE EDGE ASD1
  EXT Y < 0.375 ABUT < 90 REGION
}
PO.S.2_PO.S.3
0 0 3 Jan  2 03:30:32 2022                     
PO.S.2_PO.S.3 { @ Min. POLY space: on OD w/o contact and interconnect < 0.25
  EXT POLY < 0.25 ABUT < 90  SINGULAR REGION
}
PO.C.1
0 0 3 Jan  2 03:30:33 2022                     
PO.C.1 { @ Min. POLY on field space to active < 0.1
  EXT POLY OD < 0.1 ABUT < 89.5 SINGULAR REGION
}
PO.C.2
0 0 3 Jan  2 03:30:33 2022                     
PO.C.2 { @ Min. OD overhang gate < 0.32
  ENC POLY OD < PO_C_2 ABUT < 89.5 SINGULAR REGION
}
PO.C.3
0 0 5 Jan  2 03:30:33 2022                     
PO.C.3 { @ Min. clearance for an (OD not OD2) region to an 5V PO on field oxide >= 0.15 
	A = OD NOT OD2
	B = PO_5V NOT OD
	EXT A B < PO_C_3 ABUT < 90 SINGULAR REGION 
}
PO.C.4
0 0 7 Jan  2 03:30:33 2022                     
PO.C.4 { @ Min. clearance from an (5V OD not OD2) region to an PO on field oxide >= 0.15
	A = OD_5V NOT OD2
	EXT A POLY_ISO < PO_C_4 ABUT > 0 < 90 SINGULAR REGION 
	B = EXT [A] POLY_ISO < 0.001 ABUT == 0
    C = EXPAND EDGE B INSIDE BY 0.001
    C NOT INTERACT ALL_GATE
}
PO.O.1
0 0 4 Jan  2 03:30:33 2022                     
PO.O.1 { @ Min. POLY overhang active < 0.22
  A = POLY NOT INTERACT PA29G5_BL_GATE
  ENC OD A < 0.22 ABUT < 89.5 SINGULAR REGION
}
PO.O.2
0 0 3 Jan  2 03:30:33 2022                     
PO.O.2 { @ min overlap of a POLY region extended into fox for NMOS native device >= 0.35
  ENC NTN_OD POLY < 0.35 ABUT < 89.5 SINGULAR REGION
}
PO.R.1B
0 0 3 Jan  2 03:30:33 2022                     
PO.R.1B { @ 45 degree 1.8V gate min. length < 0.21
  INT LVGT < 0.21 ANGLED == 2 OPPOSITE REGION
}
PO.R.2
0 0 14 Jan  2 03:30:33 2022                    
PO.R.2 { @ Max. POLY length between contacts when PO width less than 0.24um > 50
  LONG_PO = AREA ILP1 > 0.18*PO_R_2
  CHECK_PO = LONG_PO INTERACT CO
  CHECK_CO = CO INTERACT CHECK_PO
  CO_A = SIZE CHECK_CO BY PO_R_2 / 2 INSIDE OF CHECK_PO STEP 0.25 
  PO_A = CHECK_PO INTERACT CO_A == 1
  PO_B = CHECK_PO INTERACT CO_A > 1
  CO_B = CO_A INTERACT PO_A
  CO_C = SIZE CO_B BY PO_R_2 / 2 INSIDE OF PO_A STEP 0.25 
  BAD = (PO_A NOT CO_C) OR (PO_B NOT CO_A)
  BAD_EDGE = BAD COIN INSIDE EDGE POLY
  ERROR = INT BAD_EDGE <= 0.24 ABUT < 90 REGION
  CHECK_PO INTERACT ERROR
}
PO.R.6
0 0 5 Jan  2 03:30:33 2022                     
PO.R.6 { @ POLY region is not allowed used for 1.8/5V native NMOS and 5V LVT N/PMOS and 5V NGD and 5V FGD interconnection
     A = ALL_GATE NOT HVDMY
     B = A INTERACT (((NTN OR PCH5_LVT_G) OR NCH5_LVT_G) OR FGDDMY)
     POLY INTERACT B >1 
}
HVPO.W.1_ZENER_NBL
0 0 5 Jan  2 03:30:33 2022                     
HVPO.W.1_ZENER_NBL { @ min and max width of PO for Zener Diode ==0.6
   A = POLY INTERACT DIO_ZENER_NBL_M
   INT A < HVPO_W_1_ZENER_NBL ABUT < 90 SINGULAR REGION
   SIZE A BY HVPO_W_1_ZENER_NBL/2 UNDEROVER
}
HVPO.S.5_NLD6G5_DE_FULLY_ISO
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD6G5_DE_FULLY_ISO { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD6G5_DE_FULLY_ISO_GATE NOT INSIDE EDGE NLD6G5_DE_FULLY_ISO_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD6G5_DE_FULLY_ISO_GATE OR B
   EXT C < HVPO_S_5_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD6G5_DE_FULLY_ISO/2 OVERUNDER
   NLD6G5_DE_FULLY_ISO_S INTERACT D != 1
}
HVPO.S.5_NLD6G5_SA_FULLY_ISO
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD6G5_SA_FULLY_ISO { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD6G5_SA_FULLY_ISO_GATE NOT INSIDE EDGE NLD6G5_SA_FULLY_ISO_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD6G5_SA_FULLY_ISO_GATE OR B
   EXT C < HVPO_S_5_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD6G5_SA_FULLY_ISO/2 OVERUNDER
   NLD6G5_SA_FULLY_ISO_S INTERACT D != 1
}
HVPO.S.5_NLD9G5
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD9G5 { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD9G5_GATE NOT INSIDE EDGE NLD9G5_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD9G5_GATE OR B
   EXT C < HVPO_S_5_NLD9G5 ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD9G5/2 OVERUNDER
   NLD9G5_S INTERACT D != 1
}
HVPO.S.5_NLD9G5_FULLY_ISO
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD9G5_FULLY_ISO { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD9G5_FULLY_ISO_GATE NOT INSIDE EDGE NLD9G5_FULLY_ISO_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD9G5_FULLY_ISO_GATE OR B
   EXT C < HVPO_S_5_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD9G5_FULLY_ISO/2 OVERUNDER
   NLD9G5_FULLY_ISO_S INTERACT D != 1
}
HVPO.S.5_NLD12G5
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD12G5 { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD12G5_GATE NOT INSIDE EDGE NLD12G5_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD12G5_GATE OR B
   EXT C < HVPO_S_5_NLD12G5 ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD12G5/2 OVERUNDER
   NLD12G5_S INTERACT D != 1
}
HVPO.S.5_NLD12G5_FULLY_ISO
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD12G5_FULLY_ISO { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD12G5_FULLY_ISO_GATE NOT INSIDE EDGE NLD12G5_FULLY_ISO_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD12G5_FULLY_ISO_GATE OR B
   EXT C < HVPO_S_5_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD12G5_FULLY_ISO/2 OVERUNDER
   NLD12G5_FULLY_ISO_S INTERACT D != 1
}
HVPO.S.5_NLD16G5
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD16G5 { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD16G5_GATE NOT INSIDE EDGE NLD16G5_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD16G5_GATE OR B
   EXT C < HVPO_S_5_NLD16G5 ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD16G5/2 OVERUNDER
   NLD16G5_S INTERACT D != 1
}
HVPO.S.5_NLD16G5_FULLY_ISO
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD16G5_FULLY_ISO { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD16G5_FULLY_ISO_GATE NOT INSIDE EDGE NLD16G5_FULLY_ISO_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD16G5_FULLY_ISO_GATE OR B
   EXT C < HVPO_S_5_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD16G5_FULLY_ISO/2 OVERUNDER
   NLD16G5_FULLY_ISO_S INTERACT D != 1
}
HVPO.S.5_NLD20G5
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD20G5 { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD20G5_GATE NOT INSIDE EDGE NLD20G5_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD20G5_GATE OR B
   EXT C < HVPO_S_5_NLD20G5 ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD20G5/2 OVERUNDER
   NLD20G5_S INTERACT D != 1
}
HVPO.S.5_NLD20G5_FULLY_ISO
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD20G5_FULLY_ISO { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD20G5_FULLY_ISO_GATE NOT INSIDE EDGE NLD20G5_FULLY_ISO_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD20G5_FULLY_ISO_GATE OR B
   EXT C < HVPO_S_5_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD20G5_FULLY_ISO/2 OVERUNDER
   NLD20G5_FULLY_ISO_S INTERACT D != 1
}
HVPO.S.5_NLD24G5_FULLY_ISO
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD24G5_FULLY_ISO { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD24G5_FULLY_ISO_GATE NOT INSIDE EDGE NLD24G5_FULLY_ISO_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD24G5_FULLY_ISO_GATE OR B
   EXT C < HVPO_S_5_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD24G5_FULLY_ISO/2 OVERUNDER
   NLD24G5_FULLY_ISO_S INTERACT D != 1
}
HVPO.S.5_NLD24G5_ISO_SWITCH
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD24G5_ISO_SWITCH { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD24G5_ISO_SWITCH_GATE NOT INSIDE EDGE NLD24G5_ISO_SWITCH_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD24G5_ISO_SWITCH_GATE OR B
   EXT C < HVPO_S_5_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD24G5_ISO_SWITCH/2 OVERUNDER
   NLD24G5_ISO_SWITCH_S INTERACT D != 1
}
HVPO.S.5_NLD36G5_GB
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD36G5_GB { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD36G5_GB_GATE NOT INSIDE EDGE NLD36G5_GB_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD36G5_GB_GATE OR B
   EXT C < HVPO_S_5_NLD36G5_GB ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD36G5_GB/2 OVERUNDER
   NLD36G5_GB_S INTERACT D != 1
}
HVPO.S.5_NLD45G5_GB
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD45G5_GB { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD45G5_GB_GATE NOT INSIDE EDGE NLD45G5_GB_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD45G5_GB_GATE OR B
   EXT C < HVPO_S_5_NLD45G5_GB ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD45G5_GB/2 OVERUNDER
   NLD45G5_GB_S INTERACT D != 1
}
HVPO.S.5_NA45G3_DEP_GB
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NA45G3_DEP_GB { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NA45G3_DEP_GB_GATE NOT INSIDE EDGE NA45G3_DEP_GB_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NA45G3_DEP_GB_GATE OR B
   EXT C < HVPO_S_5_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NA45G3_DEP_GB/2 OVERUNDER
   NA45G3_DEP_GB_S INTERACT D != 1
}
HVPO.S.5_PA12G5_SLIT_BL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_PA12G5_SLIT_BL { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = PA12G5_SLIT_BL_GATE NOT INSIDE EDGE PA12G5_SLIT_BL_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = PA12G5_SLIT_BL_GATE OR B
   EXT C < HVPO_S_5_PA12G5_SLIT_BL ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_PA12G5_SLIT_BL/2 OVERUNDER
   PA12G5_SLIT_BL_S INTERACT D != 1
}
HVPO.S.5_PA20G5_SLIT_BL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_PA20G5_SLIT_BL { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = PA20G5_SLIT_BL_GATE NOT INSIDE EDGE PA20G5_SLIT_BL_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = PA20G5_SLIT_BL_GATE OR B
   EXT C < HVPO_S_5_PA20G5_SLIT_BL ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_PA20G5_SLIT_BL/2 OVERUNDER
   PA20G5_SLIT_BL_S INTERACT D != 1
}
HVPO.S.5_1_PCH5_AS_SWITCH_MAC
0 0 6 Jan  2 03:30:33 2022                     
 HVPO.S.5_1_PCH5_AS_SWITCH_MAC { @ min space between two (GATE SIZEING 0.1) AND PO regions in channel length direction >= 0.54
    A = PCH5_AS_SWITCH_MAC_GATE NOT INSIDE EDGE PCH5_AS_SWITCH_MAC_CH
    B = EXPAND EDGE A OUTSIDE BY 0.1
    C = PCH5_AS_SWITCH_MAC_GATE OR B
    EXT C < HVPO_S_5_1_PCH5_AS_SWITCH_MAC ABUT < 90 SINGULAR REGION 
 }
HVPO.S.5_NLD5G5_ISO_SWITCH
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD5G5_ISO_SWITCH { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD5G5_ISO_SWITCH_GATE NOT INSIDE EDGE NLD5G5_ISO_SWITCH_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD5G5_ISO_SWITCH_GATE OR B
   EXT C < HVPO_S_5_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD5G5_ISO_SWITCH/2 OVERUNDER
   NLD5G5_ISO_SWITCH_S INTERACT D != 1
}
HVPO.S.5_NLD6G5_SA
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD6G5_SA { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD6G5_SA_GATE NOT INSIDE EDGE NLD6G5_SA_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD6G5_SA_GATE OR B
   EXT C < HVPO_S_5_NLD6G5_SA ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD6G5_SA/2 OVERUNDER
   NLD6G5_SA_S INTERACT D != 1
}
HVPO.S.5_NLD6G5_DE
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD6G5_DE { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD6G5_DE_GATE NOT INSIDE EDGE NLD6G5_DE_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD6G5_DE_GATE OR B
   EXT C < HVPO_S_5_NLD6G5_DE ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD6G5_DE/2 OVERUNDER
   NLD6G5_DE_S INTERACT D != 1
}
HVPO.S.5_NLD24G5
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD24G5 { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD24G5_GATE NOT INSIDE EDGE NLD24G5_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD24G5_GATE OR B
   EXT C < HVPO_S_5_NLD24G5 ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD24G5/2 OVERUNDER
   NLD24G5_S INTERACT D != 1
}
HVPO.S.5_NLD24G5_SWITCH
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_NLD24G5_SWITCH { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = NLD24G5_SWITCH_GATE NOT INSIDE EDGE NLD24G5_SWITCH_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = NLD24G5_SWITCH_GATE OR B
   EXT C < HVPO_S_5_NLD24G5_SWITCH ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_NLD24G5_SWITCH/2 OVERUNDER
   NLD24G5_SWITCH_S INTERACT D != 1
}
HVPO.S.5_PA9G5_SLIT_NBL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_PA9G5_SLIT_NBL { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = PA9G5_SLIT_NBL_GATE NOT INSIDE EDGE PA9G5_SLIT_NBL_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = PA9G5_SLIT_NBL_GATE OR B
   EXT C < HVPO_S_5_PA9G5_SLIT_NBL ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_PA9G5_SLIT_NBL/2 OVERUNDER
   PA9G5_SLIT_NBL_S INTERACT D != 1
}
HVPO.S.5_PA16G5_SLIT_NBL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.S.5_PA16G5_SLIT_NBL { @ min and max space between two {(GATE SIZING 0.1)AND PO} regions in channel length direction for slit hvmos == 0.54
   A = PA16G5_SLIT_NBL_GATE NOT INSIDE EDGE PA16G5_SLIT_NBL_CH
   B = EXPAND EDGE A OUTSIDE BY 0.1
   C = PA16G5_SLIT_NBL_GATE OR B
   EXT C < HVPO_S_5_PA16G5_SLIT_NBL ABUT < 90 SINGULAR REGION
   D = SIZE C BY HVPO_S_5_PA16G5_SLIT_NBL/2 OVERUNDER
   PA16G5_SLIT_NBL_S INTERACT D != 1
}
HVPO.E.2
0 0 4 Jan  2 03:30:33 2022                     
HVPO.E.2 { @ min extension of HVPO beyond HVOD for HVMOS >= 1
     A = HVOD NOT TOUCH EDGE PA29G5_BL_region2
     ENC A HVPO < HVPO_E_2 ABUT < 90 REGION
}
HVPO.E.4_PA6G5_DE_BL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA6G5_DE_BL { @ min and max extension of PO beyond SH_N in channel length direction == 0.35
	A = POLY INTERACT PA6G5_DE_BL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA6G5_DE_BL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA6G5_SA_BL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA6G5_SA_BL { @ min and max extension of PO beyond SH_N in channel length direction == 0.35
	A = POLY INTERACT PA6G5_SA_BL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA6G5_SA_BL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA12G5_SLIT_BL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA12G5_SLIT_BL { @ min and max extension of PO beyond SH_N in channel length direction == 0.55
	A = POLY INTERACT PA12G5_SLIT_BL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA12G5_SLIT_BL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA12G5_NBL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA12G5_NBL { @ min and max extension of PO beyond SH_N in channel length direction == 0.55
	A = POLY INTERACT PA12G5_NBL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA12G5_NBL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA20G5_BL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA20G5_BL { @ min and max extension of PO beyond SH_N in channel length direction == 0.75
	A = POLY INTERACT PA20G5_BL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA20G5_BL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA20G5_SLIT_BL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA20G5_SLIT_BL { @ min and max extension of PO beyond SH_N in channel length direction == 0.75
	A = POLY INTERACT PA20G5_SLIT_BL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA20G5_SLIT_BL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA29G5_BL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA29G5_BL { @ min and max extension of PO beyond SH_N in channel length direction == 1.05
	A = POLY INTERACT PA29G5_BL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA29G5_BL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA36G5_BL_GB
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA36G5_BL_GB { @ min and max extension of PO beyond SH_N in channel length direction == 2.45
	A = POLY INTERACT PA36G5_BL_GB_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA36G5_BL_GB
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA45G5_BL_GB
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA45G5_BL_GB { @ min and max extension of PO beyond SH_N in channel length direction == 2.65
	A = POLY INTERACT PA45G5_BL_GB_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA45G5_BL_GB
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA9G5_NBL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA9G5_NBL { @ min and max extension of PO beyond SH_N in channel length direction == 0.45
	A = POLY INTERACT PA9G5_NBL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA9G5_NBL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA9G5_SLIT_NBL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA9G5_SLIT_NBL { @ min and max extension of PO beyond SH_N in channel length direction == 0.45
	A = POLY INTERACT PA9G5_SLIT_NBL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA9G5_SLIT_NBL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA16G5_NBL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA16G5_NBL { @ min and max extension of PO beyond SH_N in channel length direction == 0.55
	A = POLY INTERACT PA16G5_NBL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA16G5_NBL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.4_PA16G5_SLIT_NBL
0 0 7 Jan  2 03:30:33 2022                     
HVPO.E.4_PA16G5_SLIT_NBL { @ min and max extension of PO beyond SH_N in channel length direction == 0.55
	A = POLY INTERACT PA16G5_SLIT_NBL_CH
	B = HVSHN INSIDE EDGE A 
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_4_PA16G5_SLIT_NBL
	D = A NOT HVSHN
	C XOR D
}
HVPO.E.5_PA29G5_BL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.5_PA29G5_BL { @ min and max extension of HVPO beyond channel OD in channel length direction == 0.13
	A = POLY INTERACT PA29G5_BL_CH
	B = A TOUCH EDGE PA29G5_BL_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_5_PA29G5_BL
	E NOT TOUCH PA29G5_BL_CH
}
HVPO.E.5_PA36G5_BL_GB
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.5_PA36G5_BL_GB { @ min and max extension of HVPO beyond channel OD in channel length direction == 1.1
	A = POLY INTERACT PA36G5_BL_GB_CH
	B = A TOUCH EDGE PA36G5_BL_GB_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_5_PA36G5_BL_GB
	E NOT TOUCH PA36G5_BL_GB_CH
}
HVPO.E.5_PA45G5_BL_GB
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.5_PA45G5_BL_GB { @ min and max extension of HVPO beyond channel OD in channel length direction == 1.2
	A = POLY INTERACT PA45G5_BL_GB_CH
	B = A TOUCH EDGE PA45G5_BL_GB_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_5_PA45G5_BL_GB
	E NOT TOUCH PA45G5_BL_GB_CH
}
HVPO.E.6_ZENER_NBL
0 0 6 Jan  2 03:30:33 2022                     
HVPO.E.6_ZENER_NBL { @ min and max extension of Anode OD beyond PO for Zener Diode == 0.48
    A = POLY INTERACT DIO_ZENER_NBL_M
	B = A OR (HOLES A INNER)
	C = SIZE B BY HVPO_E_6_ZENER_NBL
	C XOR DIO_ZENER_NBL_M
}
HVPO.E.7_NA6G5_NBL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.7_NA6G5_NBL { @ min and max extension of PO beyond SH_P == 0.6
	A = POLY INTERACT NA6G5_NBL_CH
	B = A TOUCH EDGE NA6G5_NBL_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_7_NA6G5_NBL
	E NOT TOUCH SH_P
}
HVPO.E.7_NA20G5
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.7_NA20G5 { @ min and max extension of PO beyond SH_P == 1
	A = POLY INTERACT NA20G5_CH
	B = A TOUCH EDGE NA20G5_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_7_NA20G5
	E NOT TOUCH SH_P
}
HVPO.E.7_NA20G5_NBL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.7_NA20G5_NBL { @ min and max extension of PO beyond SH_P == 1
	A = POLY INTERACT NA20G5_NBL_CH
	B = A TOUCH EDGE NA20G5_NBL_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_7_NA20G5_NBL
	E NOT TOUCH SH_P
}
HVPO.E.7_NA29G5
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.7_NA29G5 { @ min and max extension of PO beyond SH_P == 0.8
	A = POLY INTERACT NA29G5_CH
	B = A TOUCH EDGE NA29G5_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_7_NA29G5
	E NOT TOUCH SH_P
}
HVPO.E.7_NA29G5_NBL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.7_NA29G5_NBL { @ min and max extension of PO beyond SH_P == 0.8
	A = POLY INTERACT NA29G5_NBL_CH
	B = A TOUCH EDGE NA29G5_NBL_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_7_NA29G5_NBL
	E NOT TOUCH SH_P
}
HVPO.E.7_NA29G3_DEP_NBL
0 0 8 Jan  2 03:30:33 2022                     
HVPO.E.7_NA29G3_DEP_NBL { @ min and max extension of PO beyond SH_P == 1.2
	A = POLY INTERACT NA29G3_DEP_NBL_CH
	B = A TOUCH EDGE NA29G3_DEP_NBL_S
	C = EXPAND EDGE B INSIDE BY GRID
	D = A NOT TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY HVPO_E_7_NA29G3_DEP_NBL
	E NOT TOUCH SH_P
}
HVPO.O.2_NLD6G5_DE_FULLY_ISO
0 0 4 Jan  2 03:30:33 2022                     
HVPO.O.2_NLD6G5_DE_FULLY_ISO { @ min and max overlap of NDD and PO (channel length) == 0.4
   INT NLD6G5_DE_FULLY_ISO_GATE < HVPO_O_2_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_DE_FULLY_ISO_GATE BY HVPO_O_2_NLD6G5_DE_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD6G5_SA_FULLY_ISO
0 0 4 Jan  2 03:30:33 2022                     
HVPO.O.2_NLD6G5_SA_FULLY_ISO { @ min and max overlap of NDD and PO (channel length) == 0.475
   INT NLD6G5_SA_FULLY_ISO_GATE < HVPO_O_2_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_SA_FULLY_ISO_GATE BY (HVPO_O_2_NLD6G5_SA_FULLY_ISO + 0.001)/2 UNDEROVER
}
HVPO.O.2_NLD6G5_SA
0 0 4 Jan  2 03:30:33 2022                     
HVPO.O.2_NLD6G5_SA { @ min and max overlap of NDD and PO (channel length) == 0.475
   INT NLD6G5_SA_GATE < HVPO_O_2_NLD6G5_SA ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_SA_GATE BY (HVPO_O_2_NLD6G5_SA + 0.001)/2 UNDEROVER
}
HVPO.O.2_NLD9G5
0 0 4 Jan  2 03:30:33 2022                     
HVPO.O.2_NLD9G5 { @ min and max overlap of NDD and PO (channel length) == 0.6
   INT NLD9G5_GATE < HVPO_O_2_NLD9G5 ABUT < 90 SINGULAR REGION
   SIZE NLD9G5_GATE BY HVPO_O_2_NLD9G5/2 UNDEROVER
}
HVPO.O.2_NLD9G5_FULLY_ISO
0 0 4 Jan  2 03:30:33 2022                     
HVPO.O.2_NLD9G5_FULLY_ISO { @ min and max overlap of NDD and PO (channel length) == 0.6
   INT NLD9G5_FULLY_ISO_GATE < HVPO_O_2_NLD9G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD9G5_FULLY_ISO_GATE BY HVPO_O_2_NLD9G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD12G5
0 0 4 Jan  2 03:30:33 2022                     
HVPO.O.2_NLD12G5 { @ min and max overlap of NDD and PO (channel length) == 0.5
   INT NLD12G5_GATE < HVPO_O_2_NLD12G5 ABUT < 90 SINGULAR REGION
   SIZE NLD12G5_GATE BY HVPO_O_2_NLD12G5/2 UNDEROVER
}
HVPO.O.2_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD12G5_FULLY_ISO { @ min and max overlap of NDD and PO (channel length) == 0.5
   INT NLD12G5_FULLY_ISO_GATE < HVPO_O_2_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD12G5_FULLY_ISO_GATE BY HVPO_O_2_NLD12G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD16G5
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD16G5 { @ min and max overlap of NDD and PO (channel length) == 0.55
   INT NLD16G5_GATE < HVPO_O_2_NLD16G5 ABUT < 90 SINGULAR REGION
   SIZE NLD16G5_GATE BY HVPO_O_2_NLD16G5/2 UNDEROVER
}
HVPO.O.2_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD16G5_FULLY_ISO { @ min and max overlap of NDD and PO (channel length) == 0.55
   INT NLD16G5_FULLY_ISO_GATE < HVPO_O_2_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD16G5_FULLY_ISO_GATE BY HVPO_O_2_NLD16G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD20G5
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD20G5 { @ min and max overlap of NDD and PO (channel length) == 0.7
   INT NLD20G5_GATE < HVPO_O_2_NLD20G5 ABUT < 90 SINGULAR REGION
   SIZE NLD20G5_GATE BY HVPO_O_2_NLD20G5/2 UNDEROVER
}
HVPO.O.2_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD20G5_FULLY_ISO { @ min and max overlap of NDD and PO (channel length) == 0.7
   INT NLD20G5_FULLY_ISO_GATE < HVPO_O_2_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD20G5_FULLY_ISO_GATE BY HVPO_O_2_NLD20G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD24G5_FULLY_ISO { @ min and max overlap of NDD and PO (channel length) == 0.8
   INT NLD24G5_FULLY_ISO_GATE < HVPO_O_2_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD24G5_FULLY_ISO_GATE BY HVPO_O_2_NLD24G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD24G5_ISO_SWITCH { @ min and max overlap of NDD and PO (channel length) == 0.8
   INT NLD24G5_ISO_SWITCH_GATE < HVPO_O_2_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
   SIZE NLD24G5_ISO_SWITCH_GATE BY HVPO_O_2_NLD24G5_ISO_SWITCH/2 UNDEROVER
}
HVPO.O.2_NLD5G5_ISO_SWITCH
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD5G5_ISO_SWITCH { @ min and max overlap of NDD and PO (channel length) == 0.3
   INT NLD5G5_ISO_SWITCH_GATE < HVPO_O_2_NLD5G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
   SIZE NLD5G5_ISO_SWITCH_GATE BY HVPO_O_2_NLD5G5_ISO_SWITCH/2 UNDEROVER
}
HVPO.O.2_NLD6G5_DE
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD6G5_DE { @ min and max overlap of NDD and PO (channel length) == 0.4
   INT NLD6G5_DE_GATE < HVPO_O_2_NLD6G5_DE ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_DE_GATE BY HVPO_O_2_NLD6G5_DE/2 UNDEROVER
}
HVPO.O.2_NLD24G5
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD24G5 { @ min and max overlap of NDD and PO (channel length) == 0.8
   INT NLD24G5_GATE < HVPO_O_2_NLD24G5 ABUT < 90 SINGULAR REGION
   SIZE NLD24G5_GATE BY HVPO_O_2_NLD24G5/2 UNDEROVER
}
HVPO.O.2_NLD24G5_SWITCH
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.2_NLD24G5_SWITCH { @ min and max overlap of NDD and PO (channel length) == 0.8
   INT NLD24G5_SWITCH_GATE < HVPO_O_2_NLD24G5_SWITCH ABUT < 90 SINGULAR REGION
   SIZE NLD24G5_SWITCH_GATE BY HVPO_O_2_NLD24G5_SWITCH/2 UNDEROVER
}
HVPO.O.3_NA6G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.3_NA6G5_NBL { @ min overlap of SH_P and PO(channel length direction) >= 0.6
	A = POLY INTERACT NA6G5_NBL_GATE
    B = A AND SH_P
    INT B < HVPO_O_3_NA6G5_NBL ABUT < 90 SINGULAR REGION	
}
HVPO.O.3_NA20G5
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.3_NA20G5 { @ min overlap of SH_P and PO(channel length direction) >= 0.8
	A = POLY INTERACT NA20G5_GATE
    B = A AND SH_P
    INT B < HVPO_O_3_NA20G5 ABUT < 90 SINGULAR REGION	
}
HVPO.O.3_NA20G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.3_NA20G5_NBL { @ min overlap of SH_P and PO(channel length direction) >= 0.8
	A = POLY INTERACT NA20G5_NBL_GATE
    B = A AND SH_P
    INT B < HVPO_O_3_NA20G5_NBL ABUT < 90 SINGULAR REGION	
}
HVPO.O.3_NA29G5
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.3_NA29G5 { @ min overlap of SH_P and PO(channel length direction) >= 1.2
	A = POLY INTERACT NA29G5_GATE
    B = A AND SH_P
    INT B < HVPO_O_3_NA29G5 ABUT < 90 SINGULAR REGION	
}
HVPO.O.3_NA29G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.3_NA29G5_NBL { @ min overlap of SH_P and PO(channel length direction) >= 1.2
	A = POLY INTERACT NA29G5_NBL_GATE
    B = A AND SH_P
    INT B < HVPO_O_3_NA29G5_NBL ABUT < 90 SINGULAR REGION	
}
HVPO.O.3_NA29G3_DEP_NBL
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.3_NA29G3_DEP_NBL { @ min overlap of SH_P and PO(channel length direction) >= 0.8
	A = POLY INTERACT NA29G3_DEP_NBL_GATE
    B = A AND SH_P
    INT B < HVPO_O_3_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION	
}
HVPO.O.5_PA6G5_DE_BL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.5_PA6G5_DE_BL { @ min and max overlap of SH_P and PO(channel length direction) == 0.1
	A = POLY INTERACT PA6G5_DE_BL_GATE
    B = A AND SH_P
    INT A SH_P < HVPO_O_5_PA6G5_DE_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_5_PA6G5_DE_BL/2 UNDEROVER	
}
HVPO.O.5_PA6G5_SA_BL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.5_PA6G5_SA_BL { @ min and max overlap of SH_P and PO(channel length direction) == 0.1
	A = POLY INTERACT PA6G5_SA_BL_GATE
    B = A AND SH_P
    INT A SH_P < HVPO_O_5_PA6G5_SA_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_5_PA6G5_SA_BL/2 UNDEROVER	
}
HVPO.O.6_PA6G5_DE_BL
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.6_PA6G5_DE_BL { @ min overlap of PO and active OD (channel length) >= 0.6
   PA6G5_DE_BL_GATE_W = PA6G5_DE_BL_GATE NOT COIN INSIDE EDGE OD
   INT PA6G5_DE_BL_GATE_W < HVPO_O_6_PA6G5_DE_BL ABUT < 90 REGION
}
HVPO.O.6_PA6G5_SA_BL
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.6_PA6G5_SA_BL { @ min overlap of PO and active OD (channel length) >= 0.6
   PA6G5_SA_BL_GATE_W = PA6G5_SA_BL_GATE NOT COIN INSIDE EDGE OD
   INT PA6G5_SA_BL_GATE_W < HVPO_O_6_PA6G5_SA_BL ABUT < 90 REGION
}
HVPO.O.6_PCH5_AS_SWITCH_MAC
0 0 4 Jan  2 03:30:34 2022                     
HVPO.O.6_PCH5_AS_SWITCH_MAC { @ min overlap of PO and active OD (channel length) >= 0.35
   PCH5_AS_SWITCH_MAC_GATE_W = PCH5_AS_SWITCH_MAC_GATE NOT COIN INSIDE EDGE OD
   INT PCH5_AS_SWITCH_MAC_GATE_W < HVPO_O_6_PCH5_AS_SWITCH_MAC ABUT < 90 REGION
}
HVPO.O.7_PA12G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.7_PA12G5_NBL { @ min overlap of PDD and PO (channel length) >= 0.8
   A = PDD INTERACT PA12G5_NBL_CH
   B = POLY INTERACT PA12G5_NBL_CH
   C = A AND B
   INT C < HVPO_O_7_PA12G5_NBL ABUT < 90 SINGULAR REGION
}
HVPO.O.7_PA20G5_BL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.7_PA20G5_BL { @ min overlap of PDD and PO (channel length) >= 1
   A = PDD INTERACT PA20G5_BL_CH
   B = POLY INTERACT PA20G5_BL_CH
   C = A AND B
   INT C < HVPO_O_7_PA20G5_BL ABUT < 90 SINGULAR REGION
}
HVPO.O.7_PA29G5_BL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.7_PA29G5_BL { @ min overlap of PDD and PO (channel length) >= 1.3
   A = PDD INTERACT PA29G5_BL_CH
   B = POLY INTERACT PA29G5_BL_CH
   C = A AND B
   INT C < HVPO_O_7_PA29G5_BL ABUT < 90 SINGULAR REGION
}
HVPO.O.7_PA9G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.7_PA9G5_NBL { @ min overlap of PDD and PO (channel length) >= 0.7
   A = PDD INTERACT PA9G5_NBL_CH
   B = POLY INTERACT PA9G5_NBL_CH
   C = A AND B
   INT C < HVPO_O_7_PA9G5_NBL ABUT < 90 SINGULAR REGION
}
HVPO.O.7_PA16G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.7_PA16G5_NBL { @ min overlap of PDD and PO (channel length) >= 0.8
   A = PDD INTERACT PA16G5_NBL_CH
   B = POLY INTERACT PA16G5_NBL_CH
   C = A AND B
   INT C < HVPO_O_7_PA16G5_NBL ABUT < 90 SINGULAR REGION
}
HVPO.O.8_PA36G5_BL_GB
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.8_PA36G5_BL_GB { @ min overlap of HVPW and PO(channel length) >=2.7
    A = HVPWELLi INTERACT PA36G5_BL_GB_CH
    B = A AND POLY
    INT B < HVPO_O_8_PA36G5_BL_GB
}
HVPO.O.8_PA45G5_BL_GB
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.8_PA45G5_BL_GB { @ min overlap of HVPW and PO(channel length) >=2.9
    A = HVPWELLi INTERACT PA45G5_BL_GB_CH
    B = A AND POLY
    INT B < HVPO_O_8_PA45G5_BL_GB
}
HVPO.O.9_PA12G5_SLIT_BL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.9_PA12G5_SLIT_BL { @ min and max overlap of PDD and PO (channel length) == 0.8
   A = PDD INTERACT PA12G5_SLIT_BL_CH
   B = A AND POLY
   INT B < HVPO_O_9_PA12G5_SLIT_BL ABUT < 90 SINGULAR REGION
   SIZE B BY HVPO_O_9_PA12G5_SLIT_BL/2 UNDEROVER
}
HVPO.O.9_PA20G5_SLIT_BL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.9_PA20G5_SLIT_BL { @ min and max overlap of PDD and PO (channel length) == 1
   A = PDD INTERACT PA20G5_SLIT_BL_CH
   B = A AND POLY
   INT B < HVPO_O_9_PA20G5_SLIT_BL ABUT < 90 SINGULAR REGION
   SIZE B BY HVPO_O_9_PA20G5_SLIT_BL/2 UNDEROVER
}
HVPO.O.9_PA9G5_SLIT_NBL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.9_PA9G5_SLIT_NBL { @ min and max overlap of PDD and PO (channel length) == 0.7
   A = PDD INTERACT PA9G5_SLIT_NBL_CH
   B = A AND POLY
   INT B < HVPO_O_9_PA9G5_SLIT_NBL ABUT < 90 SINGULAR REGION
   SIZE B BY HVPO_O_9_PA9G5_SLIT_NBL/2 UNDEROVER
}
HVPO.O.9_PA16G5_SLIT_NBL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.O.9_PA16G5_SLIT_NBL { @ min and max overlap of PDD and PO (channel length) == 0.8
   A = PDD INTERACT PA16G5_SLIT_NBL_CH
   B = A AND POLY
   INT B < HVPO_O_9_PA16G5_SLIT_NBL ABUT < 90 SINGULAR REGION
   SIZE B BY HVPO_O_9_PA16G5_SLIT_NBL/2 UNDEROVER
}
HVPO.O.10_NLD36G5_GB
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.10_NLD36G5_GB { @ min and max overlap of HVNW and PO (channel length) == 0.6
   A = HVNW AND NLD36G5_GB_GATE
   INT A < HVPO_O_10_NLD36G5_GB ABUT < 90 SINGULAR REGION
   SIZE A BY HVPO_O_10_NLD36G5_GB/2 UNDEROVER
}
HVPO.O.10_NLD45G5_GB
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.10_NLD45G5_GB { @ min and max overlap of HVNW and PO (channel length) == 0.7
   A = HVNW AND NLD45G5_GB_GATE
   INT A < HVPO_O_10_NLD45G5_GB ABUT < 90 SINGULAR REGION
   SIZE A BY HVPO_O_10_NLD45G5_GB/2 UNDEROVER
}
HVPO.O.10_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:34 2022                     
HVPO.O.10_NA45G3_DEP_GB { @ min and max overlap of HVNW and PO (channel length) == 0.4
   A = HVNW AND NA45G3_DEP_GB_GATE
   INT A < HVPO_O_10_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
   SIZE A BY HVPO_O_10_NA45G3_DEP_GB/2 UNDEROVER
}
HVPO.S.2.1_ZENER_NBL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.S.2.1_ZENER_NBL { @ min and max width of PO hole for the Zener Diode with NBL (GA)(at least one side) == 0.8
   A = POLY INTERACT DIO_ZENER_NBL_M
   B = HOLES A INNER
   INT B < HVPO_S_2_1_ZENER_NBL ABUT < 90 SINGULAR REGION
   SIZE B BY HVPO_S_2_1_ZENER_NBL/2 UNDEROVER
}
HVPO.S.2_ZENER_NBL
0 0 6 Jan  2 03:30:34 2022                     
HVPO.S.2_ZENER_NBL { @ min width of PO hole for the Zener Diode with NBL (GA)(Except HVPO.S.2.1) >= 5
   A = POLY INTERACT DIO_ZENER_NBL_M
   B = HOLES A INNER
   C = LENGTH B == HVPO_S_2_1_ZENER_NBL
   INT C < HVPO_S_2_ZENER_NBL ABUT < 90 REGION
}
HVPO.W.4_NLD6G5_DE
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD6G5_DE { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_DE_GATE_W_EXPc >= 1000
  [AREA(NLD6G5_DE_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD6G5_DE.rep NLD6G5_DE_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_DE + GRID
}
HVPO.W.4_NLD6G5_DE_FULLY_ISO
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD6G5_DE_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_DE_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD6G5_DE_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD6G5_DE_FULLY_ISO.rep NLD6G5_DE_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_DE_FULLY_ISO + GRID
}
HVPO.W.4_NLD6G5_SA_FULLY_ISO
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD6G5_SA_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_SA_FULLY_ISO_GATE_W_EXPc >= 1000
  [(AREA(NLD6G5_SA_FULLY_ISO_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_NLD6G5_SA_FULLY_ISO.rep NLD6G5_SA_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_SA_FULLY_ISO + GRID
}
HVPO.W.4_NLD6G5_SA
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD6G5_SA { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_SA_GATE_W_EXPc >= 1000
  [(AREA(NLD6G5_SA_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_NLD6G5_SA.rep NLD6G5_SA_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_SA + GRID
}
HVPO.W.4_NLD5G5_ISO_SWITCH
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD5G5_ISO_SWITCH { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD5G5_ISO_SWITCH_GATE_W_EXPc >= 1000
  [(AREA(NLD5G5_ISO_SWITCH_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_NLD5G5_ISO_SWITCH.rep NLD5G5_ISO_SWITCH_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD5G5_ISO_SWITCH + GRID
}
HVPO.W.4_NA6G5_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NA6G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA6G5_NBL_GATE_W_EXPc >= 1000
  [AREA(NA6G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA6G5_NBL.rep NA6G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA6G5_NBL + GRID
}
HVPO.W.4_PA6G5_DE_BL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA6G5_DE_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 80
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA6G5_DE_BL_GATE_W_EXPc >= 1000
  [AREA(PA6G5_DE_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA6G5_DE_BL.rep PA6G5_DE_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA6G5_DE_BL + GRID
}
HVPO.W.4_PA6G5_SA_BL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA6G5_SA_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 80
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA6G5_SA_BL_GATE_W_EXPc >= 1000
  [(AREA(PA6G5_SA_BL_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_PA6G5_SA_BL.rep PA6G5_SA_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA6G5_SA_BL + GRID
}
HVPO.W.4_PCH5_AS_SWITCH_MAC
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PCH5_AS_SWITCH_MAC { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 80
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PCH5_AS_SWITCH_MAC_GATE_W_EXPc >= 1000
  [(AREA(PCH5_AS_SWITCH_MAC_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_PCH5_AS_SWITCH_MAC.rep PCH5_AS_SWITCH_MAC_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PCH5_AS_SWITCH_MAC + GRID
}
HVPO.W.4_NLD9G5
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD9G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD9G5_GATE_W_EXPc >= 1000
  [AREA(NLD9G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD9G5.rep NLD9G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD9G5 + GRID
}
HVPO.W.4_NLD9G5_FULLY_ISO
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD9G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD9G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD9G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD9G5_FULLY_ISO.rep NLD9G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD9G5_FULLY_ISO + GRID
}
HVPO.W.4_NLD12G5
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD12G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G5_GATE_W_EXPc >= 1000
  [AREA(NLD12G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G5.rep NLD12G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G5 + GRID
}
HVPO.W.4_NLD12G5_FULLY_ISO
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD12G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD12G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G5_FULLY_ISO.rep NLD12G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G5_FULLY_ISO + GRID
}
HVPO.W.4_NLD16G5
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD16G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD16G5_GATE_W_EXPc >= 1000
  [AREA(NLD16G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD16G5.rep NLD16G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD16G5 + GRID
}
HVPO.W.4_NLD16G5_FULLY_ISO
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD16G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD16G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD16G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD16G5_FULLY_ISO.rep NLD16G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD16G5_FULLY_ISO + GRID
}
HVPO.W.4_NLD20G5
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD20G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD20G5_GATE_W_EXPc >= 1000
  [AREA(NLD20G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD20G5.rep NLD20G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD20G5 + GRID
}
HVPO.W.4_NLD20G5_FULLY_ISO
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD20G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD20G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD20G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD20G5_FULLY_ISO.rep NLD20G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD20G5_FULLY_ISO + GRID
}
HVPO.W.4_NLD24G5_ISO_SWITCH
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD24G5_ISO_SWITCH { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD24G5_ISO_SWITCH_GATE_W_EXPc >= 1000
  [AREA(NLD24G5_ISO_SWITCH_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD24G5_ISO_SWITCH.rep NLD24G5_ISO_SWITCH_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD24G5_ISO_SWITCH + GRID
}
HVPO.W.4_NLD24G5
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD24G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD24G5_GATE_W_EXPc >= 1000
  [AREA(NLD24G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD24G5.rep NLD24G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD24G5 + GRID
}
HVPO.W.4_NLD24G5_SWITCH
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD24G5_SWITCH { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD24G5_SWITCH_GATE_W_EXPc >= 1000
  [AREA(NLD24G5_SWITCH_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD24G5_SWITCH.rep NLD24G5_SWITCH_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD24G5_SWITCH + GRID
}
HVPO.W.4_NLD24G5_FULLY_ISO
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD24G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD24G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD24G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD24G5_FULLY_ISO.rep NLD24G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD24G5_FULLY_ISO + GRID
}
HVPO.W.4_NA20G5
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NA20G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA20G5_GATE_W_EXPc >= 1000
  [AREA(NA20G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA20G5.rep NA20G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA20G5 + GRID
}
HVPO.W.4_NA20G5_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NA20G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA20G5_NBL_GATE_W_EXPc >= 1000
  [AREA(NA20G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA20G5_NBL.rep NA20G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA20G5_NBL + GRID
}
HVPO.W.4_NA29G5
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NA29G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA29G5_GATE_W_EXPc >= 1000
  [AREA(NA29G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA29G5.rep NA29G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA29G5 + GRID
}
HVPO.W.4_NA29G5_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NA29G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA29G5_NBL_GATE_W_EXPc >= 1000
  [AREA(NA29G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA29G5_NBL.rep NA29G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA29G5_NBL + GRID
}
HVPO.W.4_NA29G3_DEP_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NA29G3_DEP_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA29G3_DEP_NBL_GATE_W_EXPc >= 1000
  [AREA(NA29G3_DEP_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA29G3_DEP_NBL.rep NA29G3_DEP_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA29G3_DEP_NBL + GRID
}
HVPO.W.4_PA9G5_SLIT_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA9G5_SLIT_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA9G5_SLIT_NBL_GATE_W_EXPc >= 1000
  [AREA(PA9G5_SLIT_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA9G5_SLIT_NBL.rep PA9G5_SLIT_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA9G5_SLIT_NBL + GRID
}
HVPO.W.4_PA9G5_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA9G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA9G5_NBL_GATE_W_EXPc >= 1000
  [AREA(PA9G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA9G5_NBL.rep PA9G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA9G5_NBL + GRID
}
HVPO.W.4_PA16G5_SLIT_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA16G5_SLIT_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA16G5_SLIT_NBL_GATE_W_EXPc >= 1000
  [AREA(PA16G5_SLIT_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA16G5_SLIT_NBL.rep PA16G5_SLIT_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA16G5_SLIT_NBL + GRID
}
HVPO.W.4_PA16G5_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA16G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA16G5_NBL_GATE_W_EXPc >= 1000
  [AREA(PA16G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA16G5_NBL.rep PA16G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA16G5_NBL + GRID
}
HVPO.W.4_PA12G5_SLIT_BL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA12G5_SLIT_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA12G5_SLIT_BL_GATE_W_EXPc >= 1000
  [AREA(PA12G5_SLIT_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA12G5_SLIT_BL.rep PA12G5_SLIT_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA12G5_SLIT_BL + GRID
}
HVPO.W.4_PA12G5_NBL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA12G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA12G5_NBL_GATE_W_EXPc >= 1000
  [AREA(PA12G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA12G5_NBL.rep PA12G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA12G5_NBL + GRID
}
HVPO.W.4_PA20G5_SLIT_BL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA20G5_SLIT_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA20G5_SLIT_BL_GATE_W_EXPc >= 1000
  [AREA(PA20G5_SLIT_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA20G5_SLIT_BL.rep PA20G5_SLIT_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA20G5_SLIT_BL + GRID
}
HVPO.W.4_PA20G5_BL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA20G5_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA20G5_BL_GATE_W_EXPc >= 1000
  [AREA(PA20G5_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA20G5_BL.rep PA20G5_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA20G5_BL + GRID
}
HVPO.W.4_PA29G5_BL
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA29G5_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA29G5_BL_GATE_W_EXPc >= 1000
  [AREA(PA29G5_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA29G5_BL.rep PA29G5_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA29G5_BL + GRID
}
HVPO.W.4_NLD36G5_GB
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD36G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD36G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD36G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD36G5_GB.rep NLD36G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD36G5_GB + GRID
}
HVPO.W.4_NLD45G5_GB
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NLD45G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD45G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD45G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD45G5_GB.rep NLD45G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD45G5_GB + GRID
}
HVPO.W.4_NA45G3_DEP_GB
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_NA45G3_DEP_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA45G3_DEP_GB_GATE_W_EXPc >= 1000
  [AREA(NA45G3_DEP_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA45G3_DEP_GB.rep NA45G3_DEP_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA45G3_DEP_GB + GRID
}
HVPO.W.4_PA36G5_BL_GB
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA36G5_BL_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 400
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA36G5_BL_GB_GATE_W_EXPc >= 1000
  [AREA(PA36G5_BL_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA36G5_BL_GB.rep PA36G5_BL_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA36G5_BL_GB + GRID
}
HVPO.W.4_PA45G5_BL_GB
0 0 9 Jan  2 03:30:34 2022                     
HVPO.W.4_PA45G5_BL_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 400
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA45G5_BL_GB_GATE_W_EXPc >= 1000
  [AREA(PA45G5_BL_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA45G5_BL_GB.rep PA45G5_BL_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA45G5_BL_GB + GRID
}
HVPO.R.1
0 0 10 Jan  2 03:30:34 2022                    
HVPO.R.1 { @ In HV area, PO region is not allowed used for high voltage interconnection.
		   @ This is checked by the following DRC :
		   @ 1.{PO INTERACT HVOD} must be rectangle
		   @ 2.{HVPO INTERACT (POLY AND OD)} > 1 is not allowed.(except Zener Diode with NBL(GA))
	 X = PPOD_ISO_H ENCLOSE HVBJT_E
	 X1 =(HVPO INTERACT NLD6G5_DE_FULLY_ISO_GATE) NOT (SIZE NLD6G5_DE_FULLY_ISO_GATE BY 0.1)
     X2 = (NLD5G5_ISO_SWITCH_GATE OR NLD6G5_DE_GATE) OR PCH5_AS_SWITCH_MAC_GATE 
     ((HVPO INTERACT (POLY AND OD) > 1) NOT INTERACT DIO_ZENER_NBL_M) NOT INTERACT X
	 (NOT RECTANGLE (((POLY INTERACT HVOD) NOT INTERACT DIO_ZENER_NBL_M) NOT INTERACT X)) NOT INTERACT (X1 OR X2)
}
CFP.W.1
0 0 3 Jan  2 03:30:34 2022                     
CFP.W.1 { @ Min width of CFP >= 0.3
  INT CFP < CFP_W_1 ABUT < 90 SINGULAR REGION
}
CFP.W.2
0 0 3 Jan  2 03:30:34 2022                     
CFP.W.2 { @ Max width of CFP <= 1.1
  WITH WIDTH CFP > CFP_W_2
}
CFP.S.1
0 0 3 Jan  2 03:30:34 2022                     
CFP.S.1 { @ Min space between two CFP >= 0.5
  EXT CFP < CFP_S_1 ABUT < 90 SINGULAR REGION
}
CFP.R.1
0 0 31 Jan  2 03:30:34 2022                    
CFP.R.1 { @ CFP is must for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),
		  @ PA20G5 NBL(GA),PA20G5 SLIT NBL(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso(GA),NA29G5(GA),
		  @ NA29G5 NBL(GA),NA29G3 dep NBL(GA),PA29G5 NBL(GA),NLD45G5 NBL(GB),12V SBD(GA),16V SBD(GA),24V SBD(GA),24V ESD GA.
  NLD12G5_CH NOT INTERACT CFP
  NLD12G5_FULLY_ISO_CH NOT INTERACT CFP
  NLD16G5_CH NOT INTERACT CFP
  NLD16G5_FULLY_ISO_CH NOT INTERACT CFP
  NLD20G5_FULLY_ISO_CH NOT INTERACT CFP
  NLD20G5_CH NOT INTERACT CFP
  NLD24G5_ISO_SWITCH_CH NOT INTERACT CFP
  NLD24G5_FULLY_ISO_CH NOT INTERACT CFP
  NA29G5_CH NOT INTERACT CFP
  NA29G5_NBL_CH NOT INTERACT CFP
  NA29G3_dep_NBL_CH NOT INTERACT CFP
  NLD36G5_GB_CH NOT INTERACT CFP
  NLD45G5_GB_CH NOT INTERACT CFP
  NA45G3_DEP_GB_CH NOT INTERACT CFP
  PA16G5_NBL_CH NOT INTERACT CFP
  PA16G5_SLIT_NBL_CH NOT INTERACT CFP
  NLD24G5_CH NOT INTERACT CFP
  NLD24G5_SWITCH_CH NOT INTERACT CFP
  NA20G5_CH NOT INTERACT CFP 
  NA20G5_NBL_CH NOT INTERACT CFP 
  PA20G5_BL_CH NOT INTERACT CFP
  PA20G5_SLIT_BL_CH NOT INTERACT CFP
  PA29G5_BL_CH INTERACT CFP
  DIO_SBD_12V_M NOT INTERACT CFP
  DIO_SBD_16V_M NOT INTERACT CFP
  DIO_SBD_24V_M NOT INTERACT CFP
  COL_EMI_ESD_merge_PNP_24 NOT INTERACT CFP
}
CFP.W.3_SBD_12V
0 0 6 Jan  2 03:30:34 2022                     
CFP.W.3_SBD_12V { @ min and max width of Single CFP in parallel inside RPO for HV SBD_12V diode == 0.3
  A = RPO INTERACT DIO_SBD_12V_M
  B = CFP INSIDE A 
  INT B < CFP_W_3_SBD_12V ABUT < 90 SINGULAR REGION
  SIZE B BY CFP_W_3_SBD_12V/2 UNDEROVER
}
CFP.S.2_SBD_12V
0 0 8 Jan  2 03:30:34 2022                     
CFP.S.2_SBD_12V { @ min and max space between two CFP inside RPO for SBD_12V diode ==0.5
  A = RPO INTERACT DIO_SBD_12V_M
  B = CFP INSIDE A
  EXT B < CFP_S_2_SBD_12V ABUT < 90 SINGULAR REGION 
  C = SIZE B BY CFP_S_2_SBD_12V/2 OVERUNDER
  D = A INTERACT C > 1
  B INTERACT D
}
CFP.E.5_SBD_12V
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.5_SBD_12V { @ min extension of M1 beyond CFP within RPO for HV SBD_12V diode >= 0.06
  A = RPO INTERACT DIO_SBD_12V_M
  B = CFP INSIDE A
  ENC B M1 < CFP_E_5_SBD_12V ABUT < 90 SINGULAR REGION
}
CFP.W.3_SBD_16V
0 0 6 Jan  2 03:30:34 2022                     
CFP.W.3_SBD_16V { @ min and max width of Single CFP in parallel inside RPO for HV SBD_16V diode == 0.3
  A = RPO INTERACT DIO_SBD_16V_M
  B = CFP INSIDE A 
  INT B < CFP_W_3_SBD_16V ABUT < 90 SINGULAR REGION
  SIZE B BY CFP_W_3_SBD_16V/2 UNDEROVER
}
CFP.S.2_SBD_16V
0 0 8 Jan  2 03:30:34 2022                     
CFP.S.2_SBD_16V { @ min and max space between two CFP inside RPO for SBD_16V diode ==0.5
  A = RPO INTERACT DIO_SBD_16V_M
  B = CFP INSIDE A
  EXT B < CFP_S_2_SBD_16V ABUT < 90 SINGULAR REGION 
  C = SIZE B BY CFP_S_2_SBD_16V/2 OVERUNDER
  D = A INTERACT C > 1
  B INTERACT D
}
CFP.E.5_SBD_16V
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.5_SBD_16V { @ min extension of M1 beyond CFP within RPO for HV SBD_16V diode >= 0.06
  A = RPO INTERACT DIO_SBD_16V_M
  B = CFP INSIDE A
  ENC B M1 < CFP_E_5_SBD_16V ABUT < 90 SINGULAR REGION
}
CFP.W.3_SBD_24V
0 0 6 Jan  2 03:30:34 2022                     
CFP.W.3_SBD_24V { @ min and max width of Single CFP in parallel inside RPO for HV SBD_24V diode == 0.5
  A = RPO INTERACT DIO_SBD_24V_M
  B = CFP INSIDE A 
  INT B < CFP_W_3_SBD_24V ABUT < 90 SINGULAR REGION
  SIZE B BY CFP_W_3_SBD_24V/2 UNDEROVER
}
CFP.S.2_SBD_24V
0 0 8 Jan  2 03:30:34 2022                     
CFP.S.2_SBD_24V { @ min and max space between two CFP inside RPO for SBD_24V diode ==0.5
  A = RPO INTERACT DIO_SBD_24V_M
  B = CFP INSIDE A
  EXT B < CFP_S_2_SBD_24V ABUT < 90 SINGULAR REGION 
  C = SIZE B BY CFP_S_2_SBD_24V/2 OVERUNDER
  D = A INTERACT C > 1
  B INTERACT D
}
CFP.E.5_SBD_24V
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.5_SBD_24V { @ min extension of M1 beyond CFP within RPO for HV SBD_24V diode >= 0.06
  A = RPO INTERACT DIO_SBD_24V_M
  B = CFP INSIDE A
  ENC B M1 < CFP_E_5_SBD_24V ABUT < 90 SINGULAR REGION
}
CFP.E.1_NLD12G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD12G5{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD12G5_CH OR NLD12G5_D)
     A NOT TOUCH (POLY INTERACT NLD12G5_GATE)
}
CFP.E.1_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD12G5_FULLY_ISO{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD12G5_FULLY_ISO_CH OR NLD12G5_FULLY_ISO_D)
     A NOT TOUCH (POLY INTERACT NLD12G5_FULLY_ISO_GATE)
}
CFP.E.1_NLD16G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD16G5{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD16G5_CH OR NLD16G5_D)
     A NOT TOUCH (POLY INTERACT NLD16G5_GATE)
}
CFP.E.1_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD16G5_FULLY_ISO{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD16G5_FULLY_ISO_CH OR NLD16G5_FULLY_ISO_D)
     A NOT TOUCH (POLY INTERACT NLD16G5_FULLY_ISO_GATE)
}
CFP.E.1_NLD20G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD20G5{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD20G5_CH OR NLD20G5_D)
     A NOT TOUCH (POLY INTERACT NLD20G5_GATE)
}
CFP.E.1_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD20G5_FULLY_ISO{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD20G5_FULLY_ISO_CH OR NLD20G5_FULLY_ISO_D)
     A NOT TOUCH (POLY INTERACT NLD20G5_FULLY_ISO_GATE)
}
CFP.E.1_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD24G5_FULLY_ISO{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD24G5_FULLY_ISO_CH OR NLD24G5_FULLY_ISO_D)
     A NOT TOUCH (POLY INTERACT NLD24G5_FULLY_ISO_GATE)
}
CFP.E.1_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD24G5_ISO_SWITCH{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD24G5_ISO_SWITCH_CH OR NLD24G5_ISO_SWITCH_D)
     A NOT TOUCH (POLY INTERACT NLD24G5_ISO_SWITCH_GATE)
}
CFP.E.1_NA20G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NA20G5{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NA20G5_CH OR NA20G5_D)
     A NOT TOUCH (POLY INTERACT NA20G5_GATE)
}
CFP.E.1_NA20G5_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NA20G5_NBL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NA20G5_NBL_CH OR NA20G5_NBL_D)
     A NOT TOUCH (POLY INTERACT NA20G5_NBL_GATE)
}
CFP.E.1_NA29G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NA29G5{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NA29G5_CH OR NA29G5_D)
     A NOT TOUCH (POLY INTERACT NA29G5_GATE)
}
CFP.E.1_NA29G5_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NA29G5_NBL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NA29G5_NBL_CH OR NA29G5_NBL_D)
     A NOT TOUCH (POLY INTERACT NA29G5_NBL_GATE)
}
CFP.E.1_NA29G3_DEP_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NA29G3_DEP_NBL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NA29G3_DEP_NBL_CH OR NA29G3_DEP_NBL_D)
     A NOT TOUCH (POLY INTERACT NA29G3_DEP_NBL_GATE)
}
CFP.E.1_NLD36G5_GB
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD36G5_GB{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD36G5_GB_CH OR NLD36G5_GB_D)
     A NOT TOUCH (POLY INTERACT NLD36G5_GB_GATE)
}
CFP.E.1_NLD45G5_GB
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD45G5_GB{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD45G5_GB_CH OR NLD45G5_GB_D)
     A NOT TOUCH (POLY INTERACT NLD45G5_GB_GATE)
}
CFP.E.1_NA45G3_DEP_GB
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NA45G3_DEP_GB{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NA45G3_DEP_GB_CH OR NA45G3_DEP_GB_D)
     A NOT TOUCH (POLY INTERACT NA45G3_DEP_GB_GATE)
}
CFP.E.1_PA20G5_BL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_PA20G5_BL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (PA20G5_BL_CH OR PA20G5_BL_D)
     A NOT TOUCH (POLY INTERACT PA20G5_BL_GATE)
}
CFP.E.1_PA20G5_SLIT_BL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_PA20G5_SLIT_BL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (PA20G5_SLIT_BL_CH OR PA20G5_SLIT_BL_D)
     A NOT TOUCH (POLY INTERACT PA20G5_SLIT_BL_GATE)
}
CFP.E.1_PA29G5_BL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_PA29G5_BL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (PA29G5_BL_CH OR PA29G5_BL_D)
     A NOT TOUCH (POLY INTERACT PA29G5_BL_GATE)
}
CFP.E.1_NLD24G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD24G5{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD24G5_CH OR NLD24G5_D)
     A NOT TOUCH (POLY INTERACT NLD24G5_GATE)
}
CFP.E.1_NLD24G5_SWITCH
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_NLD24G5_SWITCH{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (NLD24G5_SWITCH_CH OR NLD24G5_SWITCH_D)
     A NOT TOUCH (POLY INTERACT NLD24G5_SWITCH_GATE)
}
CFP.E.1_PA16G5_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_PA16G5_NBL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (PA16G5_NBL_CH OR PA16G5_NBL_D)
     A NOT TOUCH (POLY INTERACT PA16G5_NBL_GATE)
}
CFP.E.1_PA16G5_SLIT_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.1_PA16G5_SLIT_NBL{ @ min and max clearance from CFP to PO in channel length direction == 0
     A = CFP INTERACT (PA16G5_SLIT_NBL_CH OR PA16G5_SLIT_NBL_D)
     A NOT TOUCH (POLY INTERACT PA16G5_SLIT_NBL_GATE)
}
CFP.E.2_NLD12G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD12G5{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD12G5_CH
     ENC NLD12G5_CH A < CFP_E_2_NLD12G5 ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD12G5_FULLY_ISO{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD12G5_FULLY_ISO_CH
     ENC NLD12G5_FULLY_ISO_CH A < CFP_E_2_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD16G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD16G5{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD16G5_CH
     ENC NLD16G5_CH A < CFP_E_2_NLD16G5 ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD16G5_FULLY_ISO{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD16G5_FULLY_ISO_CH
     ENC NLD16G5_FULLY_ISO_CH A < CFP_E_2_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD20G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD20G5{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD20G5_CH
     ENC NLD20G5_CH A < CFP_E_2_NLD20G5 ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD20G5_FULLY_ISO{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD20G5_FULLY_ISO_CH
     ENC NLD20G5_FULLY_ISO_CH A < CFP_E_2_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD24G5_FULLY_ISO{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD24G5_FULLY_ISO_CH
     ENC NLD24G5_FULLY_ISO_CH A < CFP_E_2_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD24G5_ISO_SWITCH{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD24G5_ISO_SWITCH_CH
     ENC NLD24G5_ISO_SWITCH_CH A < CFP_E_2_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
}
CFP.E.2_NA20G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NA20G5{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NA20G5_CH
     ENC NA20G5_CH A < CFP_E_2_NA20G5 ABUT < 90 SINGULAR REGION
}
CFP.E.2_NA20G5_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NA20G5_NBL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NA20G5_NBL_CH
     ENC NA20G5_NBL_CH A < CFP_E_2_NA20G5_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.2_NA29G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NA29G5{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NA29G5_CH
     ENC NA29G5_CH A < CFP_E_2_NA29G5 ABUT < 90 SINGULAR REGION
}
CFP.E.2_NA29G5_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NA29G5_NBL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NA29G5_NBL_CH
     ENC NA29G5_NBL_CH A < CFP_E_2_NA29G5_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.2_NA29G3_DEP_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NA29G3_DEP_NBL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NA29G3_DEP_NBL_CH
     ENC NA29G3_DEP_NBL_CH A < CFP_E_2_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD36G5_GB
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD36G5_GB{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD36G5_GB_CH
     ENC NLD36G5_GB_CH A < CFP_E_2_NLD36G5_GB ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD45G5_GB
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD45G5_GB{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD45G5_GB_CH
     ENC NLD45G5_GB_CH A < CFP_E_2_NLD45G5_GB ABUT < 90 SINGULAR REGION
}
CFP.E.2_NA45G3_DEP_GB
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NA45G3_DEP_GB{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NA45G3_DEP_GB_CH
     ENC NA45G3_DEP_GB_CH A < CFP_E_2_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
CFP.E.2_PA20G5_BL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_PA20G5_BL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT PA20G5_BL_CH
     ENC PA20G5_BL_CH A < CFP_E_2_PA20G5_BL ABUT < 90 SINGULAR REGION
}
CFP.E.2_PA20G5_SLIT_BL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_PA20G5_SLIT_BL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT PA20G5_SLIT_BL_CH
     ENC PA20G5_SLIT_BL_CH A < CFP_E_2_PA20G5_SLIT_BL ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD24G5
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD24G5{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD24G5_CH
     ENC NLD24G5_CH A < CFP_E_2_NLD24G5 ABUT < 90 SINGULAR REGION
}
CFP.E.2_NLD24G5_SWITCH
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_NLD24G5_SWITCH{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT NLD24G5_SWITCH_CH
     ENC NLD24G5_SWITCH_CH A < CFP_E_2_NLD24G5_SWITCH ABUT < 90 SINGULAR REGION
}
CFP.E.2_PA16G5_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_PA16G5_NBL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT PA16G5_NBL_CH
     ENC PA16G5_NBL_CH A < CFP_E_2_PA16G5_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.2_PA16G5_SLIT_NBL
0 0 4 Jan  2 03:30:34 2022                     
CFP.E.2_PA16G5_SLIT_NBL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INTERACT PA16G5_SLIT_NBL_CH
     ENC PA16G5_SLIT_NBL_CH A < CFP_E_2_PA16G5_SLIT_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.2_PA29G5_BL
0 0 7 Jan  2 03:30:34 2022                     
CFP.E.2_PA29G5_BL{ @ min extension of CFP beyond OD in channel width direction == 0.45
     A = CFP INSIDE EDGE PA29G5_BL_D
	 B = CFP TOUCH EDGE A
	 C = EXPAND EDGE B INSIDE BY GRID
	 D = (CFP NOT TOUCH EDGE A) TOUCH EDGE C
     ENC PA29G5_BL_D D < CFP_E_2_PA29G5_BL ABUT < 90 OPPOSITE REGION
}
CFP.E.3_NLD12G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD12G5{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD12G5_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD12G5_CH)
     C = RPO INTERACT NLD12G5_CH
	 ENC B C < CFP_E_3_NLD12G5 ABUT < 90 REGION
}
CFP.E.3_NLD12G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD12G5_FULLY_ISO{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD12G5_FULLY_ISO_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD12G5_FULLY_ISO_CH)
     C = RPO INTERACT NLD12G5_FULLY_ISO_CH
	 ENC B C < CFP_E_3_NLD12G5_FULLY_ISO ABUT < 90 REGION
}
CFP.E.3_NLD16G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD16G5{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD16G5_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD16G5_CH)
     C = RPO INTERACT NLD16G5_CH
	 ENC B C < CFP_E_3_NLD16G5 ABUT < 90 REGION
}
CFP.E.3_NLD16G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD16G5_FULLY_ISO{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD16G5_FULLY_ISO_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD16G5_FULLY_ISO_CH)
     C = RPO INTERACT NLD16G5_FULLY_ISO_CH
	 ENC B C < CFP_E_3_NLD16G5_FULLY_ISO ABUT < 90 REGION
}
CFP.E.3_NLD20G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD20G5{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD20G5_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD20G5_CH)
     C = RPO INTERACT NLD20G5_CH
	 ENC B C < CFP_E_3_NLD20G5 ABUT < 90 REGION
}
CFP.E.3_NLD20G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD20G5_FULLY_ISO{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD20G5_FULLY_ISO_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD20G5_FULLY_ISO_CH)
     C = RPO INTERACT NLD20G5_FULLY_ISO_CH
	 ENC B C < CFP_E_3_NLD20G5_FULLY_ISO ABUT < 90 REGION
}
CFP.E.3_NLD24G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD24G5_FULLY_ISO{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD24G5_FULLY_ISO_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_FULLY_ISO_CH)
     C = RPO INTERACT NLD24G5_FULLY_ISO_CH
	 ENC B C < CFP_E_3_NLD24G5_FULLY_ISO ABUT < 90 REGION
}
CFP.E.3_NLD24G5_ISO_SWITCH
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD24G5_ISO_SWITCH{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD24G5_ISO_SWITCH_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_ISO_SWITCH_CH)
     C = RPO INTERACT NLD24G5_ISO_SWITCH_CH
	 ENC B C < CFP_E_3_NLD24G5_ISO_SWITCH ABUT < 90 REGION
}
CFP.E.3_NA20G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NA20G5{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NA20G5_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NA20G5_CH)
     C = RPO INTERACT NA20G5_CH
	 ENC B C < CFP_E_3_NA20G5 ABUT < 90 REGION
}
CFP.E.3_NA20G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NA20G5_NBL{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NA20G5_NBL_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_CH)
     C = RPO INTERACT NA20G5_NBL_CH
	 ENC B C < CFP_E_3_NA20G5_NBL ABUT < 90 REGION
}
CFP.E.3_NA29G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NA29G5{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NA29G5_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NA29G5_CH)
     C = RPO INTERACT NA29G5_CH
	 ENC B C < CFP_E_3_NA29G5 ABUT < 90 REGION
}
CFP.E.3_NA29G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NA29G5_NBL{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NA29G5_NBL_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_CH)
     C = RPO INTERACT NA29G5_NBL_CH
	 ENC B C < CFP_E_3_NA29G5_NBL ABUT < 90 REGION
}
CFP.E.3_NA29G3_DEP_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NA29G3_DEP_NBL{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NA29G3_DEP_NBL_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_CH)
     C = RPO INTERACT NA29G3_DEP_NBL_CH
	 ENC B C < CFP_E_3_NA29G3_DEP_NBL ABUT < 90 REGION
}
CFP.E.3_NLD36G5_GB
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD36G5_GB{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD36G5_GB_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD36G5_GB_CH)
     C = RPO INTERACT NLD36G5_GB_CH
	 ENC B C < CFP_E_3_NLD36G5_GB ABUT < 90 REGION
}
CFP.E.3_NLD45G5_GB
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD45G5_GB{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD45G5_GB_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD45G5_GB_CH)
     C = RPO INTERACT NLD45G5_GB_CH
	 ENC B C < CFP_E_3_NLD45G5_GB ABUT < 90 REGION
}
CFP.E.3_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NA45G3_DEP_GB{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NA45G3_DEP_GB_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_CH)
     C = RPO INTERACT NA45G3_DEP_GB_CH
	 ENC B C < CFP_E_3_NA45G3_DEP_GB ABUT < 90 REGION
}
CFP.E.3_PA20G5_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_PA20G5_BL{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT PA20G5_BL_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE PA20G5_BL_CH)
     C = RPO INTERACT PA20G5_BL_CH
	 ENC B C < CFP_E_3_PA20G5_BL ABUT < 90 REGION
}
CFP.E.3_PA20G5_SLIT_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_PA20G5_SLIT_BL{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT PA20G5_SLIT_BL_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE PA20G5_SLIT_BL_CH)
     C = RPO INTERACT PA20G5_SLIT_BL_CH
	 ENC B C < CFP_E_3_PA20G5_SLIT_BL ABUT < 90 REGION
}
CFP.E.3_NLD24G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD24G5{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD24G5_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_CH)
     C = RPO INTERACT NLD24G5_CH
	 ENC B C < CFP_E_3_NLD24G5 ABUT < 90 REGION
}
CFP.E.3_NLD24G5_SWITCH
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_NLD24G5_SWITCH{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT NLD24G5_SWITCH_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE NLD24G5_SWITCH_CH)
     C = RPO INTERACT NLD24G5_SWITCH_CH
	 ENC B C < CFP_E_3_NLD24G5_SWITCH ABUT < 90 REGION
}
CFP.E.3_PA16G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_PA16G5_NBL{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT PA16G5_NBL_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE PA16G5_NBL_CH)
     C = RPO INTERACT PA16G5_NBL_CH
	 ENC B C < CFP_E_3_PA16G5_NBL ABUT < 90 REGION
}
CFP.E.3_PA16G5_SLIT_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_PA16G5_SLIT_NBL{ @ min extension of RPO beyond CFP in channel width direction >= 0.2
     A = CFP INTERACT PA16G5_SLIT_NBL_CH
	 B = A NOT TOUCH EDGE (A INSIDE EDGE PA16G5_SLIT_NBL_CH)
     C = RPO INTERACT PA16G5_SLIT_NBL_CH
	 ENC B C < CFP_E_3_PA16G5_SLIT_NBL ABUT < 90 REGION
}
CFP.E.3_PA29G5_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.E.3_PA29G5_BL{ @ min extension of RPO beyond CFP in channel width direction == 0.2
     A = RPO INTERACT PA29G5_BL_D
	 B = A NOT TOUCH EDGE (A INSIDE EDGE (PA29G5_BL_CH OR PA29G5_BL_D))
     C = CFP INTERACT PA29G5_BL_D
	 ENC C B < CFP_E_3_PA29G5_BL ABUT < 90 REGION
}
CFP.E.4_NLD12G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD12G5{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD12G5_CH OR NLD12G5_D)
     B = M1 INTERACT (NLD12G5_CH OR NLD12G5_D)
	 ENC A B < CFP_E_4_NLD12G5 ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD12G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD12G5_FULLY_ISO{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD12G5_FULLY_ISO_CH OR NLD12G5_FULLY_ISO_D)
     B = M1 INTERACT (NLD12G5_FULLY_ISO_CH OR NLD12G5_FULLY_ISO_D)
	 ENC A B < CFP_E_4_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD16G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD16G5{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD16G5_CH OR NLD16G5_D)
     B = M1 INTERACT (NLD16G5_CH OR NLD16G5_D)
	 ENC A B < CFP_E_4_NLD16G5 ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD16G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD16G5_FULLY_ISO{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD16G5_FULLY_ISO_CH OR NLD16G5_FULLY_ISO_D)
     B = M1 INTERACT (NLD16G5_FULLY_ISO_CH OR NLD16G5_FULLY_ISO_D)
	 ENC A B < CFP_E_4_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD20G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD20G5{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD20G5_CH OR NLD20G5_D)
     B = M1 INTERACT (NLD20G5_CH OR NLD20G5_D)
	 ENC A B < CFP_E_4_NLD20G5 ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD20G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD20G5_FULLY_ISO{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD20G5_FULLY_ISO_CH OR NLD20G5_FULLY_ISO_D)
     B = M1 INTERACT (NLD20G5_FULLY_ISO_CH OR NLD20G5_FULLY_ISO_D)
	 ENC A B < CFP_E_4_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD24G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD24G5_FULLY_ISO{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD24G5_FULLY_ISO_CH OR NLD24G5_FULLY_ISO_D)
     B = M1 INTERACT (NLD24G5_FULLY_ISO_CH OR NLD24G5_FULLY_ISO_D)
	 ENC A B < CFP_E_4_NLD24G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD24G5_ISO_SWITCH
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD24G5_ISO_SWITCH{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD24G5_ISO_SWITCH_CH OR NLD24G5_ISO_SWITCH_D)
     B = M1 INTERACT (NLD24G5_ISO_SWITCH_CH OR NLD24G5_ISO_SWITCH_D)
	 ENC A B < CFP_E_4_NLD24G5_ISO_SWITCH ABUT < 90 SINGULAR REGION
}
CFP.E.4_NA20G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NA20G5{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NA20G5_CH OR NA20G5_D)
     B = M1 INTERACT (NA20G5_CH OR NA20G5_D)
	 ENC A B < CFP_E_4_NA20G5 ABUT < 90 SINGULAR REGION
}
CFP.E.4_NA20G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NA20G5_NBL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NA20G5_NBL_CH OR NA20G5_NBL_D)
     B = M1 INTERACT (NA20G5_NBL_CH OR NA20G5_NBL_D)
	 ENC A B < CFP_E_4_NA20G5_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.4_NA29G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NA29G5{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NA29G5_CH OR NA29G5_D)
     B = M1 INTERACT (NA29G5_CH OR NA29G5_D)
	 ENC A B < CFP_E_4_NA29G5 ABUT < 90 SINGULAR REGION
}
CFP.E.4_NA29G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NA29G5_NBL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NA29G5_NBL_CH OR NA29G5_NBL_D)
     B = M1 INTERACT (NA29G5_NBL_CH OR NA29G5_NBL_D)
	 ENC A B < CFP_E_4_NA29G5_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.4_NA29G3_DEP_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NA29G3_DEP_NBL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NA29G3_DEP_NBL_CH OR NA29G3_DEP_NBL_D)
     B = M1 INTERACT (NA29G3_DEP_NBL_CH OR NA29G3_DEP_NBL_D)
	 ENC A B < CFP_E_4_NA29G3_DEP_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD36G5_GB
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD36G5_GB{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD36G5_GB_CH OR NLD36G5_GB_D)
     B = M1 INTERACT (NLD36G5_GB_CH OR NLD36G5_GB_D)
	 ENC A B < CFP_E_4_NLD36G5_GB ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD45G5_GB
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD45G5_GB{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD45G5_GB_CH OR NLD45G5_GB_D)
     B = M1 INTERACT (NLD45G5_GB_CH OR NLD45G5_GB_D)
	 ENC A B < CFP_E_4_NLD45G5_GB ABUT < 90 SINGULAR REGION
}
CFP.E.4_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NA45G3_DEP_GB{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NA45G3_DEP_GB_CH OR NA45G3_DEP_GB_D)
     B = M1 INTERACT (NA45G3_DEP_GB_CH OR NA45G3_DEP_GB_D)
	 ENC A B < CFP_E_4_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
CFP.E.4_PA20G5_BL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_PA20G5_BL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (PA20G5_BL_CH OR PA20G5_BL_D)
     B = M1 INTERACT (PA20G5_BL_CH OR PA20G5_BL_D)
	 ENC A B < CFP_E_4_PA20G5_BL ABUT < 90 SINGULAR REGION
}
CFP.E.4_PA20G5_SLIT_BL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_PA20G5_SLIT_BL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (PA20G5_SLIT_BL_CH OR PA20G5_SLIT_BL_D)
     B = M1 INTERACT (PA20G5_SLIT_BL_CH OR PA20G5_SLIT_BL_D)
	 ENC A B < CFP_E_4_PA20G5_SLIT_BL ABUT < 90 SINGULAR REGION
}
CFP.E.4_PA29G5_BL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_PA29G5_BL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (PA29G5_BL_CH OR PA29G5_BL_D)
     B = M1 INTERACT (PA29G5_BL_CH OR PA29G5_BL_D)
	 ENC A B < CFP_E_4_PA29G5_BL ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD24G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD24G5{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD24G5_CH OR NLD24G5_D)
     B = M1 INTERACT (NLD24G5_CH OR NLD24G5_D)
	 ENC A B < CFP_E_4_NLD24G5 ABUT < 90 SINGULAR REGION
}
CFP.E.4_NLD24G5_SWITCH
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_NLD24G5_SWITCH{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (NLD24G5_SWITCH_CH OR NLD24G5_SWITCH_D)
     B = M1 INTERACT (NLD24G5_SWITCH_CH OR NLD24G5_SWITCH_D)
	 ENC A B < CFP_E_4_NLD24G5_SWITCH ABUT < 90 SINGULAR REGION
}
CFP.E.4_PA16G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_PA16G5_NBL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (PA16G5_NBL_CH OR PA16G5_NBL_D)
     B = M1 INTERACT (PA16G5_NBL_CH OR PA16G5_NBL_D)
	 ENC A B < CFP_E_4_PA16G5_NBL ABUT < 90 SINGULAR REGION
}
CFP.E.4_PA16G5_SLIT_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.E.4_PA16G5_SLIT_NBL{ @ min extension of M1 beyond CFP >= 0.06
     A = CFP INTERACT (PA16G5_SLIT_NBL_CH OR PA16G5_SLIT_NBL_D)
     B = M1 INTERACT (PA16G5_SLIT_NBL_CH OR PA16G5_SLIT_NBL_D)
	 ENC A B < CFP_E_4_PA16G5_SLIT_NBL ABUT < 90 SINGULAR REGION
}
CFP.O.1_NLD12G5
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD12G5{ @ min and max overlap of NDD and CFP in channel length direction == 0.3
     A = CFP INTERACT NLD12G5_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD12G5_CH)
	 INT B < CFP_O_1_NLD12G5 ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD12G5/2 UNDEROVER 
}
CFP.O.1_NLD12G5_FULLY_ISO
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD12G5_FULLY_ISO{ @ min and max overlap of NDD and CFP in channel length direction == 0.3
     A = CFP INTERACT NLD12G5_FULLY_ISO_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD12G5_FULLY_ISO_CH)
	 INT B < CFP_O_1_NLD12G5_FULLY_ISO ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD12G5_FULLY_ISO/2 UNDEROVER 
}
CFP.O.1_NLD16G5
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD16G5{ @ min and max overlap of NDD and CFP in channel length direction == 0.4
     A = CFP INTERACT NLD16G5_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD16G5_CH)
	 INT B < CFP_O_1_NLD16G5 ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD16G5/2 UNDEROVER 
}
CFP.O.1_NLD16G5_FULLY_ISO
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD16G5_FULLY_ISO{ @ min and max overlap of NDD and CFP in channel length direction == 0.4
     A = CFP INTERACT NLD16G5_FULLY_ISO_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD16G5_FULLY_ISO_CH)
	 INT B < CFP_O_1_NLD16G5_FULLY_ISO ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD16G5_FULLY_ISO/2 UNDEROVER 
}
CFP.O.1_NLD20G5
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD20G5{ @ min and max overlap of NDD and CFP in channel length direction == 0.6
     A = CFP INTERACT NLD20G5_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD20G5_CH)
	 INT B < CFP_O_1_NLD20G5 ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD20G5/2 UNDEROVER 
}
CFP.O.1_NLD20G5_FULLY_ISO
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD20G5_FULLY_ISO{ @ min and max overlap of NDD and CFP in channel length direction == 0.6
     A = CFP INTERACT NLD20G5_FULLY_ISO_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD20G5_FULLY_ISO_CH)
	 INT B < CFP_O_1_NLD20G5_FULLY_ISO ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD20G5_FULLY_ISO/2 UNDEROVER 
}
CFP.O.1_NLD24G5_FULLY_ISO
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD24G5_FULLY_ISO{ @ min and max overlap of NDD and CFP in channel length direction == 1.1
     A = CFP INTERACT NLD24G5_FULLY_ISO_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_FULLY_ISO_CH)
	 INT B < CFP_O_1_NLD24G5_FULLY_ISO ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD24G5_FULLY_ISO/2 UNDEROVER 
}
CFP.O.1_NLD24G5_ISO_SWITCH
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD24G5_ISO_SWITCH{ @ min and max overlap of NDD and CFP in channel length direction == 0.9
     A = CFP INTERACT NLD24G5_ISO_SWITCH_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_ISO_SWITCH_CH)
	 INT B < CFP_O_1_NLD24G5_ISO_SWITCH ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD24G5_ISO_SWITCH/2 UNDEROVER 
}
CFP.O.1_NA20G5
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NA20G5{ @ min and max overlap of NDD and CFP in channel length direction == 0.7
     A = CFP INTERACT NA20G5_CH
     B = A TOUCH EDGE (A INSIDE EDGE NA20G5_CH)
	 INT B < CFP_O_1_NA20G5 ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NA20G5/2 UNDEROVER 
}
CFP.O.1_NA20G5_NBL
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NA20G5_NBL{ @ min and max overlap of NDD and CFP in channel length direction == 0.7
     A = CFP INTERACT NA20G5_NBL_CH
     B = A TOUCH EDGE (A INSIDE EDGE NA20G5_NBL_CH)
	 INT B < CFP_O_1_NA20G5_NBL ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NA20G5_NBL/2 UNDEROVER 
}
CFP.O.1_NA29G5
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NA29G5{ @ min and max overlap of NDD and CFP in channel length direction == 1.1
     A = CFP INTERACT NA29G5_CH
     B = A TOUCH EDGE (A INSIDE EDGE NA29G5_CH)
	 INT B < CFP_O_1_NA29G5 ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NA29G5/2 UNDEROVER 
}
CFP.O.1_NA29G5_NBL
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NA29G5_NBL{ @ min and max overlap of NDD and CFP in channel length direction == 1.1
     A = CFP INTERACT NA29G5_NBL_CH
     B = A TOUCH EDGE (A INSIDE EDGE NA29G5_NBL_CH)
	 INT B < CFP_O_1_NA29G5_NBL ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NA29G5_NBL/2 UNDEROVER 
}
CFP.O.1_NA29G3_DEP_NBL
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NA29G3_DEP_NBL{ @ min and max overlap of NDD and CFP in channel length direction == 0.9
     A = CFP INTERACT NA29G3_DEP_NBL_CH
     B = A TOUCH EDGE (A INSIDE EDGE NA29G3_DEP_NBL_CH)
	 INT B < CFP_O_1_NA29G3_DEP_NBL ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NA29G3_DEP_NBL/2 UNDEROVER 
}
CFP.O.1_NLD24G5
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD24G5{ @ min and max overlap of NDD and CFP in channel length direction == 1.1
     A = CFP INTERACT NLD24G5_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_CH)
	 INT B < CFP_O_1_NLD24G5 ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD24G5/2 UNDEROVER 
}
CFP.O.1_NLD24G5_SWITCH
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.1_NLD24G5_SWITCH{ @ min and max overlap of NDD and CFP in channel length direction == 0.9
     A = CFP INTERACT NLD24G5_SWITCH_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_SWITCH_CH)
	 INT B < CFP_O_1_NLD24G5_SWITCH ABUT < 90 REGION
	 C = A AND NDD
	 SIZE C BY CFP_O_1_NLD24G5_SWITCH/2 UNDEROVER 
}
CFP.O.2_PA20G5_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.O.2_PA20G5_BL{ @ min and max overlap of PDD and CFP in channel length direction == 0.4
     A = CFP INTERACT (PA20G5_BL_CH OR PA20G5_BL_D)
	 B = A AND PDD
	 INT B < CFP_O_2_PA20G5_BL ABUT < 90 REGION
	 SIZE B BY CFP_O_2_PA20G5_BL/2 UNDEROVER 
}
CFP.O.2_PA20G5_SLIT_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.O.2_PA20G5_SLIT_BL{ @ min and max overlap of PDD and CFP in channel length direction == 0.4
     A = CFP INTERACT (PA20G5_SLIT_BL_CH OR PA20G5_SLIT_BL_D)
	 B = A AND PDD
	 INT B < CFP_O_2_PA20G5_SLIT_BL ABUT < 90 REGION
	 SIZE B BY CFP_O_2_PA20G5_SLIT_BL/2 UNDEROVER 
}
CFP.O.2_PA29G5_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.O.2_PA29G5_BL{ @ min and max overlap of PDD and CFP in channel length direction == 0.8
     A = CFP INTERACT (PA29G5_BL_CH OR PA29G5_BL_D)
	 B = A AND PDD
	 INT B < CFP_O_2_PA29G5_BL ABUT < 90 REGION
	 SIZE B BY CFP_O_2_PA29G5_BL/2 UNDEROVER 
}
CFP.O.2_PA16G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.O.2_PA16G5_NBL{ @ min and max overlap of PDD and CFP in channel length direction == 0.35
     A = CFP INTERACT (PA16G5_NBL_CH OR PA16G5_NBL_D)
	 B = A AND PDD
	 INT B < CFP_O_2_PA16G5_NBL ABUT < 90 REGION
	 SIZE B BY CFP_O_2_PA16G5_NBL/2 UNDEROVER 
}
CFP.O.2_PA16G5_SLIT_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.O.2_PA16G5_SLIT_NBL{ @ min and max overlap of PDD and CFP in channel length direction == 0.35
     A = CFP INTERACT (PA16G5_SLIT_NBL_CH OR PA16G5_SLIT_NBL_D)
	 B = A AND PDD
	 INT B < CFP_O_2_PA16G5_SLIT_NBL ABUT < 90 REGION
	 SIZE B BY CFP_O_2_PA16G5_SLIT_NBL/2 UNDEROVER 
}
CFP.O.3_NLD36G5_GB
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.3_NLD36G5_GB{ @ min and max overlap of HVNW and CFP in channel length direction == 1
     A = CFP INTERACT NLD36G5_GB_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD36G5_GB_CH)
	 INT B < CFP_O_3_NLD36G5_GB ABUT < 90 REGION
	 C = A AND HVNW
	 SIZE C BY CFP_O_3_NLD36G5_GB/2 UNDEROVER 
}
CFP.O.3_NLD45G5_GB
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.3_NLD45G5_GB{ @ min and max overlap of HVNW and CFP in channel length direction == 1.1
     A = CFP INTERACT NLD45G5_GB_CH
     B = A TOUCH EDGE (A INSIDE EDGE NLD45G5_GB_CH)
	 INT B < CFP_O_3_NLD45G5_GB ABUT < 90 REGION
	 C = A AND HVNW
	 SIZE C BY CFP_O_3_NLD45G5_GB/2 UNDEROVER 
}
CFP.O.3_NA45G3_DEP_GB
0 0 7 Jan  2 03:30:34 2022                     
CFP.O.3_NA45G3_DEP_GB{ @ min and max overlap of HVNW and CFP in channel length direction == 1.1
     A = CFP INTERACT NA45G3_DEP_GB_CH
     B = A TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_CH)
	 INT B < CFP_O_3_NA45G3_DEP_GB ABUT < 90 REGION
	 C = A AND HVNW
	 SIZE C BY CFP_O_3_NA45G3_DEP_GB/2 UNDEROVER 
}
CFP.R.2_NLD12G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD12G5 { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD12G5_CH
    B = COPY NLD12G5_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD12G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD12G5_FULLY_ISO { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD12G5_FULLY_ISO_CH
    B = COPY NLD12G5_FULLY_ISO_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD16G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD16G5 { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD16G5_CH
    B = COPY NLD16G5_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD16G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD16G5_FULLY_ISO { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD16G5_FULLY_ISO_CH
    B = COPY NLD16G5_FULLY_ISO_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD20G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD20G5 { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD20G5_CH
    B = COPY NLD20G5_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD20G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD20G5_FULLY_ISO { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD20G5_FULLY_ISO_CH
    B = COPY NLD20G5_FULLY_ISO_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD24G5_FULLY_ISO
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD24G5_FULLY_ISO { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD24G5_FULLY_ISO_CH
    B = COPY NLD24G5_FULLY_ISO_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD24G5_ISO_SWITCH
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD24G5_ISO_SWITCH { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD24G5_ISO_SWITCH_CH
    B = COPY NLD24G5_ISO_SWITCH_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NA20G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NA20G5 { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NA20G5_CH
    B = COPY NA20G5_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NA20G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NA20G5_NBL { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NA20G5_NBL_CH
    B = COPY NA20G5_NBL_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NA29G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NA29G5 { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NA29G5_CH
    B = COPY NA29G5_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NA29G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NA29G5_NBL { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NA29G5_NBL_CH
    B = COPY NA29G5_NBL_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NA29G3_DEP_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NA29G3_DEP_NBL { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NA29G3_DEP_NBL_CH
    B = COPY NA29G3_DEP_NBL_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD36G5_GB
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD36G5_GB { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD36G5_GB_CH
    B = COPY NLD36G5_GB_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD45G5_GB
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD45G5_GB { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD45G5_GB_CH
    B = COPY NLD45G5_GB_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NA45G3_DEP_GB
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NA45G3_DEP_GB { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NA45G3_DEP_GB_CH
    B = COPY NA45G3_DEP_GB_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_PA20G5_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_PA20G5_BL { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT PA20G5_BL_CH
    B = COPY PA20G5_BL_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_PA20G5_SLIT_BL
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_PA20G5_SLIT_BL { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT PA20G5_SLIT_BL_CH
    B = COPY PA20G5_SLIT_BL_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD24G5
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD24G5 { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD24G5_CH
    B = COPY NLD24G5_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_NLD24G5_SWITCH
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_NLD24G5_SWITCH { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT NLD24G5_SWITCH_CH
    B = COPY NLD24G5_SWITCH_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_PA16G5_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_PA16G5_NBL { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT PA16G5_NBL_CH
    B = COPY PA16G5_NBL_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.2_PA16G5_SLIT_NBL
0 0 6 Jan  2 03:30:34 2022                     
CFP.R.2_PA16G5_SLIT_NBL { @ CFP should butted and outside PO gate in channel length direction
    A = CFP INTERACT PA16G5_SLIT_NBL_CH
    B = COPY PA16G5_SLIT_NBL_GATE
    A AND B
    A NOT INTERACT B
}
CFP.R.3
0 0 3 Jan  2 03:30:34 2022                     
CFP.R.3 { @ CFP should be fully inside RPO (Cut and outside are not allowed)
  CFP NOT INSIDE RPO
}
CFP.R.4
0 0 3 Jan  2 03:30:34 2022                     
CFP.R.4 { @ CFP should be fully inside M1 (Cut and outside are not allowed)
  CFP NOT INSIDE M1
}
CFP.R.5_NLD24G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD24G5{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD24G5_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD24G5_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD24G5_SWITCH
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD24G5_SWITCH{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD24G5_SWITCH_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD24G5_SWITCH_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD12G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD12G5{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD12G5_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD12G5_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD12G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD12G5_FULLY_ISO{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD12G5_FULLY_ISO_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD12G5_FULLY_ISO_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD20G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD20G5_FULLY_ISO{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD20G5_FULLY_ISO_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD20G5_FULLY_ISO_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD20G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD20G5{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD20G5_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD20G5_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD24G5_ISO_SWITCH
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD24G5_ISO_SWITCH{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD24G5_ISO_SWITCH_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD24G5_ISO_SWITCH_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD24G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD24G5_FULLY_ISO{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD24G5_FULLY_ISO_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD24G5_FULLY_ISO_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NA29G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NA29G5{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NA29G5_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NA29G5_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NA29G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NA29G5_NBL{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NA29G5_NBL_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NA29G5_NBL_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NA29G3_dep_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NA29G3_dep_NBL{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NA29G3_dep_NBL_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NA29G3_dep_NBL_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD45G5_GB
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD45G5_GB{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD45G5_GB_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD45G5_GB_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD16G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD16G5{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD16G5_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD16G5_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD16G5_FULLY_ISO
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD16G5_FULLY_ISO{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD16G5_FULLY_ISO_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD16G5_FULLY_ISO_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NA20G5
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NA20G5{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NA20G5_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NA20G5_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NA20G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NA20G5_NBL{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NA20G5_NBL_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NA20G5_NBL_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NA45G3_DEP_GB
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NA45G3_DEP_GB{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NA45G3_DEP_GB_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NA45G3_DEP_GB_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.5_NLD36G5_GB
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.5_NLD36G5_GB{ @ CCFP is connected with source side for NLD12G5(GA),NLD12G5 fully iso(GA),NLD16G5(GA),NLD16G5 fully iso(GA),NLD20G5(GA),NLD20G5 fully iso(GA),NLD24G5 iso switch(GA),NLD24G5 fully iso          @(GA),NA29G5(GA),NA29G5 NBL(GA),NA29G3 dep NBL(GA),NLD45G5 NBL(GB)
  A = STAMP NLD36G5_GB_S BY NSD_mf 
  B = M1_mf AND (CFPi INTERACT NLD36G5_GB_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.6_PA16G5_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.6_PA16G5_NBL{ @ CFP is connected with poly gate for PA20G5_NBL(GA),PA20G5_SLIT_NBL(GA),and PA29G5_NBL(GA), PA16G5_NBL, PA16G5_SLIT_NBL
  A = STAMP PA16G5_NBL_GATE BY ILP1_mf
  B = M1_mf AND (CFPi INTERACT PA16G5_NBL_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.6_PA16G5_SLIT_NBL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.6_PA16G5_SLIT_NBL{ @ CFP is connected with poly gate for PA20G5_NBL(GA),PA20G5_SLIT_NBL(GA),and PA29G5_NBL(GA), PA16G5_NBL, PA16G5_SLIT_NBL
  A = STAMP PA16G5_SLIT_NBL_GATE BY ILP1_mf
  B = M1_mf AND (CFPi INTERACT PA16G5_SLIT_NBL_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.6_PA20G5_BL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.6_PA20G5_BL{ @ CFP is connected with poly gate for PA20G5_NBL(GA),PA20G5_SLIT_NBL(GA),and PA29G5_NBL(GA), PA16G5_NBL, PA16G5_SLIT_NBL
  A = STAMP PA20G5_BL_GATE BY ILP1_mf
  B = M1_mf AND (CFPi INTERACT PA20G5_BL_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.6_PA20G5_SLIT_BL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.6_PA20G5_SLIT_BL{ @ CFP is connected with poly gate for PA20G5_NBL(GA),PA20G5_SLIT_NBL(GA),and PA29G5_NBL(GA), PA16G5_NBL, PA16G5_SLIT_NBL
  A = STAMP PA20G5_SLIT_BL_GATE BY ILP1_mf
  B = M1_mf AND (CFPi INTERACT PA20G5_SLIT_BL_CH)
  NET AREA RATIO  B A == 0
}
CFP.R.6_PA29G5_BL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.6_PA29G5_BL{ @ CFP is connected with poly gate for PA20G5_NBL(GA),PA20G5_SLIT_NBL(GA),and PA29G5_NBL(GA), PA16G5_NBL, PA16G5_SLIT_NBL
  A = STAMP PA29G5_BL_GATE BY ILP1_mf
  B = M1_mf AND (CFPi INTERACT PA29G5_BL_D)
  NET AREA RATIO  B A == 0
}
CFP.R.7
0 0 3 Jan  2 03:30:34 2022                     
CFP.R.7 { @ CFP interact with VIA1 is not allowed
  CFP INTERACT VIA1
}
CFP.R.8_SBD_12V
0 0 9 Jan  2 03:30:34 2022                     
CFP.R.8_SBD_12V { @ min and max number of CFP finger in inside RPO for HV SBD == 1
  A = RPO INTERACT DIO_SBD_12V_M
  (CFP INTERACT DIO_SBD_12V_M) NOT INSIDE A
  B = CFP INSIDE A
  C = HOLES A INNER
  D = EXPAND EDGE C OUTSIDE BY 1.2
  D NOT INTERACT B
  D INTERACT B != 1
}
CFP.R.8_SBD_16V
0 0 8 Jan  2 03:30:34 2022                     
CFP.R.8_SBD_16V { @ min and max number of CFP finger in inside RPO for HV SBD == 1
  A = RPO INTERACT DIO_SBD_16V_M
  (CFP INTERACT DIO_SBD_16V_M) NOT INSIDE A
  B = CFP INSIDE A
  C = HOLES A INNER
  D = EXPAND EDGE C OUTSIDE BY 1.3
  D INTERACT B != 1
}
CFP.R.8_SBD_24V
0 0 8 Jan  2 03:30:34 2022                     
CFP.R.8_SBD_24V { @ min and max number of CFP finger in inside RPO for HV SBD == 1
  A = RPO INTERACT DIO_SBD_24V_M
  (CFP INTERACT DIO_SBD_24V_M) NOT INSIDE A
  B = CFP INSIDE A
  C = HOLES A INNER
  D = EXPAND EDGE C OUTSIDE BY 1.5
  D INTERACT B != 1
}
CFP.R.9_SBD_12V
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.9_SBD_12V { @ CFP must connect width Anode OD for SBD_12V diode
  A = STAMP DIO_SBD_12V_M BY PSD_mf
  B = CFPi INTERACT DIO_SBD_12V_M
  NET AREA RATIO B A == 0
}
CFP.R.10_SBD_12V
0 0 4 Jan  2 03:30:34 2022                     
CFP.R.10_SBD_12V { @ CFP must be rectangle for HV SBD_12V diode
  A = CFP INTERACT DIO_SBD_12V_M
  NOT RECTANGLE A
}
CFP.R.9_SBD_16V
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.9_SBD_16V { @ CFP must connect width Anode OD for SBD_16V diode
  A = STAMP DIO_SBD_16V_M BY PSD_mf
  B = CFPi INTERACT DIO_SBD_16V_M
  NET AREA RATIO B A == 0
}
CFP.R.10_SBD_16V
0 0 4 Jan  2 03:30:34 2022                     
CFP.R.10_SBD_16V { @ CFP must be rectangle for HV SBD_16V diode
  A = CFP INTERACT DIO_SBD_16V_M
  NOT RECTANGLE A
}
CFP.R.9_SBD_24V
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.9_SBD_24V { @ CFP must connect width Anode OD for SBD_24V diode
  A = STAMP DIO_SBD_24V_M BY PSD_mf
  B = CFPi INTERACT DIO_SBD_24V_M
  NET AREA RATIO B A == 0
}
CFP.R.10_SBD_24V
0 0 4 Jan  2 03:30:34 2022                     
CFP.R.10_SBD_24V { @ CFP must be rectangle for HV SBD_24V diode
  A = CFP INTERACT DIO_SBD_24V_M
  NOT RECTANGLE A
}
CFP.R.11_PA29G5_BL
0 0 5 Jan  2 03:30:34 2022                     
CFP.R.11_PA29G5_BL { @ CFP should outside PO and butted with PO in channel length direction for PA29G5_NBL(GA)
  A = CFP INTERACT PA29G5_BL_D
  A AND POLY
  A NOT INTERACT POLY
}
HVSBD.R.1_SBD_12V
0 0 3 Jan  2 03:30:34 2022                     
HVSBD.R.1_SBD_12V { @ The Anode OD and Cathode OD of HV SBD diode share one OD
  DIO_SBD_12V_P OUTSIDE DIO_SBD_12V_M
}
HVSBD.R.1_SBD_16V
0 0 3 Jan  2 03:30:34 2022                     
HVSBD.R.1_SBD_16V { @ The Anode OD and Cathode OD of HV SBD diode share one OD
  DIO_SBD_16V_P OUTSIDE DIO_SBD_16V_M
}
HVSBD.R.1_SBD_24V
0 0 3 Jan  2 03:30:34 2022                     
HVSBD.R.1_SBD_24V { @ The Anode OD and Cathode OD of HV SBD diode share one OD
  DIO_SBD_24V_P OUTSIDE DIO_SBD_24V_M
}
HVSBD.W.1_SBD_12V
0 0 5 Jan  2 03:30:34 2022                     
HVSBD.W.1_SBD_12V { @ min and max width of RPO hole inside Anode OD for HV SBD diode == 10.14
  A = RPO INTERACT DIO_SBD_12V_M
  B = HOLES A INNER
  NOT RECTANGLE B == HVSBD_W_1_SBD_12V BY == HVSBD_W_1_SBD_12V ORTHOGONAL ONLY
}
HVSBD.W.1_SBD_16V
0 0 5 Jan  2 03:30:34 2022                     
HVSBD.W.1_SBD_16V { @ min and max width of RPO hole inside Anode OD for HV SBD diode == 10.14
  A = RPO INTERACT DIO_SBD_16V_M
  B = HOLES A INNER
  NOT RECTANGLE B == HVSBD_W_1_SBD_16V BY == HVSBD_W_1_SBD_16V ORTHOGONAL ONLY
}
HVSBD.W.1_SBD_24V
0 0 5 Jan  2 03:30:34 2022                     
HVSBD.W.1_SBD_24V { @ min and max width of RPO hole inside Anode OD for HV SBD diode == 10.14
  A = RPO INTERACT DIO_SBD_24V_M
  B = HOLES A INNER
  NOT RECTANGLE B == HVSBD_W_1_SBD_24V BY == HVSBD_W_1_SBD_24V ORTHOGONAL ONLY
}
PO.R.3
0 0 4 Jan  2 03:30:34 2022                     
PO.R.3 {@ Min poly area coverage < 14%
  ALL_POLY = POLYi OR DPO
  DENSITY ALL_POLY < 0.14 PRINT POLY_DENSITY.log
}
M1.R.1
1 1 3 Jan  2 03:30:34 2022                     
M1.R.1 { @ Min M1 area coverage < 30%
  DENSITY M1xd < 0.3 PRINT M1_DENSITY.log
}
p 1 4
540 210
495280 210
495280 494720
540 494720
M2.R.1
1 1 3 Jan  2 03:30:34 2022                     
M2.R.1 { @ Min M2 area coverage < 30%
  DENSITY M2xd < 0.3 PRINT M2_DENSITY.log
}
p 1 4
540 210
495280 210
495280 494720
540 494720
M3.R.1
0 0 3 Jan  2 03:30:35 2022                     
M3.R.1 { @ Min M3 area coverage < 30%
  DENSITY M3xd < 0.3 PRINT M3_DENSITY.log
}
M4.R.1
0 0 3 Jan  2 03:30:35 2022                     
M4.R.1 { @ Min M4 area coverage < 30%
  DENSITY M4xd < 0.3 PRINT M4_DENSITY.log
}
RES.9
0 0 3 Jan  2 03:30:35 2022                     
RES.9 {@ DMN2V overlap DMP2V not allowed
  DMP2V AND DMN2V
}
RES.10
0 0 4 Jan  2 03:30:35 2022                     
RES.10 {@ Minimum clearence from DMN2V to GATE(overlap is not allowed) >=0.35um
    EXT DMN2V ALL_GATE <0.35 ABUT < 90 SINGULAR REGION 
    DMN2V AND ALL_GATE
}
RES.11
0 0 4 Jan  2 03:30:35 2022                     
RES.11 {@ Minimum clearence from DMP2V to GATE(overlap is not allowed) >=0.35um
    EXT DMP2V ALL_GATE <0.35 ABUT < 90 SINGULAR REGION 
    DMP2V AND ALL_GATE
}
RES.13
0 0 4 Jan  2 03:30:35 2022                     
RES.13 { @ min clearance from poly resistor to OD dege >= 0.6 um
    A = EXT PORES OD < 0.6 ABUT < 90 SINGULAR REGION
    A NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.15
0 0 4 Jan  2 03:30:35 2022                     
RES.15 { @ poly resistor cut HVNW OR NW is not allowed
    (PORES CUT HVNW) NOT INTERACT (MTP_2T2C AND MCEL)
    (PORES CUT NWEL) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HV.S.1
0 0 7 Jan  2 03:30:35 2022                     
RES.HV.S.1 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND HV6DMY ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.14
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_1 OD < RES_HV_S_1 ABUT < 90 SINGULAR REGION
}
RES.HV.S.2
0 0 7 Jan  2 03:30:35 2022                     
RES.HV.S.2 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND (((HV9DMY OR HV12DMY) OR HV16DMY) OR H18NWDMY) OR HV9ISO ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.17
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_2 OD < RES_HV_S_2 ABUT < 90 SINGULAR REGION
}
RES.HV.S.3
0 0 7 Jan  2 03:30:35 2022                     
RES.HV.S.3 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND HV20DMY OR HV24DMY  ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.2
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_3 OD < RES_HV_S_3 ABUT < 90 SINGULAR REGION
}
RES.HV.S.4
0 0 7 Jan  2 03:30:35 2022                     
RES.HV.S.4 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND (HV29DMY OR HV36DMY) OR HV29ISO ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.24
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_4 OD < RES_HV_S_4 ABUT < 90 SINGULAR REGION
}
RES.HV.S.5
0 0 7 Jan  2 03:30:35 2022                     
RES.HV.S.5 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND HV45DMY OR HV45ISO ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.31
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_5 OD < RES_HV_S_5 ABUT < 90 SINGULAR REGION
}
RES.HV.S.6
0 0 7 Jan  2 03:30:35 2022                     
RES.HV.S.6 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND ((((DIODMY OR DIO3TDMY) OR DIO4TDMY) OR SBD3TDMY) AND HVDMY) OR (((((((BJTDMY OR BJTMEDMY) OR BJT4TDMY) OR BJT5TDMY) OR BJT7TDMY) OR BJTMDDMY) OR BJTSNDMY) AND HVDMY) ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.31
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_6 OD < RES_HV_S_6 ABUT < 90 SINGULAR REGION
}
RES.HV.R.1a
0 0 7 Jan  2 03:30:35 2022                     
RES.HV.R.1a{ @ Poly resistor for HV application is recognized as Poly resistor connecting to HVOD.
             @ Poly resistor for HV application must be surrounded by isolation ring.
	PPOD_R_RES = PPOD TOUCH PPOD_H_RES
	NPOD_R_RES = NPOD TOUCH NPOD_H_RES
	PORES_NW NOT (NPOD_H_RES INTERACT NPOD_R_RES)  
	PORES_PW NOT (PPOD_H_RES INTERACT PPOD_R_RES)
}
RES.HV.R.1b
0 0 5 Jan  2 03:30:35 2022                     
RES.HV.R.1b{ @ Poly res in HVPW or PW surrounded by P+ iso ring acting as well pick-up.
            @ N+ OD inside the same P+ iso ring is not allowed
	A = NPOD OR (HLNW INTERACT NPOD)
    (PORES_PW INTERACT (PPOD_H_RES INTERACT A)) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HV.R.1c
0 0 5 Jan  2 03:30:35 2022                     
RES.HV.R.1c{ @ Poly res in HVNW or NW surrounded by N+ iso ring acting as well pick-up.
            @ P+ OD inside the same N+ iso ring is not allowed
	A = PPOD OR (HLPW INTERACT PPOD)
    (PORES_NW INTERACT (NPOD_H_RES INTERACT A)) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HV.R.1d
0 0 4 Jan  2 03:30:35 2022                     
RES.HV.R.1d{ @ Poly res can't share the same iso ring with other devices
    (PORES_PW INTERACT (PPOD_H_RES INTERACT OTHER_DEVICE)) NOT INTERACT (MTP_2T2C AND MCEL)
    (PORES_NW INTERACT (NPOD_H_RES INTERACT OTHER_DEVICE)) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HRI.10
0 0 5 Jan  2 03:30:35 2022                     
RES.HRI.10 { @ HRI resistor cuts HVNW HVSHN or NW is not allowed.
	HREPC CUT NWEL
	HREPC CUT HVNW
	HREPC CUT HVSHN
}
RES.HRI.11
0 0 7 Jan  2 03:30:35 2022                     
RES.HRI.11 { @ RLPPDMY and PP must be butted (overlap is not allow)
	(RLPPDMY AND PP) AND POLY
	A = PP INSIDE EDGE (POLY INTERACT HREPC)
	B = PP AND (POLY INTERACT HREPC)
	HREPC NOT TOUCH B == 2
	A NOT COIN OUTSIDE EDGE RLPPDMY
}
RES.HRI.13
0 0 3 Jan  2 03:30:35 2022                     
RES.HRI.13 { @ min enclosure from an HRI3D3KDMY region beyond a PO resistor region >= 0.26
    ENC PORES HRI3D3KDMY < RES_HRI_13 ABUT < 90 SINGULAR REGION
}
HRI.W.1
0 0 3 Jan  2 03:30:35 2022                     
HRI.W.1 { @ Min. width of a HRI region >= 0.44 um
  INT HRI < HRI_W_1 ABUT < 90 SINGULAR REGION
}
HRI.S.1
0 0 3 Jan  2 03:30:35 2022                     
HRI.S.1 { @ Min. space between two HRI regions >= 0.44 um
  EXT HRI < HRI_S_1 ABUT < 90 SINGULAR REGION
}
HRI.C.1
0 0 4 Jan  2 03:30:35 2022                     
HRI.C.1 { @ Min. clearance from an HRI region to an NP region >= 0.26 um
  X = EXT HRI NP < HRI_C_1 ABUT < 90 SINGULAR REGION
  X NOT INTERACT BUTT_PTAP
}
HRI.C.2
0 0 3 Jan  2 03:30:35 2022                     
HRI.C.2 { @ Min. clearance from an HRI region to a PP region >= 0.26 um
  EXT HRI PP < HRI_C_2 ABUT < 90 SINGULAR REGION
}
HRI.C.3_C.4
0 0 3 Jan  2 03:30:35 2022                     
HRI.C.3_C.4 { @ Min. clearance from an HRI edge to Poly gate >= 0.32 um
  EXT HRI ALL_GATE < HRI_C_3 ABUT < 90 SINGULAR REGION
}
HRI.E.1
0 0 4 Jan  2 03:30:35 2022                     
HRI.E.1 { @ Min. enclosure from an HRI region beyond a PO resistor region >= 0.26 um
  ENC PORES HRI < HRI_E_1 ABUT < 90 SINGULAR REGION
  ( PORES NOT OUTSIDE HRI ) NOT HRI    
}
HRI.R.1
0 0 3 Jan  2 03:30:35 2022                     
HRI.R.1 { @ Overlap of NP and HRI is not allowed
  HRI AND NP
}
HRI.R.2
0 0 3 Jan  2 03:30:35 2022                     
HRI.R.2 { @ Overlap of OD and HRI is not allowed
  HRI AND OD
}  
HRI.A.1
0 0 3 Jan  2 03:30:35 2022                     
HRI.A.1 { @ Min. area of a HRI region >= 0.3844 um2
  HRI AREA < HRI_A_1
}
NP.W.1
0 0 7 Jan  2 03:30:35 2022                     
NP.W.1 { @ NP width < 0.44
  A1 = EXPAND EDGE SLIT_PP_HV OUTSIDE BY GRID
  A2 = A1 INSIDE POLY
  A3 = SLIT_PP_HV TOUCH EDGE A2
  A = NP NOT COIN OUTSIDE EDGE A3
  INT A < NP_W_1 ABUT < 90 REGION
}
NP.S.1
0 0 5 Jan  2 03:30:35 2022                     
NP.S.1 { @ NP space < 0.44
  X = (NA6G5_NBL_OD_ALL OR NLD6G5_DE_FULLY_ISO_CH) OR NLD6G5_DE_CH
  A = NP NOT INTERACT X
  EXT A < NP_S_1 ABUT < 90 SINGULAR REGION
}
NP.C.1
0 0 8 Jan  2 03:30:35 2022                     
NP.C.1 { @ NP space to p active in NWEL < 0.26
         @ P active in NWEL can be butting or non-butting.
         @ The non-butting P active is not allowed to touch NP.
  EXT NP PACT < NP_C_1 ABUT > 0 < 90 SINGULAR REGION
  X = EXT NP [PACT] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT NPOD
}
NP.C.2
0 0 3 Jan  2 03:30:35 2022                     
NP.C.2 { @ NP space to non-butting ptap < 0.1 with NWEL space >= 0.43
  EXT NP PTAP < 0.1 ABUT > 0 < 90 SINGULAR REGION
}
NP.C.3
0 0 3 Jan  2 03:30:36 2022                     
NP.C.3 { @ NP space to non-butting ptap < 0.18 with NWEL space < 0.43
  NPC3_CHECKOD INSIDE EDGE PPE4_NWELC
}
NP.C.5
0 0 5 Jan  2 03:30:36 2022                     
NP.C.5 { @ NP extension over (N gate) + (field poly within 0.35um) < 0.32um
  // This rule must extend out of gate in the direction of PO by 0.35um
  X = NP INTERACT (((SLIT_HVNMOS OR SLIT_HVPMOS) OR HVNGATE) OR 5V_FGD_NGATE)
  ((EXGATE_NP NOT NP) NOT INTERACT (MTP_2T2C AND MCEL)) NOT INTERACT X 
}
NP.O.1
0 0 5 Jan  2 03:30:36 2022                     
NP.O.1 { @ min overlap from a NP edge to an OD region(except{Source OD OR GATE} of Slit HVMOS) >= 0.23
  A1 = (((((((((((((((NLD6G5_SA_FULLY_ISO_S OR NLD6G5_DE_FULLY_ISO_S) OR NLD9G5_FULLY_ISO_S) OR NLD9G5_S) OR NLD12G5_FULLY_ISO_S) OR NLD12G5_S) OR NLD16G5_FULLY_ISO_S) OR NLD16G5_S) OR NLD45G5_GB_S) OR NLD36G5_GB_S) OR NA45G3_DEP_GB_S) OR NLD20G5_FULLY_ISO_S) OR NLD20G5_S) OR NLD24G5_FULLY_ISO_S) OR NLD24G5_ISO_SWITCH_S) OR HVNGATE_6_9_12_45) OR HVNGATE_20_24
  A = OD NOT A1
  INT A NP < 0.230  ABUT <90 >0 SINGULAR REGION
}
NP.E.1
0 0 8 Jan  2 03:30:36 2022                     
NP.E.1 { @ NP olap OD < 0.18 except SEALRING region
  X = NACT NOT ODWR
  ( ENC X NP < NP_E_1 ABUT > 0 < 90 SINGULAR REGION ) NOT INTERACT SEALRING_ALL
  Y = ENC [X] NP < 0.001 ABUT == 0
  Z  = EXPAND EDGE Y OUTSIDE BY 0.001
  X1 = COPY DIO_ZENER_NBL_M
  (( Z NOT INTERACT PPOD ) NOT INTERACT X1) NOT INTERACT SEALRING_ALL
}
NP.E.3
0 0 6 Jan  2 03:30:36 2022                     
NP.E.3 { @ Minimum enclosure of NTAP by NP < 0.02 with PWEL space >= 0.43
  ENC NTAP NP < 0.02 ABUT > 0 < 90 SINGULAR REGION
  X = ENC [NTAP] NP < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  (Y NOT INTERACT PPOD) NOT INTERACT SBD_HVDIO_M
}
NP.E.4
0 0 3 Jan  2 03:30:36 2022                     
NP.E.4 { @ Min. enc. of NTAP by NP < 0.18 with PWEL space < 0.43
  NPE4_CHECKOD OUTSIDE EDGE NPE4_NWELC
}
NP.A.1
0 0 3 Jan  2 03:30:36 2022                     
NP.A.1 { @ Minimum area of NP < 0.3844
  NP AREA < 0.3844
}
NP.E.6
0 0 3 Jan  2 03:30:36 2022                     
NP.E.6 { @ Min enc of POLY resistor by NP < 0.18
  ENC PORES NP < 0.18 ABUT < 90 SINGULAR REGION
}
NP.E.7
0 0 4 Jan  2 03:30:36 2022                     
NP.E.7 { @ Minimum extension of a NP beyond DMN2V (except DMN2V fully inside NP) >= 0.44
  A = DMN2V NOT INSIDE NP
  ENC A NP < NP_E_7 ABUT < 90 SINGULAR REGION
}
HVNP.C.1
0 0 3 Jan  2 03:30:36 2022                     
HVNP.C.1 { @ min clearance from NP to PO inside CHannel OD for HVPMOS multi-finger strcture >= 0.32
   EXT NP HVPGATE < HVNP_C_1 ABUT <90 SINGULAR REGION  
}
HVNP.C.2
0 0 8 Jan  2 03:30:36 2022                     
HVNP.C.2 { @ min clearance of NP to Drain OD in channel width direction >= 0.23
    A = NP_HOLE INTERACT NP_DRAIN
    B = A AND OD
    C = B NOT TOUCH INSIDE EDGE A 
    D = EXPAND EDGE C OUTSIDE BY HVNP_C_2
    E = D NOT A
    NP_HOLE INTERACT E
}
HVNP.C.4
0 0 5 Jan  2 03:30:36 2022                     
HVNP.C.4 { @ min clearance from a NP to PO in channel length direction for multi-finger structure of butted-source structure >= 0.76
    A = OD INTERACT (ALL_HVNMOS_S INTERACT PP)
    B = NP INTERACT A
    EXT B < HVNP_C_4-HVNP_E_1 ABUT <90 SPACE REGION
}
HVNP.E.1
0 0 5 Jan  2 03:30:36 2022                     
HVNP.E.1 { @ min extension of NP beyond PO toward bulk OD in channel length direction of HV devices >= 0.32
    A = ALL_HVNMOS_S INTERACT PP
    B = POLY TOUCH OUTSIDE EDGE A
    ENC B NP < HVNP_E_1 ABUT < 90 REGION
}
HVNP.E.2
0 0 8 Jan  2 03:30:36 2022                     
HVNP.E.2 { @ min and max extension of POLY beyond NP in channel length direction (except (PO AND SLIT PP)) == 0.2
     A = NP_HOLE INTERACT HVNGATE
     A1 = A NOT COIN INSIDE EDGE SLIT_PP_HV
     INT A1 POLY < HVNP_E_2 ABUT < 90 REGION
     B = A AND POLY
     B1 = SIZE B BY HVNP_E_2/2 UNDEROVER
     B1 NOT COIN INSIDE EDGE SLIT_PP_HV
}
HVNP.R.1
0 0 5 Jan  2 03:30:36 2022                     
HVNP.R.1 { @ (PO AND OD) SIZE -0.2 must be fully covered by NP
    A = POLY AND HVNGATE
    B = SIZE A BY -0.2
    B NOT INSIDE NP 
}
HVNP.C.3_NLD6G5_DE
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD6G5_DE { @ min and max clearance from NP to PO in channel length direction == 0.2
	A = NP_HOLE INTERACT NLD6G5_DE_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD6G5_DE_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD6G5_DE
    E NOT TOUCH POLY
    NLD6G5_DE_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD24G5
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD24G5 { @ min and max clearance from NP to PO in channel length direction == 1.5
	A = NP_HOLE INTERACT NLD24G5_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD24G5_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD24G5
    E NOT TOUCH POLY
    NLD24G5_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD24G5_SWITCH
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD24G5_SWITCH { @ min and max clearance from NP to PO in channel length direction == 1.25
	A = NP_HOLE INTERACT NLD24G5_SWITCH_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD24G5_SWITCH_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD24G5_SWITCH
    E NOT TOUCH POLY
    NLD24G5_SWITCH_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD6G5_DE_FULLY_ISO
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD6G5_DE_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.2
	A = NP_HOLE INTERACT NLD6G5_DE_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD6G5_DE_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD6G5_DE_FULLY_ISO
    E NOT TOUCH POLY
    NLD6G5_DE_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA6G5_NBL
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NA6G5_NBL { @ min and max clearance from NP to PO in channel length direction == 0.2
	A = NP_HOLE INTERACT NA6G5_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA6G5_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA6G5_NBL
    E NOT TOUCH POLY
    NA6G5_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD9G5
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD9G5 { @ min and max clearance from NP to PO in channel length direction == 0.3
	A = NP_HOLE INTERACT NLD9G5_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD9G5_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD9G5
    E NOT TOUCH POLY
    NLD9G5_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD9G5_FULLY_ISO
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD9G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.3
	A = NP_HOLE INTERACT NLD9G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD9G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD9G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD9G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G5
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD12G5 { @ min and max clearance from NP to PO in channel length direction == 0.5
	A = NP_HOLE INTERACT NLD12G5_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G5_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G5
    E NOT TOUCH POLY
    NLD12G5_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G5_FULLY_ISO
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD12G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.5
	A = NP_HOLE INTERACT NLD12G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD12G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD16G5
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD16G5 { @ min and max clearance from NP to PO in channel length direction == 0.7
	A = NP_HOLE INTERACT NLD16G5_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD16G5_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD16G5
    E NOT TOUCH POLY
    NLD16G5_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD16G5_FULLY_ISO
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD16G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.7
	A = NP_HOLE INTERACT NLD16G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD16G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD16G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD16G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD20G5
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD20G5 { @ min and max clearance from NP to PO in channel length direction == 0.95
	A = NP_HOLE INTERACT NLD20G5_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD20G5_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD20G5
    E NOT TOUCH POLY
    NLD20G5_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD20G5_FULLY_ISO
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD20G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.95
	A = NP_HOLE INTERACT NLD20G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD20G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD20G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD20G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD24G5_FULLY_ISO
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD24G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 1.5
	A = NP_HOLE INTERACT NLD24G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD24G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD24G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD24G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD24G5_ISO_SWITCH
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD24G5_ISO_SWITCH { @ min and max clearance from NP to PO in channel length direction == 1.25
	A = NP_HOLE INTERACT NLD24G5_ISO_SWITCH_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD24G5_ISO_SWITCH_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD24G5_ISO_SWITCH
    E NOT TOUCH POLY
    NLD24G5_ISO_SWITCH_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA20G5
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NA20G5 { @ min and max clearance from NP to PO in channel length direction == 1.1
	A = NP_HOLE INTERACT NA20G5_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA20G5_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA20G5
    E NOT TOUCH POLY
    NA20G5_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA20G5_NBL
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NA20G5_NBL { @ min and max clearance from NP to PO in channel length direction == 1.1
	A = NP_HOLE INTERACT NA20G5_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA20G5_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA20G5_NBL
    E NOT TOUCH POLY
    NA20G5_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA29G5
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NA29G5 { @ min and max clearance from NP to PO in channel length direction == 1.9
	A = NP_HOLE INTERACT NA29G5_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA29G5_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA29G5
    E NOT TOUCH POLY
    NA29G5_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA29G5_NBL
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NA29G5_NBL { @ min and max clearance from NP to PO in channel length direction == 1.9
	A = NP_HOLE INTERACT NA29G5_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA29G5_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA29G5_NBL
    E NOT TOUCH POLY
    NA29G5_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA29G3_DEP_NBL
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NA29G3_DEP_NBL { @ min and max clearance from NP to PO in channel length direction == 2.1
	A = NP_HOLE INTERACT NA29G3_DEP_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA29G3_DEP_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA29G3_DEP_NBL
    E NOT TOUCH POLY
    NA29G3_DEP_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD36G5_GB
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD36G5_GB { @ min and max clearance from NP to PO in channel length direction == 2.8
	A = NP_HOLE INTERACT NLD36G5_GB_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD36G5_GB_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD36G5_GB
    E NOT TOUCH POLY
    NLD36G5_GB_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD45G5_GB
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NLD45G5_GB { @ min and max clearance from NP to PO in channel length direction == 4.1
	A = NP_HOLE INTERACT NLD45G5_GB_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD45G5_GB_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD45G5_GB
    E NOT TOUCH POLY
    NLD45G5_GB_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA45G3_DEP_GB
0 0 9 Jan  2 03:30:36 2022                     
HVNP.C.3_NA45G3_DEP_GB { @ min and max clearance from NP to PO in channel length direction == 4.1
	A = NP_HOLE INTERACT NA45G3_DEP_GB_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA45G3_DEP_GB_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA45G3_DEP_GB
    E NOT TOUCH POLY
    NA45G3_DEP_GB_GATE NOT INTERACT NP_HOLE
}
HVNP.O.1_ZENER_NBL
0 0 6 Jan  2 03:30:36 2022                     
HVNP.O.1_ZENER_NBL { @ min and max overlap of NP over PO of Zener Diode == 0.18
    A = POLY INTERACT DIO_ZENER_NBL_M
	INT A NP < HVNP_O_1_ZENER_NBL ABUT < 90 SINGULAR REGION
	B = A AND NP
	SIZE B BY HVNP_O_1_ZENER_NBL/2 UNDEROVER
}
HVPP.W.1_SBD_12V
0 0 4 Jan  2 03:30:36 2022                     
HVPP.W.1_SBD_12V { @ min and max width of a PP square for GA SBD_12V diode == 0.62
  A = DIO_SBD_12V_M_2 NOT (DONUT DIO_SBD_12V_M_2)
  NOT RECTANGLE A == HVPP_W_1_SBD_12V BY == HVPP_W_1_SBD_12V ORTHOGONAL ONLY
}
HVPP.S.1_SBD_12V
0 0 7 Jan  2 03:30:37 2022                     
HVPP.S.1_SBD_12V { @ min and max space between two {PP INTERACT NDD} regions for GA SBD_12V diode == 0.6
  EXT DIO_SBD_12V_M_2 < HVPP_S_1_SBD_12V ABUT < 90 SINGULAR REGION
  A = SIZE DIO_SBD_12V_M_2 BY HVPP_S_1_SBD_12V/2 OVERUNDER
  B = (DONUT PP) INTERACT DIO_SBD_12V_M
  C = B OR (B HOLES INNER)
  A XOR C 
}
HVPP.O.2_SBD_12V
0 0 5 Jan  2 03:30:37 2022                     
HVPP.O.2_SBD_12V { @ min and max overlap of PP ring and Anode OD for HV SBD_12V diode == 0.7
  A = DONUT DIO_SBD_12V_M_2
  INT A < HVPP_O_2_SBD_12V ABUT < 90 SINGULAR REGION
  SIZE A BY HVPP_O_2_SBD_12V/2 UNDEROVER
}
HVPP.O.3_SBD_12V
0 0 6 Jan  2 03:30:37 2022                     
HVPP.O.3_SBD_12V { @ min and max overlap of PP ring and RPO for HV SBD_12V diode == 0.2
  A = DONUT DIO_SBD_12V_M_2
  INT A RPO < HVPP_O_3_SBD_12V ABUT < 90 SINGULAR REGION
  B = A AND RPO
  SIZE B BY HVPP_O_3_SBD_12V/2 UNDEROVER
}
HVPP.W.1_SBD_16V
0 0 4 Jan  2 03:30:37 2022                     
HVPP.W.1_SBD_16V { @ min and max width of a PP square for GA SBD_16V diode == 0.62
  A = DIO_SBD_16V_M_2 NOT (DONUT DIO_SBD_16V_M_2)
  NOT RECTANGLE A == HVPP_W_1_SBD_16V BY == HVPP_W_1_SBD_16V ORTHOGONAL ONLY
}
HVPP.S.1_SBD_16V
0 0 7 Jan  2 03:30:37 2022                     
HVPP.S.1_SBD_16V { @ min and max space between two {PP INTERACT NDD} regions for GA SBD_16V diode == 0.6
  EXT DIO_SBD_16V_M_2 < HVPP_S_1_SBD_16V ABUT < 90 SINGULAR REGION
  A = SIZE DIO_SBD_16V_M_2 BY HVPP_S_1_SBD_16V/2 OVERUNDER
  B = (DONUT PP) INTERACT DIO_SBD_16V_M
  C = B OR (B HOLES INNER)
  A XOR C 
}
HVPP.O.2_SBD_16V
0 0 5 Jan  2 03:30:37 2022                     
HVPP.O.2_SBD_16V { @ min and max overlap of PP ring and Anode OD for HV SBD_16V diode == 0.7
  A = DONUT DIO_SBD_16V_M_2
  INT A < HVPP_O_2_SBD_16V ABUT < 90 SINGULAR REGION
  SIZE A BY HVPP_O_2_SBD_16V/2 UNDEROVER
}
HVPP.O.3_SBD_16V
0 0 6 Jan  2 03:30:37 2022                     
HVPP.O.3_SBD_16V { @ min and max overlap of PP ring and RPO for HV SBD_16V diode == 0.2
  A = DONUT DIO_SBD_16V_M_2
  INT A RPO < HVPP_O_3_SBD_16V ABUT < 90 SINGULAR REGION
  B = A AND RPO
  SIZE B BY HVPP_O_3_SBD_16V/2 UNDEROVER
}
HVPP.W.1_SBD_24V
0 0 4 Jan  2 03:30:37 2022                     
HVPP.W.1_SBD_24V { @ min and max width of a PP square for GA SBD_24V diode == 0.62
  A = DIO_SBD_24V_M_2 NOT (DONUT DIO_SBD_24V_M_2)
  NOT RECTANGLE A == HVPP_W_1_SBD_24V BY == HVPP_W_1_SBD_24V ORTHOGONAL ONLY
}
HVPP.S.1_SBD_24V
0 0 7 Jan  2 03:30:37 2022                     
HVPP.S.1_SBD_24V { @ min and max space between two {PP INTERACT NDD} regions for GA SBD_24V diode == 0.6
  EXT DIO_SBD_24V_M_2 < HVPP_S_1_SBD_24V ABUT < 90 SINGULAR REGION
  A = SIZE DIO_SBD_24V_M_2 BY HVPP_S_1_SBD_24V/2 OVERUNDER
  B = (DONUT PP) INTERACT DIO_SBD_24V_M
  C = B OR (B HOLES INNER)
  A XOR C 
}
HVPP.O.2_SBD_24V
0 0 5 Jan  2 03:30:37 2022                     
HVPP.O.2_SBD_24V { @ min and max overlap of PP ring and Anode OD for HV SBD_24V diode == 0.7
  A = DONUT DIO_SBD_24V_M_2
  INT A < HVPP_O_2_SBD_24V ABUT < 90 SINGULAR REGION
  SIZE A BY HVPP_O_2_SBD_24V/2 UNDEROVER
}
HVPP.O.3_SBD_24V
0 0 6 Jan  2 03:30:37 2022                     
HVPP.O.3_SBD_24V { @ min and max overlap of PP ring and RPO for HV SBD_24V diode == 0.2
  A = DONUT DIO_SBD_24V_M_2
  INT A RPO < HVPP_O_3_SBD_24V ABUT < 90 SINGULAR REGION
  B = A AND RPO
  SIZE B BY HVPP_O_3_SBD_24V/2 UNDEROVER
}
HVPP.C.2_PA6G5_DE_BL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA6G5_DE_BL { @ min and max clearance from PP TO PO in channel length direction == 0.2
    A = PP_HOLE INTERACT PA6G5_DE_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA6G5_DE_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA6G5_DE_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA6G5_DE_BL/2
}
HVPP.C.2_PA12G5_SLIT_BL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA12G5_SLIT_BL { @ min and max clearance from PP TO PO in channel length direction == 0.4
    A = PP_HOLE INTERACT PA12G5_SLIT_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA12G5_SLIT_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA12G5_SLIT_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA12G5_SLIT_BL/2
}
HVPP.C.2_PA12G5_NBL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA12G5_NBL { @ min and max clearance from PP TO PO in channel length direction == 0.4
    A = PP_HOLE INTERACT PA12G5_NBL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA12G5_NBL_D NOT INTERACT B
    INT B < HVPP_C_2_PA12G5_NBL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA12G5_NBL/2
}
HVPP.C.2_PA20G5_BL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA20G5_BL { @ min and max clearance from PP TO PO in channel length direction == 0.6
    A = PP_HOLE INTERACT PA20G5_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA20G5_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA20G5_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA20G5_BL/2
}
HVPP.C.2_PA20G5_SLIT_BL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA20G5_SLIT_BL { @ min and max clearance from PP TO PO in channel length direction == 0.6
    A = PP_HOLE INTERACT PA20G5_SLIT_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA20G5_SLIT_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA20G5_SLIT_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA20G5_SLIT_BL/2
}
HVPP.C.2_PA9G5_NBL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA9G5_NBL { @ min and max clearance from PP TO PO in channel length direction == 0.3
    A = PP_HOLE INTERACT PA9G5_NBL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA9G5_NBL_D NOT INTERACT B
    INT B < HVPP_C_2_PA9G5_NBL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA9G5_NBL/2
}
HVPP.C.2_PA9G5_SLIT_NBL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA9G5_SLIT_NBL { @ min and max clearance from PP TO PO in channel length direction == 0.3
    A = PP_HOLE INTERACT PA9G5_SLIT_NBL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA9G5_SLIT_NBL_D NOT INTERACT B
    INT B < HVPP_C_2_PA9G5_SLIT_NBL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA9G5_SLIT_NBL/2
}
HVPP.C.2_PA16G5_NBL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA16G5_NBL { @ min and max clearance from PP TO PO in channel length direction == 0.55
    A = PP_HOLE INTERACT PA16G5_NBL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA16G5_NBL_D NOT INTERACT B
    INT B < HVPP_C_2_PA16G5_NBL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA16G5_NBL/2
}
HVPP.C.2_PA16G5_SLIT_NBL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA16G5_SLIT_NBL { @ min and max clearance from PP TO PO in channel length direction == 0.55
    A = PP_HOLE INTERACT PA16G5_SLIT_NBL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA16G5_SLIT_NBL_D NOT INTERACT B
    INT B < HVPP_C_2_PA16G5_SLIT_NBL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA16G5_SLIT_NBL/2
}
HVPP.C.2_PA29G5_BL
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.2_PA29G5_BL { @ min and max clearance from PP TO PO in channel length direction == 1.2
    A = PP_HOLE INTERACT PA29G5_BL_D
    NOT RECTANGLE A
    B = A NOT POLY
    PA29G5_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA29G5_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA29G5_BL/2
}
HVPP.C.3
0 0 8 Jan  2 03:30:37 2022                     
HVPP.C.3 { @ min clearance of PP to Drain OD in channel width direction >= 0.23
    A = PP_HOLE INTERACT PP_DRAIN
    B = A AND OD
    C = B NOT TOUCH INSIDE EDGE A 
    D = EXPAND EDGE C OUTSIDE BY HVPP_C_3
    E = D NOT A
	PP_HOLE INTERACT E
}
HVPP.C.4
0 0 5 Jan  2 03:30:37 2022                     
HVPP.C.4 { @ min clearance from a PP to PO in channel length direction for multi-finger structure >= 0.76
    A = OD INTERACT (ALL_HVPMOS_S INTERACT NP)
    B = PP INTERACT A
    EXT B < HVPP_C_4-HVPP_E_2 ABUT <90 SPACE REGION
}
HVPP.E.1
0 0 6 Jan  2 03:30:37 2022                     
HVPP.E.1 { @ min and max extension of PO to PP in channel length direction(except (PO AND Slit NP)) == 0.2
    A = (PP_HOLE INTERACT PP_DRAIN) NOT SLIT_NP_HV
    INT A POLY < HVPP_E_1 ABUT < 90 REGION
    B = A AND POLY
	SIZE B BY HVPP_E_1/2 UNDEROVER
}
HVPP.E.2
0 0 5 Jan  2 03:30:37 2022                     
HVPP.E.2 { @ min extension of PP beyond PO toward bulk OD in channel length direction of HV devices >= 0.32
    A = ALL_HVPMOS_S INTERACT NP
    B = POLY TOUCH OUTSIDE EDGE A
    ENC B PP < HVPP_E_2 ABUT < 90 REGION
}
HVPP.O.1_ZENER_NBL
0 0 6 Jan  2 03:30:37 2022                     
HVPP.O.1_ZENER_NBL { @ min and max overlap of PP over PO of Zener Diode == 0.18
    A = POLY INTERACT DIO_ZENER_NBL_M
	INT A PP < HVPP_O_1_ZENER_NBL ABUT < 90 SINGULAR REGION
	B = A AND PP
	SIZE B BY HVPP_O_1_ZENER_NBL/2 UNDEROVER
}
HVPP.R.1
0 0 4 Jan  2 03:30:37 2022                     
HVPP.R.1 { @ (PO SIZING -0.2) must be fully covered by PP
    B = POLY INTERACT HVPGATE
    (SIZE B BY -0.2 ) NOT PP
}
PP.W.1
0 0 4 Jan  2 03:30:37 2022                     
PP.W.1 { @ PP width < 0.44
    A = PP NOT INTERACT PA9G5_SLIT_NBL_GATE  
    INT A < PP_W_1 ABUT < 90 SINGULAR REGION
}
PP.S.1
0 0 5 Jan  2 03:30:37 2022                     
PP.S.1 { @ PP space < 0.44
  X = COPY PA6G5_DE_BL_OD_ALL
  A = PP NOT INTERACT X
  EXT A < PP_S_1 ABUT < 90 SINGULAR REGION
}
PP.C.1
0 0 9 Jan  2 03:30:37 2022                     
PP.C.1 { @ PP space to n active in pwell < 0.26
  // N active in pwell can be butting or non-butting. 
  // The non-butting N active is not allowed to touch PP.
  A = EXT PP NACT < PP_C_1 ABUT > 0 < 90 SINGULAR REGION
  A NOT INTERACT DIO_ZENER_NBL_M
  X = EXT PP [NACT] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT PPOD
}
PP.C.2
0 0 3 Jan  2 03:30:37 2022                     
PP.C.2 { @ PP space to non-butting NTAP < 0.1 with PWEL space >= 0.43
  EXT PP NTAP < 0.1 ABUT > 0 < 90 SINGULAR REGION
}
PP.C.3
0 0 3 Jan  2 03:30:37 2022                     
PP.C.3 { @ PP space to non-butting NTAP < 0.18 with PWEL space < 0.43
  PPC3_CHECKOD OUTSIDE EDGE NPE4_NWELC
}
PP.C.5
0 0 5 Jan  2 03:30:37 2022                     
PP.C.5 { @ PP extension over (P gate) + (field poly within 0.35um) < 0.32 um
  // This rule must extend out of gate in the direction of PO by 0.35um
  X = PP INTERACT ((((5V_FGD_NGATE OR (MTP_2T2C AND MCEL)) OR SLIT_HVNMOS) OR SLIT_HVPMOS) OR ALL_HVPMOS_OD)
  (EXGATE_PP NOT PP) NOT INTERACT X
}
PP.O.1
0 0 5 Jan  2 03:30:38 2022                     
PP.O.1 { @ Minimum overlap from a PP edge to an OD region must >= 0.230um except SBD region and {Source OD OR GATE} of Slit HVMOS
    A1 = SLIT_HVNMOS OR SLIT_HVPMOS
	A = OD NOT A1
    INT A PP_NSBD < 0.230 ABUT > 0 < 90 SINGULAR REGION
}
PP.E.1
0 0 8 Jan  2 03:30:38 2022                     
PP.E.1 { @ Minimum extension of a PP region beyond a P+ active OD region must >= 0.18 um 
         @ except SBD and SEALRING region
    X = ((((HVESD_merge_PNP_24 OR HVESD_merge_PNP_20) OR HVESD_merge_PNP_20_PDD) OR HVESD_merge_PNP_16) OR HVESD_merge_PNP_12_PDD) OR SBD_HVDIO_M
    (ENC PACT PP_NSBD < PP_E_1 ABUT > 0 < 90 SINGULAR REGION) NOT INTERACT SEALRING_ALL
    Y = ENC [PACT] PP_NSBD < 0.001 ABUT == 0
    Z = EXPAND EDGE Y OUTSIDE BY 0.001 
    ((Z NOT INTERACT NPOD) NOT INTERACT SEALRING_ALL) NOT INTERACT X
}
PP.E.1_NP.E.1
0 0 3 Jan  2 03:30:38 2022                     
PP.E.1_NP.E.1 { @ Implant can not coincident OD edge except butted diffusion
	(IMP NOT INTERACT SEALRING_ALL) COIN INSIDE EDGE OD
}
PP.E.3
0 0 7 Jan  2 03:30:38 2022                     
PP.E.3 { @ Minimum enclosure of PTAP by PP < 0.02 with NWEL space >= 0.43 except SEALRING region
  X1 = ((((HVESD_merge_PNP_24 OR HVESD_merge_PNP_20) OR HVESD_merge_PNP_20_PDD) OR HVESD_merge_PNP_16) OR HVESD_merge_PNP_12_PDD) OR DIO_ZENER_NBL_M
  (ENC PTAP PP < 0.02 ABUT > 0 < 90 SINGULAR REGION) NOT INTERACT SEALRING_ALL
  X = ENC [PTAP] PP < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001 
  ((Y NOT INTERACT NPOD ) NOT INTERACT SEALRING_ALL) NOT INTERACT X1
}
PP.E.4
0 0 3 Jan  2 03:30:38 2022                     
PP.E.4 { @ Min. enc. of PTAP by PP < 0.18 with NWEL space < 0.43
  PPE4_CHECKOD INSIDE EDGE PPE4_NWELC
}
PP.A.1
0 0 3 Jan  2 03:30:38 2022                     
PP.A.1 { @ Minimum area of PP < 0.3844
  PP AREA < 0.3844
}
PP.R.1_NP.R.1
0 0 3 Jan  2 03:30:38 2022                     
PP.R.1_NP.R.1 { @ PP and NP not allowed to overlap
  PP AND NP
}
PP.R.3_NP.R.3
0 0 5 Jan  2 03:30:38 2022                     
PP.R.3_NP.R.3 { @ OD must be fully covered by PP and NP, except OD without interacting CO OR PO
   X = ((((((HVESD_merge_PNP_12_PDD OR HVESD_merge_PNP_16) OR HVESD_merge_PNP_20) OR HVESD_merge_PNP_20_PDD) OR HVESD_merge_PNP_24) OR HVGATE) OR PA29G5_BL_D) OR DIO_ZENER_NBL_M
   (((((OD INTERACT POLYi )NOT ODWR)NOT SBDDMY) NOT IMP) NOT INTERACT X) NOT SBD3TDMY
   (((((OD INTERACT COi )NOT ODWR)NOT SBDDMY) NOT IMP) NOT INTERACT X) NOT SBD3TDMY
}
RPO.W.1
0 0 3 Jan  2 03:30:38 2022                     
RPO.W.1 { @ Minimum RPO width < 0.43
  INT RPO < 0.43 ABUT < 90 SINGULAR REGION
}
RPO.S.1
0 0 3 Jan  2 03:30:38 2022                     
RPO.S.1 { @ Minimum RPO space < 0.43
  EXT RPO < RPO_S_1 ABUT < 90 SINGULAR REGION
}
RPO.C.1
0 0 4 Jan  2 03:30:38 2022                     
RPO.C.1 { @ Minimum RPO space to OD < 0.22
  A = EXT RPO OD < 0.22 ABUT < 90 SINGULAR REGION
  A NOT INTERACT ((MTP_2T2C AND MCEL) OR SEALRING_ALL)
}
RPO.C.2
0 0 6 Jan  2 03:30:38 2022                     
RPO.C.2 { @ Minimum RPO space to CO (except HVMOS) < 0.22
  X = COPY SBD_HVDIO_M
  A = (RPO NOT INTERACT HVGATE) NOT INTERACT X
  EXT A CO < 0.22 ABUT < 90 SINGULAR REGION
  CO AND RPO
}
RPO.C.3
0 0 6 Jan  2 03:30:38 2022                     
RPO.C.3 { @ Minimum RPO space to gate < 0.45 
    	  @exclude ESD part
  A = ((((((ALL_GATE NOT DRCDMY) NOT ESD1DMY) NOT ESD2DMY) NOT ESD3DMY ) NOT SDI) NOT HVGATE) NOT (MTP_2T2C AND MCEL)
  EXT RPO A < 0.45 ABUT < 90 SINGULAR REGION 
  RPO AND A
}
RPO.C.4
0 0 5 Jan  2 03:30:38 2022                     
RPO.C.4 { @ Minimum RPO overhang OD < 0.22
  A = ENC OD RPO < 0.22 ABUT < 90 SINGULAR REGION
  A NOT INTERACT (((MTP_2T2C AND MCEL) OR SEALRING_ALL) OR SBD_HVDIO_M)
  (RPO_NOT_SR INSIDE OD) NOT INTERACT (((MTP_2T2C AND MCEL) OR SEALRING_ALL) OR SBD_HVDIO_M)
}
RPO.E.1
0 0 4 Jan  2 03:30:38 2022                     
RPO.E.1 { @ Minimum OD overhang RPO < 0.22
  A = ENC RPO OD < 0.22 ABUT < 90 SINGULAR REGION
  A NOT INTERACT ((MTP_2T2C AND MCEL) OR SEALRING_ALL)
}
RPO.C.5
0 0 4 Jan  2 03:30:38 2022                     
RPO.C.5 { @ Minimum RPO overhang POLY < 0.22
  ENC POLY RPO < 0.22 ABUT < 90 SINGULAR REGION
  RPO_NOT_SR INSIDE POLY
}
RPO.C.6
0 0 4 Jan  2 03:30:38 2022                     
RPO.C.6 { @ Minimum clearance RPO to unrelated poly < 0.3um
  A = EXT RPO POLY_ISO < 0.30 ABUT < 90 SINGULAR REGION
  A NOT INTERACT (MTP_2T2C AND MCEL)
}
RPO.A.1
0 0 3 Jan  2 03:30:38 2022                     
RPO.A.1 { @ RPO min. area < 2 um*um
  AREA RPO < 2
}
RPO.A.2
0 0 5 Jan  2 03:30:38 2022                     
RPO.A.2 { @ Enclosed Area >= 1 um2
  A = HOLES RPO INNER < RPO_A_2pre 
  B = A NOT RPO
  AREA B < RPO_A_2
}  
CO.W.1
0 0 4 Jan  2 03:30:38 2022                     
CO.W.1 { @ contact width != 0.22
  X = CO NOT SR_CO
  NOT RECTANGLE X == 0.22 BY == 0.22 ORTHOGONAL ONLY
}
CO.S.1
0 0 3 Jan  2 03:30:38 2022                     
CO.S.1 { @ contact spacing < 0.25
  EXT CO < 0.25 ABUT < 90 SINGULAR REGION
}
CO.S.2
0 0 7 Jan  2 03:30:38 2022                     
CO.S.2  { @ Min space between two contacts in larger than 4x4 array.
  A = SIZE CO BY 0.30/2 OVERUNDER	// space < 0.3um treat as array
  B = SIZE A BY 0.7 UNDEROVER	// (0.22*3+0.3*2) = 1.26  (3 COs Mix.)
  C = B INTERACT CO >= 16	// 1.63-0.22 = 1.41       (Max. CO shift space) 
  D = CO INTERACT C		// so 1.26 < CONTY width < 1.41
  EXT D < 0.28			// & we use CONTY width = 1.4
}
CO.C.1_CO.R.1
0 0 4 Jan  2 03:30:38 2022                     
CO.C.1_CO.R.1 { @ diff contact to gate space < 0.16, or contact on gate
  EXT CO_DIFF ALL_GATE < 0.16 ABUT < 90 SINGULAR REGION
  CO_DIFF AND ALL_GATE    
}
CO.C.2
0 0 3 Jan  2 03:30:38 2022                     
CO.C.2 { @ poly contact space to OD < 0.20
  EXT CO_POLY OD < 0.20 ABUT < 90 SINGULAR REGION
}
CO.E.1
0 0 4 Jan  2 03:30:38 2022                     
CO.E.1 { @ active olap contact < 0.10, also floating contacts
  ENC CO_DIFF OD < 0.10 ABUT < 90 SINGULAR REGION
  CO_DIFF OUTSIDE EDGE OD    
}
CO.E.2
0 0 4 Jan  2 03:30:38 2022                     
CO.E.2 { @ poly olap contact < 0.10
  ENC CO_POLY POLY_ISO < 0.10 ABUT < 90 SINGULAR REGION
  CO_POLY CUT POLY_ISO    
}
CO.E.3
0 0 6 Jan  2 03:30:38 2022                     
CO.E.3 { @ Minimum extension of a PP region beyond a OD CO region must >= 0.12 um except SBD region
    X = (SBD_HVDIO_M OR PPOD_ISO_H_BJT) OR SBDDMY
    A = ((CO_DIFF NOT INTERACT HVNMOS_S_TAP) NOT INTERACT SLIT_HVPMOS) NOT INTERACT X
    ENC A PP < CO_E_3 ABUT < 90 SINGULAR REGION
    PP INSIDE EDGE A
}
CO.E.4
0 0 7 Jan  2 03:30:39 2022                     
CO.E.4 { @ Minimum extension of a NP region beyond a OD CO region source-side butted contacts forHVPMOS
         @ are excepted. (please refer to HVCO.E.2) < 0.12
  X = (SBD_HVDIO_M OR PPOD_ISO_H_BJT) OR SLIT_HVNMOS
  A = (CO_DIFF NOT INTERACT HVPMOS_S_TAP) NOT INTERACT X
  ENC A NP < 0.12 ABUT < 90 SINGULAR REGION
  NP INSIDE EDGE A
}
CO.R.4
0 0 4 Jan  2 03:30:39 2022                     
CO.R.4 { @ CO and {PO INTERACT(RPDMY(54;0) OR RPDMY(drawing1)(54;1) OR RLPPDMY)} must be fully covered by {NP OR PP}
   A = CO AND (POLY INTERACT(RPDUMMY OR RLPPDMY))
   A NOT (NP OR PP)
}
HVCO.E.1
0 0 10 Jan  2 03:30:39 2022                    
HVCO.E.1 { @ Minimum extension of a PP region beyond a OD CO region for source-side butted contacts of HVNMOS >= 0.11
   HVNMOS_BUT_S_TAP1 = HVNMOS_S_TAP INTERACT HVNMOS_BUT_S ==1
   BUTP_CO1 = CO_DIFF AND HVNMOS_BUT_S_TAP1
   HVNMOS_BUT_S_TAP2 = HVNMOS_S_TAP INTERACT HVNMOS_BUT_S >=2
   BUTP_CO2 = CO_DIFF AND HVNMOS_BUT_S_TAP2
   BUTP_CO = BUTP_CO1 OR BUTP_CO2
   X = SLIT_HVNMOS OR SLIT_HVPMOS
   A = PP NOT INTERACT X
   ENC BUTP_CO A < HVCO_E_1 ABUT <90 SINGULAR REGION 
}  
HVCO.E.2
0 0 10 Jan  2 03:30:39 2022                    
HVCO.E.2 { @ Minimum extension of a NP region beyond a OD CO region for source-side butted contacts of HVPMOS >= 0.11
   HVPMOS_BUT_S_TAP1 = HVPMOS_S_TAP INTERACT HVPMOS_BUT_S ==1
   BUTP_CO1 = CO_DIFF AND HVPMOS_BUT_S_TAP1
   HVPMOS_BUT_S_TAP2 = HVPMOS_S_TAP INTERACT HVPMOS_BUT_S >=2
   BUTP_CO2 = CO_DIFF AND HVPMOS_BUT_S_TAP2
   BUTP_CO = BUTP_CO1 OR BUTP_CO2
   X = SLIT_HVNMOS OR SLIT_HVPMOS
   A = NP NOT INTERACT X
   ENC BUTP_CO A < HVCO_E_2 ABUT <90 SINGULAR REGION
}
HVCO.C.3_ZENER_NBL
0 0 5 Jan  2 03:30:39 2022                     
HVCO.C.3_ZENER_NBL { @ min clearance from a CO region to a PO region of Zener Diode >= 0.16
   B = POLY OR (HOLES POLY INNER)
   C = (CO AND DIO_ZENER_NBL_M) NOT B
   EXT C B < HVCO_C_3_ZENER_NBL ABUT < 90 SINGULAR REGION
}
M1.W.1
0 0 3 Jan  2 03:30:39 2022                     
M1.W.1 { @ Min. M1 width < 0.23
  INT M1 < 0.23 ABUT < 90 SINGULAR REGION
}
M1.S.1
0 0 3 Jan  2 03:30:39 2022                     
M1.S.1 { @ Min. M1 space < 0.23
  EXT M1 < 0.23 ABUT < 90 SINGULAR REGION
}
M1.S.2
0 0 16 Jan  2 03:30:40 2022                    
M1.S.2 { @ Min. space to wide M1 (>10um) < 0.6
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_Exp = SIZE M1_Wide BY 1 INSIDE OF M1 STEP 0.161
  M1_Branch = M1_Exp NOT M1_Wide
  M1_Branch_edge = M1_Branch COIN INSIDE EDGE M1
  M1_Check = M1 AND (SIZE M1_Exp BY M1_S_2)
  M1_Branch_Check = M1 AND (EXPAND EDGE M1_Branch_edge OUTSIDE BY M1_S_2 CORNER FILL)
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_CheckC = STAMP M1_Check BY M1xd
  M1_BranchC = STAMP M1_Branch BY M1xd
  M1_Branch_CheckC = STAMP M1_Branch_Check BY M1xd
  EXT M1_WideC M1_CheckC < M1_S_2 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M1_BranchC M1_Branch_CheckC < M1_S_2 ABUT >0 <89.5 NOT CONNECTED REGION
}
M1.S.2.1.a
0 0 15 Jan  2 03:30:41 2022                    
M1.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_Small = M1 NOT M1_Wide
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_SmallC = STAMP M1_Small BY M1xd
  M1_S_REG = EXT M1_WideC M1_SmallC < M1_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M1_S_REG_CHECK = ENCLOSE RECTANGLE M1_S_REG GRID M1_S_2_L 
  WideEdge1 = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Wide
  M1_Small_Edge = M1_Small COIN INSIDE EDGE M1
  WideEdge2 = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Small_Edge
  PATH LENGTH WideEdge1 >= M1_S_2_L
  PATH LENGTH WideEdge2 >= M1_S_2_L
}
M1.S.2.1.b
0 0 10 Jan  2 03:30:41 2022                    
M1.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_S_REG = EXT M1_WideC < M1_S_2_2 CONNECTED OPPOSITE REGION
  M1_S_REG_CHECK = ENCLOSE RECTANGLE M1_S_REG GRID M1_S_2_L
  WideEdge = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Wide
  PATH LENGTH WideEdge >= M1_S_2_L
}
M1.E.1
0 0 4 Jan  2 03:30:43 2022                     
M1.E.1 { @ Min. extension of a M1 region beyond a CO region < 0.005
  ENC CO M1 < 0.005 ABUT < 90 SINGULAR REGION
  CO NOT M1    
}
M1.E.2
0 0 4 Jan  2 03:30:43 2022                     
M1.E.2 { @ Min. extension of M1 end-of-line region beyond CO region < 0.06
  X = ENC [CO] M1 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.22 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M1.E.3
0 0 9 Jan  2 03:30:45 2022                     
M1.E.3 {@Extension of M1 beyond HVGATE in channel length direction for NLD36G5_NBL(GB) = 2 um
  A = SIZE POLY BY HVPO_S_5_NLD36G5_GB/2 OVERUNDER
  B = (M1 INTERACT NLD36G5_GB_CH) CUT POLY
  C = (((POLY AND OD) INTERACT NLD36G5_GB_CH) INSIDE EDGE M1) NOT INSIDE EDGE A    //for poly edge 
  D = EXPAND EDGE C OUTSIDE BY M1_E_3
  E = EXPAND EDGE C OUTSIDE BY M1_E_3+GRID
  F = (E NOT D) TOUCH EDGE D                   //for on rule edge
  F NOT COIN OUTSIDE EDGE B                    //highlight the M1 edge if the two edge is not coin outside
}
M1.E.4
0 0 9 Jan  2 03:30:45 2022                     
M1.E.4 {@Extension of M1 beyond HVGATE in channel length direction for NLD45G5_NBL(GB) = 2.5 um
  A = SIZE POLY BY HVPO_S_5_NLD45G5_GB/2 OVERUNDER
  B = (M1 INTERACT NLD45G5_GB_CH) CUT POLY
  C = (((POLY AND OD) INTERACT NLD45G5_GB_CH) INSIDE EDGE M1) NOT INSIDE EDGE A    //for poly edge 
  D = EXPAND EDGE C OUTSIDE BY M1_E_4
  E = EXPAND EDGE C OUTSIDE BY M1_E_4+GRID
  F = (E NOT D) TOUCH EDGE D                   //for on rule edge
  F NOT COIN OUTSIDE EDGE B                    //highlight the M1 edge if the two edge is not coin outside
}
M1.A.1
0 0 3 Jan  2 03:30:45 2022                     
M1.A.1{ @ Min. M1 area < 0.202
  AREA M1_A < M1_A_1
}
VIA1.W.1
0 0 4 Jan  2 03:30:45 2022                     
VIA1.W.1 { @ VIA1 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA1_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA1.S.1
0 0 3 Jan  2 03:30:45 2022                     
VIA1.S.1 { @ Min. VIA1 space < 0.26
  EXT VIA1 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA1.E.1
0 0 4 Jan  2 03:30:46 2022                     
VIA1.E.1 { @ Min. extension of a M1 region beyond a VIA1 region < 0.01
  ENC VIA1 M1 < 0.01 ABUT < 90 SINGULAR REGION
  VIA1 NOT M1    
}
VIA1.E.2
0 0 4 Jan  2 03:30:46 2022                     
VIA1.E.2 { @ Min. extension of M1 end-of-line region beyond VIA1 region < 0.06
  X = ENC [VIA1] M1 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M2.W.1
0 0 3 Jan  2 03:30:46 2022                     
M2.W.1 { @ Min. M2 width < 0.28
  INT M2 < 0.28 ABUT < 90 SINGULAR REGION
}
M2.S.1
0 0 3 Jan  2 03:30:46 2022                     
M2.S.1 { @ Min. M2 space < 0.28
  EXT M2 < 0.28 ABUT < 90 SINGULAR REGION
}
M2.S.2
0 0 16 Jan  2 03:30:46 2022                    
M2.S.2 { @ Min. space to wide M2 (>10um) < 0.6
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_Exp = SIZE M2_Wide BY 1 INSIDE OF M2 STEP 0.196
  M2_Branch = M2_Exp NOT M2_Wide
  M2_Branch_edge = M2_Branch COIN INSIDE EDGE M2
  M2_Check = M2 AND (SIZE M2_Exp BY 0.6)
  M2_Branch_Check = M2 AND (EXPAND EDGE M2_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_CheckC = STAMP M2_Check BY M2xd
  M2_BranchC = STAMP M2_Branch BY M2xd
  M2_Branch_CheckC = STAMP M2_Branch_Check BY M2xd
  EXT M2_WideC M2_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M2_BranchC M2_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M2.S.2.1.a
0 0 15 Jan  2 03:30:47 2022                    
M2.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_Small = M2 NOT M2_Wide
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_SmallC = STAMP M2_Small BY M2xd
  M2_S_REG = EXT M2_WideC M2_SmallC < M2_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M2_S_REG_CHECK = ENCLOSE RECTANGLE M2_S_REG GRID M2_S_2_L 
  WideEdge1 = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Wide
  M2_Small_Edge = M2_Small COIN INSIDE EDGE M2
  WideEdge2 = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Small_Edge
  PATH LENGTH WideEdge1 >= M2_S_2_L
  PATH LENGTH WideEdge2 >= M2_S_2_L
}
M2.S.2.1.b
0 0 10 Jan  2 03:30:47 2022                    
M2.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_S_REG = EXT M2_WideC < M2_S_2_2 CONNECTED OPPOSITE REGION
  M2_S_REG_CHECK = ENCLOSE RECTANGLE M2_S_REG GRID M2_S_2_L
  WideEdge = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Wide
  PATH LENGTH WideEdge >= M2_S_2_L
}
M2.E.1
0 0 4 Jan  2 03:30:48 2022                     
M2.E.1 { @ Min. extension of a M2 region beyond a VIA1 region < 0.01
  ENC VIA1 M2 < 0.01 ABUT < 90 SINGULAR REGION
  VIA1 NOT M2
}
M2.E.2
0 0 4 Jan  2 03:30:48 2022                     
M2.E.2 { @ Min. extension of M2 end-of-line region beyond VIA1 region < 0.06
  X = ENC [VIA1] M2 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M2.A.1
0 0 3 Jan  2 03:30:48 2022                     
M2.A.1{ @ Min M2 area region < 0.202
  AREA M2 < Mx_A_1
}
VIA2.W.1
0 0 4 Jan  2 03:30:48 2022                     
VIA2.W.1 { @ VIA2 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA2_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA2.S.1
0 0 3 Jan  2 03:30:48 2022                     
VIA2.S.1 { @ Min. VIA2 space < 0.26
  EXT VIA2 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA2.E.1
0 0 4 Jan  2 03:30:49 2022                     
VIA2.E.1 { @ Min. extension of a M2 region beyond a VIA2 region < 0.01
  ENC VIA2 M2 < 0.01 ABUT < 90 SINGULAR REGION
  VIA2 NOT M2    
}
VIA2.E.2
0 0 4 Jan  2 03:30:49 2022                     
VIA2.E.2 { @ Min. extension of M2 end-of-line region beyond VIA2 region < 0.06
  X = ENC [VIA2] M2 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M3.W.1
0 0 3 Jan  2 03:30:49 2022                     
M3.W.1 { @ Min. M3 width < 0.28
  INT M3 < 0.28 ABUT < 90 SINGULAR REGION
}
M3.S.1
0 0 3 Jan  2 03:30:49 2022                     
M3.S.1 { @ Min. M3 space < 0.28
  EXT M3 < 0.28 ABUT < 90 SINGULAR REGION
}
M3.S.2
0 0 16 Jan  2 03:30:50 2022                    
M3.S.2 { @ Min. space to wide M3 (>10um) < 0.6
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_Exp = SIZE M3_Wide BY 1 INSIDE OF M3 STEP 0.196
  M3_Branch = M3_Exp NOT M3_Wide
  M3_Branch_edge = M3_Branch COIN INSIDE EDGE M3
  M3_Check = M3 AND (SIZE M3_Exp BY 0.6)
  M3_Branch_Check = M3 AND (EXPAND EDGE M3_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_CheckC = STAMP M3_Check BY M3xd
  M3_BranchC = STAMP M3_Branch BY M3xd
  M3_Branch_CheckC = STAMP M3_Branch_Check BY M3xd
  EXT M3_WideC M3_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M3_BranchC M3_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M3.S.2.1.a
0 0 15 Jan  2 03:30:51 2022                    
M3.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_Small = M3 NOT M3_Wide
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_SmallC = STAMP M3_Small BY M3xd
  M3_S_REG = EXT M3_WideC M3_SmallC < M3_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M3_S_REG_CHECK = ENCLOSE RECTANGLE M3_S_REG GRID M3_S_2_L 
  WideEdge1 = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Wide
  M3_Small_Edge = M3_Small COIN INSIDE EDGE M3
  WideEdge2 = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Small_Edge
  PATH LENGTH WideEdge1 >= M3_S_2_L
  PATH LENGTH WideEdge2 >= M3_S_2_L
}
M3.S.2.1.b
0 0 10 Jan  2 03:30:51 2022                    
M3.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_S_REG = EXT M3_WideC < M3_S_2_2 CONNECTED OPPOSITE REGION
  M3_S_REG_CHECK = ENCLOSE RECTANGLE M3_S_REG GRID M3_S_2_L
  WideEdge = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Wide
  PATH LENGTH WideEdge >= M3_S_2_L
}
M3.E.1
0 0 4 Jan  2 03:30:52 2022                     
M3.E.1 { @ Min. extension of a M3 region beyond a VIA2 region < 0.01
  ENC VIA2 M3 < 0.01 ABUT < 90 SINGULAR REGION
  VIA2 NOT M3
}
M3.E.2
0 0 4 Jan  2 03:30:52 2022                     
M3.E.2 { @ Min. extension of M3 end-of-line region beyond VIA2 region < 0.06
  X = ENC [VIA2] M3 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M3.A.1
0 0 3 Jan  2 03:30:52 2022                     
M3.A.1{ @ Min M3 area region < 0.202
  AREA M3 < Mx_A_1
}
VIA3.W.1
0 0 4 Jan  2 03:30:52 2022                     
VIA3.W.1 { @ VIA3 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA3_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA3.S.1
0 0 3 Jan  2 03:30:52 2022                     
VIA3.S.1 { @ Min. VIA3 space < 0.26
  EXT VIA3 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA3.E.1
0 0 4 Jan  2 03:30:52 2022                     
VIA3.E.1 { @ Min. extension of a M3 region beyond a VIA3 region < 0.01
  ENC VIA3 M3 < 0.01 ABUT < 90 SINGULAR REGION
  VIA3 NOT M3    
}
VIA3.E.2
0 0 4 Jan  2 03:30:52 2022                     
VIA3.E.2 { @ Min. extension of M3 end-of-line region beyond VIA3 region < 0.06
  X = ENC [VIA3] M3 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M4.W.1
0 0 3 Jan  2 03:30:52 2022                     
M4.W.1 { @ Min. M4 width < 0.28
  INT M4 < 0.28 ABUT < 90 SINGULAR REGION
}
M4.S.1
0 0 3 Jan  2 03:30:52 2022                     
M4.S.1 { @ Min. M4 space < 0.28
  EXT M4 < 0.28 ABUT < 90 SINGULAR REGION
}
M4.S.2
0 0 16 Jan  2 03:30:52 2022                    
M4.S.2 { @ Min. space to wide M4 (>10um) < 0.6
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_Exp = SIZE M4_Wide BY 1 INSIDE OF M4 STEP 0.196
  M4_Branch = M4_Exp NOT M4_Wide
  M4_Branch_edge = M4_Branch COIN INSIDE EDGE M4
  M4_Check = M4 AND (SIZE M4_Exp BY 0.6)
  M4_Branch_Check = M4 AND (EXPAND EDGE M4_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_CheckC = STAMP M4_Check BY M4xd
  M4_BranchC = STAMP M4_Branch BY M4xd
  M4_Branch_CheckC = STAMP M4_Branch_Check BY M4xd
  EXT M4_WideC M4_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M4_BranchC M4_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M4.S.2.1.a
0 0 15 Jan  2 03:30:53 2022                    
M4.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_Small = M4 NOT M4_Wide
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_SmallC = STAMP M4_Small BY M4xd
  M4_S_REG = EXT M4_WideC M4_SmallC < M4_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M4_S_REG_CHECK = ENCLOSE RECTANGLE M4_S_REG GRID M4_S_2_L 
  WideEdge1 = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Wide
  M4_Small_Edge = M4_Small COIN INSIDE EDGE M4
  WideEdge2 = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Small_Edge
  PATH LENGTH WideEdge1 >= M4_S_2_L
  PATH LENGTH WideEdge2 >= M4_S_2_L
}
M4.S.2.1.b
0 0 10 Jan  2 03:30:53 2022                    
M4.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_S_REG = EXT M4_WideC < M4_S_2_2 CONNECTED OPPOSITE REGION
  M4_S_REG_CHECK = ENCLOSE RECTANGLE M4_S_REG GRID M4_S_2_L
  WideEdge = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Wide
  PATH LENGTH WideEdge >= M4_S_2_L
}
M4.E.1
0 0 4 Jan  2 03:30:53 2022                     
M4.E.1 { @ Min. extension of a M4 region beyond a VIA3 region < 0.01
  ENC VIA3 M4 < 0.01 ABUT < 90 SINGULAR REGION
  VIA3 NOT M4
}
M4.E.2
0 0 4 Jan  2 03:30:53 2022                     
M4.E.2 { @ Min. extension of M4 end-of-line region beyond VIA3 region < 0.06
  X = ENC [VIA3] M4 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M4.A.1
0 0 3 Jan  2 03:30:53 2022                     
M4.A.1{ @ Min M4 area region < 0.202
  AREA M4 < Mx_A_1
}
VIA1.S.3_Array1_2_3_4_M
0 0 9 Jan  2 03:30:53 2022                     
VIA1.S.3_Array1_2_3_4_M { @ Minimum space between two VIAs in 4-level continuous stacking VIA arrays with below condition >=0.49um
                               @ Via1 violate 0.49 spacing in Via1/Via2/Via3/Via4 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  B1 = ((A1 OR A2) OR A3) OR A4
  SIZE B1 BY VIA_Merge OVERUNDER 
}
VIA1.S.7_Array1_2_3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA1.S.7_Array1_2_3_4_M { @ Minimum space between two VIA1 region >= 0.49 um if the overlap area of 4-level
						       @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA1_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA2.S.7_Array1_2_3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA2.S.7_Array1_2_3_4_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 4-level
						  		@ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA2_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA3.S.7_Array1_2_3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA3.S.7_Array1_2_3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA3_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA4.S.7_Array1_2_3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA4.S.7_Array1_2_3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA4_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
M1_2_3_4.S.4
0 0 5 Jan  2 03:30:53 2022                     
M1_2_3_4.S.4 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 4-level continuous VIA array area >= 1000 um2
			  @ (a2) Width of 4-level continuous stacking VIA arrays >= 5 um
  ((M1_Reg_4_S_4_C1 OR M2_Reg_4_S_4_C1) OR M3_Reg_4_S_4_C1) OR M4_Reg_4_S_4_C1
}
VIA1.S.4_Array1_2_3_M
0 0 8 Jan  2 03:30:53 2022                     
VIA1.S.4_Array1_2_3_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via1 violate 0.49 spacing in Via1/Via2/Via3 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  B1 = (A1 OR A2) OR A3
  SIZE B1 BY VIA_Merge OVERUNDER 
}
M1_2_3.S.5
0 0 5 Jan  2 03:30:53 2022                     
M1_2_3.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M1_Reg_4_S_3_C1 OR M2_Reg_4_S_3_C1) OR M3_Reg_4_S_3_C1 
}
VIA2.S.4_Array2_3_4_M
0 0 8 Jan  2 03:30:53 2022                     
VIA2.S.4_Array2_3_4_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via2 violate 0.49 spacing in Via2/Via3/Via4 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  B2 = (A2 OR A3) OR A4
  SIZE B2 BY VIA_Merge OVERUNDER 
}
VIA2.S.8_Array2_3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA2.S.8_Array2_3_4_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 3-level
						   @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA2_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA3.S.8_Array2_3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA3.S.8_Array2_3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 3-level
							@ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA3_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA4.S.8_Array2_3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA4.S.8_Array2_3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 3-level
							 @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA4_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
M2_3_4.S.5
0 0 5 Jan  2 03:30:53 2022                     
M2_3_4.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M2_Reg_4_S_3_C2 OR M3_Reg_4_S_3_C2) OR M4_Reg_4_S_3_C2 
}
VIA1.S.5_Array1_2_M
0 0 7 Jan  2 03:30:53 2022                     
VIA1.S.5_Array1_2_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via1 violate 0.49 spacing in Via1/Via2 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_2_A1 VIA1_2stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_2_A1 VIA1_2stack.Final >= VIA_D_1
  B1 = A1 OR A2
  SIZE B1 BY VIA_Merge OVERUNDER 
}
M1_2.S.6
0 0 5 Jan  2 03:30:53 2022                     
M1_2.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M1_Reg_4_S_2_C1 OR M2_Reg_4_S_2_C1
}
VIA2.S.5_Array2_3_M
0 0 7 Jan  2 03:30:53 2022                     
VIA2.S.5_Array2_3_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via2 violate 0.49 spacing in Via2/Via3 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_2_A2 VIA2_2stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_2_A2 VIA2_2stack.Final >= VIA_D_1
  B2 = A2 OR A3
  SIZE B2 BY VIA_Merge OVERUNDER 
}
M2_3.S.6
0 0 5 Jan  2 03:30:53 2022                     
M2_3.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M2_Reg_4_S_2_C2 OR M3_Reg_4_S_2_C2
}
VIA3.S.5_Array3_4_M
0 0 7 Jan  2 03:30:53 2022                     
VIA3.S.5_Array3_4_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via3 violate 0.49 spacing in Via3/Via4 array & density large or equal 0.1 
  A3 = NET AREA RATIO VIA3_Violate_S_2_A3 VIA3_2stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_2_A3 VIA3_2stack.Final >= VIA_D_1
  B3 = A3 OR A4
  SIZE B3 BY VIA_Merge OVERUNDER
}
VIA3.S.9_Array3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA3.S.9_Array3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 2-level
					   @ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA3_2stack_S_9.Final INTERACT VIA3_Violate_S_2_B3) NOT INTERACT SEALRING_ALL
}
VIA4.S.9_Array3_4_M
0 0 4 Jan  2 03:30:53 2022                     
VIA4.S.9_Array3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 2-level
						@ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA3_2stack_S_9.Final INTERACT VIA4_Violate_S_2_B3) NOT INTERACT SEALRING_ALL
}
M3_4.S.6
0 0 5 Jan  2 03:30:53 2022                     
M3_4.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M3_Reg_4_S_2_C3 OR M4_Reg_4_S_2_C3
}
VIA4.S.10_Array4_M
0 0 3 Jan  2 03:30:53 2022                     
VIA4.S.10_Array4_M { @ Minimum space between two VIA4 region >= 0.49 um if the single layer VIA arrays area >= 4900 um2 (except sealring region)
  (VIA4_1stack_S_10.Final INTERACT VIA4_Violate_S_1_B4) NOT INTERACT SEALRING_ALL
}
VIA4.W.1
0 0 4 Jan  2 03:30:53 2022                     
VIA4.W.1 { @ VIA4 must be 0.36 x 0.36
  A = NOT RECTANGLE VIA4R_CORE == VIAn_W_1 BY == VIAn_W_1 ORTHOGONAL ONLY
  A OUTSIDE RNGX // exclude from metal fuse protection ring area
}
VIA4.S.1
0 0 3 Jan  2 03:30:53 2022                     
VIA4.S.1 { @ Min. VIA4 spacing < 0.35
  EXT VIA4R < VIAn_S_1 ABUT < 90 SINGULAR REGION
}
VIA4.E.1
0 0 4 Jan  2 03:30:53 2022                     
VIA4.E.1 { @ Min. extension of a M4 region beyond a VIA4 region < 0.01
  ENC VIA4R M4 < 0.01 ABUT < 90 SINGULAR REGION
  VIA4R NOT M4    
}
VIA4.E.2
0 0 4 Jan  2 03:30:53 2022                     
VIA4.E.2 { @ Min. extension of a M4 end-of-line region beyond VIA4 region < 0.06
  X = ENC [VIA4R] M4 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.36 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
MOM.A.1
0 0 8 Jan  2 03:30:53 2022                     
MOM.A.1 { @ Maximum sidewall area of total metals in MOM without Via <= 1090000000
     MOM_SA = DFM PROPERTY CHIP_MOM  MOM_M1_CAP_EDGE  MOM_M2_CAP_EDGE  MOM_M3_CAP_EDGE  MOM_M4_CAP_EDGE  MOM_M5_CAP_EDGE  OVERLAP
   [
 	Sidewall_Area = (  LENGTH(MOM_M1_CAP_EDGE)*M1_THICKNESS+  LENGTH(MOM_M2_CAP_EDGE)*M2_THICKNESS+  LENGTH(MOM_M3_CAP_EDGE)*M3_THICKNESS+  LENGTH(MOM_M4_CAP_EDGE)*M4_THICKNESS+  LENGTH(MOM_M5_CAP_EDGE)*M5_THICKNESS)/2 
  ] > MOM_A_1
  MERGE MOM_SA
  DFM RDB MOM_SA MOM.A.1.a.rep NOEMPTY NOPSEUDO
}
MOM.S.2:M1
0 0 3 Jan  2 03:30:53 2022                     
MOM.S.2:M1 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M1_LINE_END M1 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M2
0 0 3 Jan  2 03:30:53 2022                     
MOM.S.2:M2 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M2_LINE_END M2 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M3
0 0 3 Jan  2 03:30:53 2022                     
MOM.S.2:M3 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M3_LINE_END M3 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M4
0 0 3 Jan  2 03:30:53 2022                     
MOM.S.2:M4 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M4_LINE_END M4 < MOM_S_2 ABUT < 90 REGION
}
MOM.R.1
0 0 10 Jan  2 03:30:53 2022                    
MOM.R.1 { @ VIA in MOMDMY is not allowed.
  MOMDMY_1 AND VIA1
  MOMDMY_2 AND VIA1
  MOMDMY_2 AND VIA2
  MOMDMY_3 AND VIA2
  MOMDMY_3 AND VIA3
  MOMDMY_4 AND VIA3
  MOMDMY_4 AND VIA4
  MOMDMY_5 AND VIA4
}
MOM.R.3
0 0 13 Jan  2 03:30:53 2022                    
MOM.R.3 { @ Poly shielding and underneath NW or PW must bias at same potential for reliability consideration. If poly shielding terminal could not be tied to the underneath NW or PW,
          @ customer should keep bias between poly terminal and underneath well within thin gate oxide (Without OD2) or thick gate oxide (With OD2) maximum applied voltage for reliability consideration.
          @ DRC only check following conditions:
          @ 1. {{PO INTERACT {OD OR DOD} NOT INSIDE OD2}} INTERACT {{MOMDMY(145;100) OR MOMDMY(145;0)} NOT {MOMDMY(145;27)} 
          @ [Poly shielding MOM with dummy OD underneath] and underneath NW or PW must bias at same potential through metal connection
          @ (All resistors, HVNW, HVPW and NBL are treat as broken, all nwell and pwell are treat as connected)
    MOM_OD = OD OR DOD      
    PO_MOM_mom = (ILP1_mom INTERACT (MOM_OD NOT INSIDE OD2)) INTERACT ((MOMDMY_100 OR MOMDMY_0) NOT MOMDMY_27) 
    NW_NOT_PO_mom = (NWEL_mom INTERACT PO_MOM_mom) NOT PO_MOM_mom
    PW_NOT_PO_mom = (PWEL_mom INTERACT PO_MOM_mom) NOT PO_MOM_mom
    EXT PO_MOM_mom NW_NOT_PO_mom < 0.001 ABUT == 0 NOT CONNECTED REGION
    EXT PO_MOM_mom PW_NOT_PO_mom < 0.001 ABUT == 0 NOT CONNECTED REGION
}
LOGO.S.1
0 0 12 Jan  2 03:30:53 2022                    
LOGO.S.1 { @ Min. LOGO space to NW, OD, PO, or Metals >= 3um
  LOGO_EXT = (SIZE LOGO BY 3) NOT LOGO      
  LOGO_EXT AND NWELi
  LOGO_EXT AND ALL_OD 
  LOGO_EXT AND ALL_PO
  LOGO_EXT AND (M1i OR M1DMY)
  LOGO_EXT AND (M2i OR M2DMY)
  LOGO_EXT AND (M3i OR M3DMY)
  LOGO_EXT AND (M4i OR M4DMY)
  LOGO_EXT AND (M5i OR M5DMY)
  LOGO_EXT AND (MDi OR MDDMY)
}
LOGO.S.2
0 0 6 Jan  2 03:30:53 2022                     
LOGO.S.2 { @ Min. LOGO space to NBL, SH_N, or HVDMY >= 3 um
  LOGO_EXT = SIZE LOGO BY 3 
  LOGO_EXT AND NBLi
  LOGO_EXT AND HVSHNi
  LOGO_EXT AND HVDMYi
}
LOGO.O.1
0 0 16 Jan  2 03:30:53 2022                    
LOGO.O.1 { @ LOGO overlap of CB, CBD, FW, PM, UBM, DOD, DPO, PPI or DMx is not allowed.
  LOGO AND CBi
  LOGO AND CBDi
  LOGO AND PPIi
  LOGO AND FWi
  LOGO AND PLMIDEi
  LOGO AND UBMi
  LOGO AND DOD
  LOGO AND DPO
  LOGO AND M1DMY
  LOGO AND M2DMY
  LOGO AND M3DMY
  LOGO AND M4DMY
  LOGO AND M5DMY
  LOGO AND MDDMY
}
LOGO.R.1
0 0 12 Jan  2 03:30:53 2022                    
LOGO.R.1 { @ A circuit in LOGO is not allowed.
  LOGO AND ALL_GATE
  LOGO AND PORES
  LOGO AND ODRES
  LOGO AND RNWEL
  LOGO AND HVBJT_DMY
  LOGO AND HVDIO_DMY
  LOGO AND BJTDUMMY
  LOGO AND DIODUMMY
  LOGO AND VARDMY
  LOGO AND CTM4i
}
RM.WARN.1
0 0 3 Jan  2 03:30:53 2022                     
RM.WARN.1 { @ CO OVERLAP {RWDMY AND NW} is not allowed
    CO AND (RWDMY AND NWEL)
}
RM.WARN.3
0 0 3 Jan  2 03:30:53 2022                     
RM.WARN.3 { @ CO OVERLAP {RMDUMMY1 AND M1} is not allowed
	CO AND (RMDUMMY1 AND M1)
}
RM.WARN.4:M1
0 0 3 Jan  2 03:30:53 2022                     
RM.WARN.4:M1 { @ VIA1 OVERLAP {RMDUMMY1 AND M1} is not allowed.
    (RMDUMMY1 AND M1) AND VIA1
}
RM.WARN.4:M2
0 0 3 Jan  2 03:30:53 2022                     
RM.WARN.4:M2 { @ {VIA2 OR VIA1} OVERLAP {RMDUMMY2 AND M2} is not allowed.
    (RMDUMMY2 AND M2) AND (VIA2 OR VIA1)
}
RM.WARN.4:M3
0 0 3 Jan  2 03:30:53 2022                     
RM.WARN.4:M3 { @ {VIA3 OR VIA2} OVERLAP {RMDUMMY3 AND M3} is not allowed.
    (RMDUMMY3 AND M3) AND (VIA3 OR VIA2)
}
RM.WARN.4:M4
0 0 3 Jan  2 03:30:53 2022                     
RM.WARN.4:M4 { @ {VIA4 OR VIA3} OVERLAP {RMDUMMY4 AND M4} is not allowed.
    (RMDUMMY4 AND M4) AND (VIA4 OR VIA3)
}
RM.WARN.4:M5
0 0 3 Jan  2 03:30:53 2022                     
RM.WARN.4:M5 { @ VIA4 OVERLAP {RMDUMMY5 AND M5} is not allowed.
    (RMDUMMY5 AND M5) AND VIA4
}
ADP.R.0A
0 0 7 Jan  2 03:30:53 2022                     
ADP.R.0A { @ chip corner dummy pad structure should be M1/M2.../M5
  DPDMY NOT M1
  DPDMY NOT M2
  DPDMY NOT M3
  DPDMY NOT M4
  DPDMY NOT M5
}  
ADP.R.0B
0 0 6 Jan  2 03:30:53 2022                     
ADP.R.0B { @ chip corner dummy pad structure should be VIA1/VIA2.../VIA5
  DPDMY NOT ENCLOSE VIA1
  DPDMY NOT ENCLOSE VIA2
  DPDMY NOT ENCLOSE VIA3
  DPDMY NOT ENCLOSE VIA4
}
ADP.R.0C
0 0 5 Jan  2 03:30:53 2022                     
ADP.R.0C { @ Via structure in Dummy Pad
  GRP1 = DP_V2 OR DP_V4
  GRP2 = (DP_V1 OR DP_V3) OR DP_VD
  GRP1 AND GRP2
}
ADP.S.1_VIA1
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_VIA1 { @ Via1 spacing (the same level) < 0.58um.
  EXT DP_V1 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA2
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_VIA2 { @ Via2 spacing (the same level) < 0.58um.
  EXT DP_V2 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA3
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_VIA3 { @ Via3 spacing (the same level) < 0.58um.
  EXT DP_V3 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA4
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_VIA4 { @ Via4 spacing (the same level) < 0.58um.
  EXT DP_V4 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIAD
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_VIAD { @ ViaD spacing (the same level) < 0.58um.
  EXT DP_VD < 0.58 ABUT<90 SINGULAR REGION
}
ADP.C.1_V1_V2
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.1_V1_V2 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V1 DP_V2 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_V2_V3
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.1_V2_V3 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V2 DP_V3 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.2_V3_V4
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.2_V3_V4 { @ Via3 and Via4 spacing < 0.16um.
  EXT DP_V3 DP_V4 < 0.16 ABUT<90 SINGULAR REGION
}
ADP.C.2_V4_VD
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.2_V4_VD { @ Via4 and ViaD spacing < 0.16um.
  EXT DP_V4 DP_VD < 0.16 ABUT<90 SINGULAR REGION
}
ADP.E.1_V1_M1
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V1_M1 { @ Metal1 enclose Via1 in dummy pad < 3um.
  ENC DP_V1 M1 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V1_M2
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V1_M2 { @ Metal2 enclose Via1 in dummy pad < 3um.
  ENC DP_V1 M2 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V2_M2
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V2_M2 { @ Metal2 enclose Via2 in dummy pad < 3um.
  ENC DP_V2 M2 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V2_M3
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V2_M3 { @ Metal3 enclose Via2 in dummy pad < 3um.
  ENC DP_V2 M3 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V3_M3
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V3_M3 { @ Metal3 enclose Via3 in dummy pad < 3um.
  ENC DP_V3 M3 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V3_M4
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V3_M4 { @ Metal4 enclose Via3 in dummy pad < 3um.
  ENC DP_V3 M4 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V4_M4
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V4_M4 { @ Metal4 enclose Via4 in dummy pad < 3um.
  ENC DP_V4 M4 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V4_M5
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_V4_M5 { @ Metal5 enclose Via4 in dummy pad < 3um.
  ENC DP_V4 M5 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_VD_M5
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_VD_M5 { @ Meta5l enclose ViaD in dummy pad < 3um.
  ENC DP_VD M5 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_VD_MD
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.1_VD_MD { @ MD enclose ViaD in dummy pad < 3um.
  ENC DP_VD MD < 3 ABUT<90 SINGULAR REGION
}
ADP.S.2g
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.2g { @ dummy pad spacing < 2um.
  EXT DPDMY < 2 ABUT<90 SINGULAR REGION
}
ADP.W.3g
0 0 4 Jan  2 03:30:53 2022                     
ADP.W.3g { @ dummy pad width > 80um
  DPADG = INT DPDMY <= 80 REGION OPPOSITE ABUT>0<90
  DPDMY NOT DPADG
}
ADP.W.4g
0 0 3 Jan  2 03:30:53 2022                     
ADP.W.4g { @ dummy pad width < 40um
  INT DPDMY < 40  ABUT>0<90 SINGULAR REGION
}
ADP.R.0D
0 0 5 Jan  2 03:30:53 2022                     
ADP.R.0D { @ Via structure in Power Line
  GRP1 = PL_V2 OR PL_V4
  GRP2 = (PL_V1 OR PL_V3) OR PL_VD
  GRP1 AND GRP2
}
ADP.S.1_PL_V1
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_PL_V1 { @ Via1 spacing (the same level) < 0.58um.
  EXT PL_V1 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V2
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_PL_V2 { @ Via2 spacing (the same level) < 0.58um.
  EXT PL_V2 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V3
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_PL_V3 { @ Via3 spacing (the same level) < 0.58um.
  EXT PL_V3 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V4
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_PL_V4 { @ Via4 spacing (the same level) < 0.58um.
  EXT PL_V4 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_VD
0 0 3 Jan  2 03:30:53 2022                     
ADP.S.1_PL_VD { @ ViaD spacing (the same level) < 0.58um.
  EXT PL_VD < 0.58 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V1_V2
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.1_PL_V1_V2 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V1 PL_V2 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V2_V3
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.1_PL_V2_V3 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V2 PL_V3 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.2_PL_V3_V4
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.2_PL_V3_V4 { @ Via3 and Via4 spacing < 0.16um.
  EXT PL_V3 PL_V4 < 0.16 ABUT<90 SINGULAR REGION
}
ADP.C.2_PL_V4_VD
0 0 3 Jan  2 03:30:53 2022                     
ADP.C.2_PL_V4_VD { @ Via4 and ViaD spacing < 0.16um.
  EXT PL_V4 PL_VD < 0.16 ABUT<90 SINGULAR REGION
}
ADP.E.2_V1_M1
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V1_M1 { @ Metal1 enclose Via1 in chip corner power line < 0.2um.
  ENC PL_V1 M1 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V1_M2
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V1_M2 { @ Metal2 enclose Via1 in chip corner power line < 0.2um.
  ENC PL_V1 M2 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V2_M2
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V2_M2 { @ Metal2 enclose Via2 in chip corner power line < 0.2um.
  ENC PL_V2 M2 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V2_M3
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V2_M3 { @ Metal3 enclose Via2 in chip corner power line < 0.2um.
  ENC PL_V2 M3 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V3_M3
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V3_M3 { @ Metal3 enclose Via3 in chip corner power line < 0.2um.
  ENC PL_V3 M3 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V3_M4
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V3_M4 { @ Metal4 enclose Via3 in chip corner power line < 0.2um.
  ENC PL_V3 M4 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V4_M4
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V4_M4 { @ Metal4 enclose Via4 in chip corner power line < 0.2um.
  ENC PL_V4 M4 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V4_M5
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_V4_M5 { @ Metal5 enclose Via4 in chip corner power line < 0.2um.
  ENC PL_V4 M5 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_VD_M5
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_VD_M5 { @ Metal5 enclose ViaD in chip corner power line < 0.2um.
  ENC PL_VD M5 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_VD_MD
0 0 3 Jan  2 03:30:53 2022                     
ADP.E.2_VD_MD { @ MD enclose ViaD in chip corner power line < 0.2um.
  ENC PL_VD MD < 0.2 ABUT<90 SINGULAR REGION
}
AMS.1.M1
0 0 4 Jan  2 03:30:54 2022                     
AMS.1.M1 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M1EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M1EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M1
0 0 4 Jan  2 03:30:54 2022                     
AMS.DN.M1 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM1X M1HoleD < 0.015
	[ AREA(M1HoleD) / AREA(LM1X) ] RDB M1Hole.density2 LM1X M1HoleD 
}
AMS.1.M2
0 0 4 Jan  2 03:30:54 2022                     
AMS.1.M2 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M2EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M2EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M2
0 0 4 Jan  2 03:30:54 2022                     
AMS.DN.M2 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM2X M2HoleD < 0.015
	[ AREA(M2HoleD) / AREA(LM2X) ] RDB M2Hole.density2 LM2X M2HoleD 
}
AMS.1.M3
0 0 4 Jan  2 03:30:54 2022                     
AMS.1.M3 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M3EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M3EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M3
0 0 4 Jan  2 03:30:54 2022                     
AMS.DN.M3 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM3X M3HoleD < 0.015
	[ AREA(M3HoleD) / AREA(LM3X) ] RDB M3Hole.density2 LM3X M3HoleD 
}
AMS.1.M4
0 0 4 Jan  2 03:30:54 2022                     
AMS.1.M4 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M4EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M4EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M4
0 0 4 Jan  2 03:30:54 2022                     
AMS.DN.M4 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM4X M4HoleD < 0.015
	[ AREA(M4HoleD) / AREA(LM4X) ] RDB M4Hole.density2 LM4X M4HoleD 
}
AMS.1.M5
0 0 4 Jan  2 03:30:54 2022                     
AMS.1.M5 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M5EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M5EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M5
0 0 4 Jan  2 03:30:54 2022                     
AMS.DN.M5 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM5X M5HoleD < 0.015
	[ AREA(M5HoleD) / AREA(LM5X) ] RDB M5Hole.density2 LM5X M5HoleD 
}
AMS.1.MD
0 0 4 Jan  2 03:30:54 2022                     
AMS.1.MD { @ Wide Metal (>35um) must have slot
  A = (SIZE ( SIZE MDEXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5) AND MDEXD
  ENCLOSE RECTANGLE A 35.005 35.005    
}
AMS.DN.MD
0 0 4 Jan  2 03:30:54 2022                     
AMS.DN.MD { @ Min. Hole density for metal lines that need to apply slot  1.5%
  NET AREA RATIO LMDX MDHoleD < 0.015
    [ AREA(MDHoleD) / AREA(LMDX) ] RDB MDHole.density2 LMDX MDHoleD 
}
LDPO.C.1
0 0 8 Jan  2 03:30:54 2022                     
LDPO.C.1{ @ min and max clearance from PO to (NLVT INTERACT H18NWDMY) for IOLDNMOS(channel length) == 0.8
    A = POLY INTERACT IOLDNMOS_GATE
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT OD
    D = POLY TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D INSIDE BY LDPO_C_1
    E NOT TOUCH NLVT
}
LDPO.E.1
0 0 8 Jan  2 03:30:54 2022                     
LDPO.E.1{ @ MIN AND MAX extension of PO beyond channel OD in channel length direction for IOLDNMOS == 0.4
    A = POLY INTERACT IOLDNMOS_GATE
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT IOLDNMOS_region
    D = POLY TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D INSIDE BY LDPO_E_1
    E NOT TOUCH IOLDNMOS_CH
}
LDOD.S.1
0 0 3 Jan  2 03:30:54 2022                     
LDOD.S.1{ @ min and max space between channel OD and drain OD for IOLDNMOS == 0.8
    IOLDNMOS_region NOT TOUCH IOLDNMOS_D
}
LDOD.O.1
0 0 6 Jan  2 03:30:54 2022                     
LDOD.O.1{ @ min and max overlap of NW and channel OD for IOLDNMOS == 1
    IOLDNMOS_CH NOT INTERACT NWEL
    A = NWEL INSIDE EDGE IOLDNMOS_CH
    B = EXPAND EDGE A INSIDE BY LDOD_O_1
    B NOT TOUCH IOLDNMOS_region
}
LDOD.C.1
0 0 3 Jan  2 03:30:54 2022                     
LDOD.C.1{ @ min clearance from H18NW to P+OD(for PW pick up) >= 0.95
    EXT H18NW PTAP < LDOD_C_1  ABUT < 90 SINGULAR REGION
} 
LDOD.E.1
0 0 9 Jan  2 03:30:54 2022                     
LDOD.E.1{ @ min and max extension of H18NW beyond drain OD for IOLDNMOS 
          @ except NW edge interact PO == 1
    A = EXPAND EDGE IOLDNMOS_D OUTSIDE BY GRID EXTEND BY -GRID
    B = A NOT INTERACT IOLDNMOS_region
    C = IOLDNMOS_D TOUCH OUTSIDE EDGE B
    D = EXPAND EDGE C OUTSIDE BY LDOD_E_1 EXTEND BY -GRID
    E = EXPAND EDGE H18NW OUTSIDE BY GRID 
    D NOT TOUCH E 
}
LDOD.W.1
0 0 6 Jan  2 03:30:54 2022                     
LDOD.W.1{@ min width of OD in channel width direction for IOLDNMOS >= 0.8 
    A = EXPAND EDGE IOLDNMOS_CH OUTSIDE BY GRID
    B = A INSIDE POLY
    C = IOLDNMOS_CH TOUCH OUTSIDE EDGE B
    PATH LENGTH C < LDOD_W_1
}
LDOD.R.1
0 0 4 Jan  2 03:30:54 2022                     
LDOD.R.1{ @ OD must be fully inside OD2 for IOLDNMOS and IO cascode
    A = OD INTERACT H18NWDMY
    A NOT OD2
}
LDNLVT.C.1
0 0 5 Jan  2 03:30:54 2022                     
LDNLVT.C.1{ @ min and max clearance from NLVT ring to H18NW == 0
    A = NLVT INTERACT H18NWDMY
    B = HOLES A
    B XOR H18NW
}
LDNLVT.E.1
0 0 5 Jan  2 03:30:54 2022                     
LDNLVT.E.1{ @ min and max extension of NLVT beyond H18NWDMY == 0.8
    A = (HOLES NLVT_H18) OR NLVT_H18
    B = SIZE H18NWDMY BY LDNLVT_E_1
    A XOR B
}
LDNLVT.R.2
0 0 4 Jan  2 03:30:54 2022                     
LDNLVT.R.2{ @ NLVT is not allowed to interact more than one H18NW
    A = NWEL INSIDE H18NWDMY
    NLVT INTERACT A > 1  
}
LDNLVT.S.1
0 0 3 Jan  2 03:30:54 2022                     
LDNLVT.S.1{ @ min space between two(NLVT INTERACT H18NWDMY) region >= 1.8
    EXT NLVT_H18 < LDNLVT_S_1 ABUT <90 SINGULAR REGION
}
LDNLVT.R.1
0 0 3 Jan  2 03:30:54 2022                     
LDNLVT.R.1 {@ NLVT NOT INSIDE MTP_2T2C is not allowed
    NLVT NOT INSIDE MTP_2T2C
}
H18NWDMY.E.1
0 0 5 Jan  2 03:30:54 2022                     
H18NWDMY.E.1{ @min and max extension of H18NWDMY beyond NW == 0
    A = NWEL INTERACT H18NWDMY
    B = H18NWDMY INTERACT NWEL
    A XOR B
}
H18NWDMY.R.1
0 0 3 Jan  2 03:30:54 2022                     
H18NWDMY.R.1{ @ H18NW must be fully inside OD2
    H18NW NOT OD2 
}
H18NWDMY.R.2
0 0 6 Jan  2 03:30:54 2022                     
H18NWDMY.R.2{ @OD cut H18NWDMY is not allowed (butted is not allowed, except IOLDNMOS channel OD)
    A = OD NOT INTERACT IOLDNMOS_CH
    A CUT H18NWDMY
    OD TOUCH H18NWDMY
    OD COIN INSIDE EDGE H18NWDMY
}
H18NWDMY.R.3
0 0 7 Jan  2 03:30:54 2022                     
H18NWDMY.R.3{ @ H18NW must be surrounded by NLVT ring.NW must be butted with{NLVT INTERACT H18NWDMY}edge
    A =  NWEL INSIDE H18NWDMY
    B =  HOLES NLVT INNER
    A NOT INTERACT B
    C = B INTERACT A
    C XOR A
}
H18NWDMY.R.4
0 0 4 Jan  2 03:30:54 2022                     
H18NWDMY.R.4{ @ H18NWDMY layer must be inside MTP 2T2C(butted is not allowed)
    H18NWDMY NOT MTP_2T2C
    H18NWDMY TOUCH INSIDE EDGE MTP_2T2C
}
H18NWDMY.R.5
0 0 3 Jan  2 03:30:54 2022                     
H18NWDMY.R.5 {@ H18NWDMY layer (GDS CAD layer 122;4) interact NBL is not allowed
    H18NWDMY INTERACT NBL
}
H18NWDMY.S.1
0 0 3 Jan  2 03:30:54 2022                     
H18NWDMY.S.1{ @min space between H18NW and NW in MTP 2T2C region >= 3.4
    EXT H18NW MTP_NW < H18NWDMY_S_1 ABUT <90 SINGULAR REGION
}
H18NWDMY.S.2
0 0 4 Jan  2 03:30:54 2022                     
H18NWDMY.S.2{ @min space between H18NW and (NW outside MTP 2T2C region) >= 4
    A = NWEL OUTSIDE MTP_2T2C
    EXT H18NW A < H18NWDMY_S_2 ABUT <90 SINGULAR REGION 
}
H18NWDMY.S.3
0 0 3 Jan  2 03:30:54 2022                     
H18NWDMY.S.3{ @min space between two H18NW  >= 3.4
    EXT H18NW < H18NWDMY_S_3 ABUT <90 SINGULAR REGION
}
H18NWDMY.C.1
0 0 3 Jan  2 03:30:54 2022                     
H18NWDMY.C.1{ @min clearance from (NW inside MTP 2T2C region) to HVNW >= 4
    EXT MTP_NW HVNW < H18NWDMY_C_1 ABUT <90 SINGULAR REGION
}
MTP.C.1
0 0 4 Jan  2 03:30:54 2022                     
MTP.C.1{ @ min clearance from NW to P+OD(PW pick up) inside MTP 2T2C region >= 0.15
    A = PTAP INSIDE MTP_2T2C
    EXT A MTP_NW < MTP_C_1 ABUT <90 SINGULAR REGION 
}
DRM.R.1
223 223 3 Jan  2 03:30:54 2022                 
DRM.R.1 {@ DRM.R.1 is a warining message to remind the users not to lack the related DRMs. Please refer to DRM.R.1 in the DRM for the detail.
COPY CHIP
}
p 1 4
19710 19765
21410 19765
21410 24210
19710 24210
p 2 4
20830 19765
22530 19765
22530 24210
20830 24210
p 3 4
20830 23630
23650 23630
23650 28075
20830 28075
p 4 4
20830 27605
21970 27605
21970 32050
20830 32050
p 5 4
20830 31470
25330 31470
25330 35915
20830 35915
p 6 4
20830 43285
23650 43285
23650 47730
20830 47730
p 7 4
21390 35445
26450 35445
26450 39890
21390 39890
p 8 4
20830 203950
23650 203950
23650 208395
20830 208395
p 9 4
20830 70670
25890 70670
25890 75115
20830 75115
p 10 4
23070 384270
25330 384270
25330 388715
23070 388715
p 11 4
20830 66805
27570 66805
27570 71250
20830 71250
p 12 4
20830 141230
23650 141230
23650 145675
20830 145675
p 13 4
23630 47150
28130 47150
28130 51595
23630 51595
p 14 4
21950 282350
25890 282350
25890 286795
21950 286795
p 15 4
28110 427445
30930 427445
30930 431890
28110 431890
p 16 4
21390 47150
24210 47150
24210 51595
21390 51595
p 17 4
20830 415630
23090 415630
23090 420075
20830 420075
p 18 4
20830 247125
26450 247125
26450 251570
20830 251570
p 19 4
25870 380405
30930 380405
30930 384850
25870 384850
p 20 4
21390 302005
23650 302005
23650 306450
21390 306450
p 21 4
38190 207925
41570 207925
41570 212370
38190 212370
p 22 4
22510 184405
27010 184405
27010 188850
22510 188850
p 23 4
20830 54990
23090 54990
23090 59435
20830 59435
p 24 4
47150 23630
50530 23630
50530 28075
47150 28075
p 25 4
49390 31470
52210 31470
52210 35915
49390 35915
p 26 4
23630 219630
29810 219630
29810 224075
23630 224075
p 27 4
42670 266670
45490 266670
45490 271115
42670 271115
p 28 4
24190 317685
28130 317685
28130 322130
24190 322130
p 29 4
27550 423470
31490 423470
31490 427915
27550 427915
p 30 4
23630 458805
31490 458805
31490 463250
23630 463250
p 31 4
20830 235310
25330 235310
25330 239755
20830 239755
p 32 4
42110 156910
52770 156910
52770 161355
42110 161355
p 33 4
26430 70670
31490 70670
31490 75115
26430 75115
p 34 4
61710 215765
66770 215765
66770 220210
61710 220210
p 35 4
37630 90325
41570 90325
41570 94770
37630 94770
p 36 4
65630 19765
69570 19765
69570 24210
65630 24210
p 37 4
41550 274510
46050 274510
46050 278955
41550 278955
p 38 4
23630 137365
28690 137365
28690 141810
23630 141810
p 39 4
46590 258830
61730 258830
61730 263275
46590 263275
p 40 4
37630 384270
51090 384270
51090 388715
37630 388715
p 41 4
42670 133390
47730 133390
47730 137835
42670 137835
p 42 4
27550 396085
31490 396085
31490 400530
27550 400530
p 43 4
20830 298030
25330 298030
25330 302475
20830 302475
p 44 4
20830 90325
27570 90325
27570 94770
20830 94770
p 45 4
23630 392110
26450 392110
26450 396555
23630 396555
p 46 4
44350 446990
49410 446990
49410 451435
44350 451435
p 47 4
24190 156910
27010 156910
27010 161355
24190 161355
p 48 4
21390 352910
23650 352910
23650 357355
21390 357355
p 49 4
37630 113845
42130 113845
42130 118290
37630 118290
p 50 4
49390 133390
53890 133390
53890 137835
49390 137835
p 51 4
20830 360750
28130 360750
28130 365195
20830 365195
p 52 4
20830 172590
26450 172590
26450 177035
20830 177035
p 53 4
48830 149070
62290 149070
62290 153515
48830 153515
p 54 4
24750 176565
28690 176565
28690 181010
24750 181010
p 55 4
44910 137365
50530 137365
50530 141810
44910 141810
p 56 4
140670 43285
146290 43285
146290 47730
140670 47730
p 57 4
105390 211790
108770 211790
108770 216235
105390 216235
p 58 4
22510 54990
27010 54990
27010 59435
22510 59435
p 59 4
20830 223605
30370 223605
30370 228050
20830 228050
p 60 4
26430 54990
31490 54990
31490 59435
26430 59435
p 61 4
26990 94190
31490 94190
31490 98635
26990 98635
p 62 4
39870 82485
43810 82485
43810 86930
39870 86930
p 63 4
52750 309845
58930 309845
58930 314290
52750 314290
p 64 4
42670 423470
46050 423470
46050 427915
42670 427915
p 65 4
28670 290190
31490 290190
31490 294635
28670 294635
p 66 4
43230 254965
47730 254965
47730 259410
43230 259410
p 67 4
24750 384270
34290 384270
34290 388715
24750 388715
p 68 4
79630 153045
83010 153045
83010 157490
79630 157490
p 69 4
104270 396085
111570 396085
111570 400530
104270 400530
p 70 4
24190 113845
31490 113845
31490 118290
24190 118290
p 71 4
145150 54990
149090 54990
149090 59435
145150 59435
p 72 4
43790 407790
46610 407790
46610 412235
43790 412235
p 73 4
188830 227470
197810 227470
197810 231915
188830 231915
p 74 4
21390 278485
24210 278485
24210 282930
21390 282930
p 75 4
182670 223605
187170 223605
187170 228050
182670 228050
p 76 4
170350 302005
175970 302005
175970 306450
170350 306450
p 77 4
28110 141230
31490 141230
31490 145675
28110 145675
p 78 4
130590 403925
149090 403925
149090 408370
130590 408370
p 79 4
207310 243150
220770 243150
220770 247595
207310 247595
p 80 4
165870 337230
178770 337230
178770 341675
165870 341675
p 81 4
95310 137365
99250 137365
99250 141810
95310 141810
p 82 4
220190 286325
233650 286325
233650 290770
220190 290770
p 83 4
40990 207925
59490 207925
59490 212370
40990 212370
p 84 4
226910 145205
234210 145205
234210 149650
226910 149650
p 85 4
86910 113845
90290 113845
90290 118290
86910 118290
p 86 4
150190 278485
157490 278485
157490 282930
150190 282930
p 87 4
165870 298030
171490 298030
171490 302475
165870 302475
p 88 4
250990 109870
261650 109870
261650 114315
250990 114315
p 89 4
252110 117710
258850 117710
258850 122155
252110 122155
p 90 4
222990 247125
238130 247125
238130 251570
222990 251570
p 91 4
300830 141230
314290 141230
314290 145675
300830 145675
p 92 4
20830 78510
26450 78510
26450 82955
20830 82955
p 93 4
25870 74645
29250 74645
29250 79090
25870 79090
p 94 4
37630 278485
41570 278485
41570 282930
37630 282930
p 95 4
28110 121685
31490 121685
31490 126130
28110 126130
p 96 4
21950 419605
29250 419605
29250 424050
21950 424050
p 97 4
43790 90325
47170 90325
47170 94770
43790 94770
p 98 4
44350 58965
48290 58965
48290 63410
44350 63410
p 99 4
26990 203950
30930 203950
30930 208395
26990 208395
p 100 4
26430 321550
31490 321550
31490 325995
26430 325995
p 101 4
53310 407790
57250 407790
57250 412235
53310 412235
p 102 4
20830 129525
26450 129525
26450 133970
20830 133970
p 103 4
52190 137365
59490 137365
59490 141810
52190 141810
p 104 4
79630 102030
84130 102030
84130 106475
79630 106475
p 105 4
61710 203950
67330 203950
67330 208395
61710 208395
p 106 4
37630 435285
41570 435285
41570 439730
37630 439730
p 107 4
68430 113845
72370 113845
72370 118290
68430 118290
p 108 4
38190 121685
42690 121685
42690 126130
38190 126130
p 109 4
88590 94190
94770 94190
94770 98635
88590 98635
p 110 4
55550 192245
59490 192245
59490 196690
55550 196690
p 111 4
97550 431310
100370 431310
100370 435755
97550 435755
p 112 4
43230 443125
52210 443125
52210 447570
43230 447570
p 113 4
47710 121685
55570 121685
55570 126130
47710 126130
p 114 4
50510 129525
54450 129525
54450 133970
50510 133970
p 115 4
107630 466645
111010 466645
111010 471090
107630 471090
p 116 4
37630 117710
44930 117710
44930 122155
37630 122155
p 117 4
21950 188270
27570 188270
27570 192715
21950 192715
p 118 4
38190 153045
41570 153045
41570 157490
38190 157490
p 119 4
104270 215765
108770 215765
108770 220210
104270 220210
p 120 4
126670 133390
130610 133390
130610 137835
126670 137835
p 121 4
123310 231445
127250 231445
127250 235890
123310 235890
p 122 4
67870 254965
72930 254965
72930 259410
67870 259410
p 123 4
163630 258830
170370 258830
170370 263275
163630 263275
p 124 4
291870 78510
299730 78510
299730 82955
291870 82955
p 125 4
189390 345070
196690 345070
196690 349515
189390 349515
p 126 4
267230 388245
271170 388245
271170 392690
267230 392690
p 127 4
289630 184405
296930 184405
296930 188850
289630 188850
p 128 4
172590 278485
177650 278485
177650 282930
172590 282930
p 129 4
184910 168725
190530 168725
190530 173170
184910 173170
p 130 4
145710 172590
153010 172590
153010 177035
145710 177035
p 131 4
395470 466645
408370 466645
408370 471090
395470 471090
p 132 4
184350 215765
190530 215765
190530 220210
184350 220210
p 133 4
422910 62830
431890 62830
431890 67275
422910 67275
p 134 4
206190 223605
215730 223605
215730 228050
206190 228050
p 135 4
109870 470510
115490 470510
115490 474955
109870 474955
p 136 4
21390 372565
25890 372565
25890 377010
21390 377010
p 137 4
20830 117710
25330 117710
25330 122155
20830 122155
p 138 4
23630 149070
29250 149070
29250 153515
23630 153515
p 139 4
39310 145205
44370 145205
44370 149650
39310 149650
p 140 4
39310 188270
55570 188270
55570 192715
39310 192715
p 141 4
50510 141230
55570 141230
55570 145675
50510 145675
p 142 4
58910 129525
62850 129525
62850 133970
58910 133970
p 143 4
65070 153045
69570 153045
69570 157490
65070 157490
p 144 4
79630 125550
84690 125550
84690 129995
79630 129995
p 145 4
80750 137365
94210 137365
94210 141810
80750 141810
p 146 4
130590 149070
152450 149070
152450 153515
130590 153515
p 147 4
149070 121685
153570 121685
153570 126130
149070 126130
p 148 4
150750 156910
156370 156910
156370 161355
150750 161355
p 149 4
165310 160885
184370 160885
184370 165330
165310 165330
p 150 4
105950 188270
111010 188270
111010 192715
105950 192715
p 151 4
135070 415630
140690 415630
140690 420075
135070 420075
p 152 4
206750 141230
211810 141230
211810 145675
206750 145675
p 153 4
172590 231445
178210 231445
178210 235890
172590 235890
p 154 4
250990 106005
262210 106005
262210 110450
250990 110450
p 155 4
273390 325525
280690 325525
280690 329970
273390 329970
p 156 4
165870 254965
172610 254965
172610 259410
165870 259410
p 157 4
206190 317685
215730 317685
215730 322130
206190 322130
p 158 4
259950 388245
264450 388245
264450 392690
259950 392690
p 159 4
292430 227470
299730 227470
299730 231915
292430 231915
p 160 4
183790 352910
196690 352910
196690 357355
183790 357355
p 161 4
20830 470510
22530 470510
22530 474955
20830 474955
p 162 4
66190 231445
71810 231445
71810 235890
66190 235890
p 163 4
173150 298030
178210 298030
178210 302475
173150 302475
p 164 4
220190 317685
226930 317685
226930 322130
220190 322130
p 165 4
46590 235310
53890 235310
53890 239755
46590 239755
p 166 4
24750 349045
29250 349045
29250 353490
24750 353490
p 167 4
276190 282350
280130 282350
280130 286795
276190 286795
p 168 4
432430 223605
438050 223605
438050 228050
432430 228050
p 169 4
140110 207925
152450 207925
152450 212370
140110 212370
p 170 4
68990 446990
71810 446990
71810 451435
68990 451435
p 171 4
216270 215765
223570 215765
223570 220210
216270 220210
p 172 4
100350 243150
107090 243150
107090 247595
100350 247595
p 173 4
257150 443125
262770 443125
262770 447570
257150 447570
p 174 4
192750 262805
199490 262805
199490 267250
192750 267250
p 175 4
38190 360750
43250 360750
43250 365195
38190 365195
p 176 4
43790 325525
51090 325525
51090 329970
43790 329970
p 177 4
144030 243150
157490 243150
157490 247595
144030 247595
p 178 4
145710 254965
153570 254965
153570 259410
145710 259410
p 179 4
163630 250990
170370 250990
170370 255435
163630 255435
p 180 4
164190 243150
178210 243150
178210 247595
164190 247595
p 181 4
163630 294165
168690 294165
168690 298610
163630 298610
p 182 4
183230 262805
193330 262805
193330 267250
183230 267250
p 183 4
170910 305870
184370 305870
184370 310315
170910 310315
p 184 4
193870 290190
199490 290190
199490 294635
193870 294635
p 185 4
215710 345070
222450 345070
222450 349515
215710 349515
p 186 4
295230 274510
300850 274510
300850 278955
295230 278955
p 187 4
458750 352910
468290 352910
468290 357355
458750 357355
p 188 4
36510 302005
46610 302005
46610 306450
36510 306450
p 189 4
178190 376430
182690 376430
182690 380875
178190 380875
p 190 4
341710 415630
355170 415630
355170 420075
341710 420075
p 191 4
130030 368590
134530 368590
134530 373035
130030 373035
p 192 4
205630 439150
210690 439150
210690 443595
205630 443595
p 193 4
270590 450965
281250 450965
281250 455410
270590 455410
p 194 4
26450 126130
30350 126130
30350 129525
26450 129525
p 195 4
80770 263275
84670 263275
84670 266670
80770 266670
p 196 4
85810 122155
94190 122155
94190 125550
85810 125550
p 197 4
94770 94770
96990 94770
96990 98165
94770 98165
p 198 4
107090 310315
114910 310315
114910 313710
107090 313710
p 199 4
107090 459275
110990 459275
110990 462670
107090 462670
p 200 4
128930 216235
133950 216235
133950 219630
128930 219630
p 201 4
133410 424050
145150 424050
145150 427445
133410 427445
p 202 4
135090 310315
139550 310315
139550 313710
135090 313710
p 203 4
136770 94770
140110 94770
140110 98165
136770 98165
p 204 4
146290 306450
150190 306450
150190 309845
146290 309845
p 205 4
167570 28075
170910 28075
170910 31470
167570 31470
p 206 4
180450 380875
183790 380875
183790 384270
180450 384270
p 207 18
540 210
495280 210
495280 494720
475570 494720
475570 19765
19710 19765
19710 474955
38210 474955
38210 471090
46030 471090
46030 474955
168130 474955
168130 471090
183230 471090
183230 474955
475570 474955
475570 494720
540 494720
p 208 4
185490 235890
198350 235890
198350 239285
185490 239285
p 209 4
187170 141810
198910 141810
198910 145205
187170 145205
p 210 4
195010 439730
198910 439730
198910 443125
195010 443125
p 211 4
197250 188850
198910 188850
198910 192245
197250 192245
p 212 4
206210 388715
208990 388715
208990 392110
206210 392110
p 213 4
206770 322130
210670 322130
210670 325525
206770 325525
p 214 4
207330 192715
216830 192715
216830 196110
207330 196110
p 215 4
207890 122155
224110 122155
224110 125550
207890 125550
p 216 4
208450 396555
212910 396555
212910 399950
208450 399950
p 217 4
209010 431890
213470 431890
213470 435285
209010 435285
p 218 4
251570 463250
263870 463250
263870 466645
251570 466645
p 219 4
300290 149650
303630 149650
303630 153045
300290 153045
p 220 4
337250 467115
338910 467115
338910 470510
337250 470510
p 221 4
360770 184875
365790 184875
365790 188270
360770 188270
p 222 4
397730 137835
402750 137835
402750 141230
397730 141230
p 223 4
445890 294635
450350 294635
450350 298030
445890 298030
VARDMY.W.1
0 0 3 Jan  2 03:30:54 2022                     
VARDMY.W.1 { @ Min width of {GATE AND VARDMY} region >= 0.5 um
  INT VAR_GATE < VARDMY_W_1 ABUT < 90 REGION
}
VARDMY.S.1
0 0 3 Jan  2 03:30:54 2022                     
VARDMY.S.1 { @ Min space between two VARDMY  == 0.05 um
  EXT VARDMY < VARDMY_S_1 ABUT < 90 SINGULAR REGION
}
VARDMY.S.2
0 0 3 Jan  2 03:30:54 2022                     
VARDMY.S.2 { @ Min space to active OD >= 0.43 um
  EXT VARDMY DACT < VARDMY_S_2 ABUT < 90 SINGULAR REGION
}
VARDMY.E.1
0 0 3 Jan  2 03:30:54 2022                     
VARDMY.E.1 { @ Min extension of VARDMY beyond PO region in channel length direction >= 0.16 um
  ENC GATE_W VARDMY < VARDMY_E_1 ABUT < 90 REGION
}
VARDMY.E.2
0 0 3 Jan  2 03:30:54 2022                     
VARDMY.E.2 { @ Min extension beyond beyond OD region >= 0.32 um
  ENC OD VARDMY < VARDMY_E_2 ABUT < 90 SINGULAR REGION
}
VARDMY.R.4
0 0 6 Jan  2 03:30:54 2022                     
VARDMY.R.4 { @ Overlap of NT_N,NLVT,PP,or RPO is not allowed .
  VARDMY AND NTN
  VARDMY AND NLVT
  VARDMY AND PP
  VARDMY AND RPO
}
PO.W.2_HRI
0 0 5 Jan  2 03:30:54 2022                     
PO.W.2_HRI { @ Min. width of PO region for HRI poly resistor >= 0.42 um
  HREPC = HREP INTERACT RLPPDMY
  A = HREPC NOT INTERACT SERPDMY
  INT A < PO_W_2_HRI ABUT < 90 SINGULAR REGION    
}
_PO.R.1A.MM
0 0 5 Jan  2 03:30:54 2022                     
_PO.R.1A.MM { @ 90 degree L shape and U shape bent gates are not allowed
  NORM_GATE_W = GATE_W OUTSIDE EDGE (((VARDMY OR HVBJT_C_H) OR PNP_PB_OD) OR DIO_ZENER_NBL_M)
  EXT NORM_GATE_W < 0.18 ABUT == 90 INTERSECTING ONLY
  INT NORM_GATE_W < 0.18 ABUT == 90 INTERSECTING ONLY
}
_PP.E.6.MM
0 0 4 Jan  2 03:30:54 2022                     
_PP.E.6.MM { @ Min. extension of a PP region beyond a PO as resistor >= 0.18um
  ENC PORES PP < 0.18 ABUT < 90 SINGULAR REGION
  ((((RPO AND POLY)NOT INTERACT HVGATE) NOT IMP) NOT HRI3D3KDMY) NOT HRI
}
RPO.O.1_HRI
0 0 11 Jan  2 03:30:54 2022                    
RPO.O.1_HRI { @ Min. and Max. overlap of a PP region to RPO region for HRI == 0.3um
  X = POLY_ISO INTERACT HRI3D3KDMY
  Y = RPO INSIDE EDGE X
  INT PP Y < 0.3 ABUT < 90
  Y OUTSIDE EDGE PP	// not overlap by P+ not allowed.
  Z = EXPAND EDGE Y INSIDE BY 0.30
  PPPO = PP AND POLY
  A = PPPO AND PORES
  B = A INTERACT HRI3D3KDMY
  B NOT Z
}
CTM3.W.1
0 0 3 Jan  2 03:30:54 2022                     
CTM3.W.1 { @ Min. width of a CTM3 region >= 4 um
  INT TCTM3 < CTM_W_1 ABUT < 90 SINGULAR REGION
} 
CTM3.W.2
0 0 3 Jan  2 03:30:54 2022                     
CTM3.W.2 { @ Min. width of a dummy CTM3 region >= 0.4 um
  INT DCTM3 < CTM_W_2 ABUT < 90 SINGULAR REGION
}
CTM3.S.1
0 0 3 Jan  2 03:30:54 2022                     
CTM3.S.1 { @ Min. space between two CTM3 regions >= 1.2 um
  EXT TCTM3 < CTM_S_1 ABUT < 90 SINGULAR REGION
}
CTM3.S.2
0 0 4 Jan  2 03:30:54 2022                     
CTM3.S.2 { @ Min. space between a dummy CTM3 and a CTM3 region or two dummy CTM regions >= 0.8 um
  EXT DCTM3 TCTM3 < CTM_S_2 ABUT < 90 SINGULAR REGION
  EXT DCTM3 < CTM_S_2 ABUT < 90 SINGULAR REGION
}
CTM3.R.2
0 0 3 Jan  2 03:30:54 2022                     
CTM3.R.2 { @ Min. density of all CTM3 area >= 3%
  DENSITY CTM3i > 0 < 0.03 PRINT CTM3i.density
}
CTM3.W.4
0 0 4 Jan  2 03:30:54 2022                     
CTM3.W.4 { @ Max. dimension (one side) of a CTM3 region <= 30 um
  ENCLOSE RECTANGLE TCTM3 CTM_W_1 CTM_W_4+GRID ORTHOGONAL ONLY // 4um is min TCTM width
  ENCLOSE RECTANGLE DCTM3 CTM_W_2 CTM_W_4+GRID ORTHOGONAL ONLY // 0.4um is min DCTM width
}
CTM3.A.1
0 0 3 Jan  2 03:30:54 2022                     
CTM3.A.1 { @ Min. area of CTM3 region >= 0.202 um2
  AREA CTM3 < CTM_A_1
}
CTM4.W.1
0 0 3 Jan  2 03:30:54 2022                     
CTM4.W.1 { @ Min. width of a CTM4 region >= 4 um
  INT TCTM4 < CTM_W_1 ABUT < 90 SINGULAR REGION
} 
CTM4.W.2
0 0 3 Jan  2 03:30:54 2022                     
CTM4.W.2 { @ Min. width of a dummy CTM4 region >= 0.4 um
  INT DCTM4 < CTM_W_2 ABUT < 90 SINGULAR REGION
}
CTM4.S.1
0 0 3 Jan  2 03:30:54 2022                     
CTM4.S.1 { @ Min. space between two CTM4 regions >= 1.2 um
  EXT TCTM4 < CTM_S_1 ABUT < 90 SINGULAR REGION
}
CTM4.S.2
0 0 4 Jan  2 03:30:54 2022                     
CTM4.S.2 { @ Min. space between a dummy CTM4 and a CTM4 region or two dummy CTM regions >= 0.8 um
  EXT DCTM4 TCTM4 < CTM_S_2 ABUT < 90 SINGULAR REGION
  EXT DCTM4 < CTM_S_2 ABUT < 90 SINGULAR REGION
}
CTM4.R.2
0 0 3 Jan  2 03:30:54 2022                     
CTM4.R.2 { @ Min. density of all CTM4 area >= 3%
  DENSITY CTM4i > 0 < 0.03 PRINT CTM4i.density
}
CTM4.W.4
0 0 4 Jan  2 03:30:54 2022                     
CTM4.W.4 { @ Max. dimension (one side) of a CTM4 region <= 30 um
  ENCLOSE RECTANGLE TCTM4 CTM_W_1 CTM_W_4+GRID ORTHOGONAL ONLY // 4um is min TCTM width
  ENCLOSE RECTANGLE DCTM4 CTM_W_2 CTM_W_4+GRID ORTHOGONAL ONLY // 0.4um is min DCTM width
}
CTM4.A.1
0 0 3 Jan  2 03:30:54 2022                     
CTM4.A.1 { @ Min. area of CTM4 region >= 0.202 um2
  AREA CTM4 < CTM_A_1
}
CTM.R.5
0 0 5 Jan  2 03:30:54 2022                     
CTM.R.5 { @ The MIM capacitor must be placed between M5 and M4 or between M4 and M3
  COPY CTM1
  COPY CTM2
  COPY CTM5
} 
CTM.R.6
0 0 6 Jan  2 03:30:54 2022                     
CTM.R.6 { @ Two Metals connect to CTM without same connection is not allowed
    CTM1m INTERACT CTM_VIA1m BY NET > 1
    CTM2m INTERACT CTM_VIA2m BY NET > 1
    CTM3m INTERACT CTM_VIA3m BY NET > 1
    CTM4m INTERACT CTM_VIA4m BY NET > 1
}
MIM_M3.W.1
0 0 3 Jan  2 03:30:54 2022                     
MIM_M3.W.1 { @ Max. dimension (both width and length) of M3 as MIM capacitor bottom metal <= 35 um
  SIZE BPM3 BY MIM_M3_W_1/2 UNDEROVER
}
MIM_M3.S.1
0 0 3 Jan  2 03:30:54 2022                     
MIM_M3.S.1 { @ Min. space between two M3 regions as MIM capacitor bottom metal >= 0.8 um
  EXT BPM3C < MIM_M3_S_1 ABUT < 90 REGION
}
MIM_M3.S.2
0 0 4 Jan  2 03:30:54 2022                     
MIM_M3.S.2 { @ Min. space between one M3 region as a dummy MIM capacitor bottom metal and 
              @ the other M3 region as MIM capacitor bottom metal >= 0.8 um
  EXT BPM3C DPM3 < MIM_M3_S_2 ABUT < 90 REGION
}
MIM_M3.E.3
0 0 5 Jan  2 03:30:54 2022                     
MIM_M3.E.3  { @ Minimum extension of an M3 resgion as MIM capacitor bottom metal beyound 
              @ a CTM3 resgion and dummy CTM3 region >= 0.4 um 
  ENC CTM3 M3 < MIM_M3_E_3 ABUT < 90 SINGULAR REGION
  CTM3 NOT M3  
}
MIM_M4.W.1
0 0 3 Jan  2 03:30:54 2022                     
MIM_M4.W.1 { @ Max. dimension (both width and length) of M4 as MIM capacitor bottom metal <= 35 um
  SIZE BPM4 BY MIM_M4_W_1/2 UNDEROVER
}
MIM_M4.S.1
0 0 3 Jan  2 03:30:54 2022                     
MIM_M4.S.1 { @ Min. space between two M4 regions as MIM capacitor bottom metal >= 0.8 um
  EXT BPM4C < MIM_M4_S_1 ABUT < 90 REGION
}
MIM_M4.S.2
0 0 4 Jan  2 03:30:54 2022                     
MIM_M4.S.2 { @ Min. space between one M4 region as a dummy MIM capacitor bottom metal and 
              @ the other M4 region as MIM capacitor bottom metal >= 0.8 um
  EXT BPM4C DPM4 < MIM_M4_S_2 ABUT < 90 REGION
}
MIM_M4.E.3
0 0 5 Jan  2 03:30:54 2022                     
MIM_M4.E.3  { @ Minimum extension of an M4 resgion as MIM capacitor bottom metal beyound 
              @ a CTM4 resgion and dummy CTM4 region >= 0.4 um 
  ENC CTM4 M4 < MIM_M4_E_3 ABUT < 90 SINGULAR REGION
  CTM4 NOT M4  
}
MIMVIA3.S.1
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA3.S.1 { @ Min. space between two VIA3 on the same CTM >= 2 um
  EXT CTMV3 < MIMVIA_S_1 ABUT < 90 SINGULAR REGION CONNECTED   
}
MIMVIA3.S.2
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA3.S.2 { @ Min. space between two VIA3 on the same M3 as MIM capacitor bottom metal >= 4 um
  EXT CBMV3 < MIMVIA_S_2 ABUT < 90 SINGULAR REGION CONNECTED     
}
MIMVIA3.E.1
0 0 4 Jan  2 03:30:54 2022                     
MIMVIA3.E.1 { @ Min. extension of a CTM region beyond a VIA3 region >= 0.24 um
  ENC VIA3 CTM3 < MIMVIA_E_1 ABUT < 90 SINGULAR REGION
  VIA3 CUT CTM3    
}
MIMVIA3.E.2
0 0 4 Jan  2 03:30:54 2022                     
MIMVIA3.E.2 { @ Min. extension of an M3 region as MIM capacitor bottom metal beyond a VIA2 or a VIA3 region >= 0.12 um
  ENC VIA2 BPM3C < MIMVIA_E_2 ABUT < 90 REGION
  ENC VIA3 BPM3C < MIMVIA_E_2 ABUT < 90 REGION
}
MIMVIA3.C.1
0 0 4 Jan  2 03:30:54 2022                     
MIMVIA3.C.1 { @ Min. clearance of a VIA2 or a VIA3 to a CTM region >= 0.4 um
  EXT VIA2 CTM3 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
  EXT VIA3 CTM3 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
}    
MIMVIA4.S.1
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA4.S.1 { @ Min. space between two VIA4 on the same CTM >= 2 um
  EXT CTMV4 < MIMVIA_S_1 ABUT < 90 SINGULAR REGION CONNECTED   
}
MIMVIA4.S.2
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA4.S.2 { @ Min. space between two VIA4 on the same M4 as MIM capacitor bottom metal >= 4 um
  EXT CBMV4 < MIMVIA_S_2 ABUT < 90 SINGULAR REGION CONNECTED     
}
MIMVIA4.E.1
0 0 4 Jan  2 03:30:54 2022                     
MIMVIA4.E.1 { @ Min. extension of a CTM region beyond a VIA4 region >= 0.24 um
  ENC VIA4 CTM4 < MIMVIA_E_1 ABUT < 90 SINGULAR REGION
  VIA4 CUT CTM4    
}
MIMVIA4.E.2
0 0 4 Jan  2 03:30:54 2022                     
MIMVIA4.E.2 { @ Min. extension of an M4 region as MIM capacitor bottom metal beyond a VIA3 or a VIA4 region >= 0.12 um
  ENC VIA3 BPM4C < MIMVIA_E_2 ABUT < 90 REGION
  ENC VIA4 BPM4C < MIMVIA_E_2 ABUT < 90 REGION
}
MIMVIA4.C.1
0 0 4 Jan  2 03:30:54 2022                     
MIMVIA4.C.1 { @ Min. clearance of a VIA3 or a VIA4 to a CTM region >= 0.4 um
  EXT VIA3 CTM4 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
  EXT VIA4 CTM4 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
}    
MIMVIA3.R.1
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA3.R.1 { @ Min. density of VIA3 on CTM >= 1%
  NET AREA RATIO CTMV3 TCTM3 < 0.01 RDB VIA4_DENSITY.log CTMV3 TCTM3
}
MIMVIA4.R.1
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA4.R.1 { @ Min. density of VIA4 on CTM >= 1%
  NET AREA RATIO CTMV4 TCTM4 < 0.01 RDB VIA4_DENSITY.log CTMV4 TCTM4
}
MIMVIA3.R.3
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA3.R.3 { @ VIA2 under CTM region is not allowed
  VIA2 AND CTM3
}
MIMVIA4.R.3
0 0 3 Jan  2 03:30:54 2022                     
MIMVIA4.R.3 { @ VIA3 under CTM region is not allowed
  VIA3 AND CTM4
}
UTM40K.W.1
0 0 3 Jan  2 03:30:54 2022                     
UTM40K.W.1 { @ Min. M5 width >= 2.60 um
  INT M5 < 2.60 ABUT < 90 SINGULAR REGION
}
UTM40K.S.1
0 0 3 Jan  2 03:30:54 2022                     
UTM40K.S.1 { @ Min. M5 space >= 2.50 um
  EXT M5 < 2.50 ABUT < 90 SINGULAR REGION
}
UTM40K.E.1
0 0 4 Jan  2 03:30:54 2022                     
UTM40K.E.1 { @ Min. extension of a M5 region beyond a VIA4 region >= 0.4 um
  ENC VIA4 M5 < 0.4 ABUT < 90 SINGULAR REGION
  VIA4 NOT M5  
}
UTM40K.E.2
0 0 4 Jan  2 03:30:54 2022                     
UTM40K.E.2 { @ Min. extension of M5 end-of-line region beyond VIA4 region >= 0.45 um
  X = ENC [VIA4] M5 < 0.45 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.36 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
UTM40K.S.2
0 0 16 Jan  2 03:30:54 2022                    
UTM40K.S.2 { @ Min. space of Wide M5 (>16um) and M5 >= 4.0 um (exclude application for inductor)
  M5T_NIND_S8 = SHRINK (SHRINK (SHRINK (SHRINK M5T_NIND RIGHT BY 8) LEFT BY 8) TOP BY 8) BOTTOM BY 8
  M5T_NIND_G8 = GROW (GROW (GROW (GROW M5T_NIND_S8 RIGHT BY 8) LEFT BY 8) TOP BY 8) BOTTOM BY 8
  M5T_NIND_Wide = M5T_NIND_G8 AND M5T_NIND
  M5T_NIND_Exp = SIZE M5T_NIND_Wide BY 1 INSIDE OF M5T_NIND STEP 1.75
  M5T_NIND_Branch = M5T_NIND_Exp NOT M5T_NIND_Wide
  M5T_NIND_Branch_edge = M5T_NIND_Branch COIN INSIDE EDGE M5T_NIND
  M5T_NIND_Check = M5T_NIND AND (SIZE M5T_NIND_Exp BY 4.0)
  M5T_NIND_Branch_Check = M5T_NIND AND (EXPAND EDGE M5T_NIND_Branch_edge OUTSIDE BY 4.0 CORNER FILL)
  M5T_NIND_WideC = STAMP M5T_NIND_Wide BY M5xd
  M5T_NIND_CheckC = STAMP M5T_NIND_Check BY M5xd
  M5T_NIND_BranchC = STAMP M5T_NIND_Branch BY M5xd
  M5T_NIND_Branch_CheckC = STAMP M5T_NIND_Branch_Check BY M5xd
  EXT M5T_NIND_WideC M5T_NIND_CheckC < 4.0 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M5T_NIND_BranchC M5T_NIND_Branch_CheckC < 4.0 ABUT >0 <89.5 NOT CONNECTED REGION
}
UTM40K.A.1
0 0 3 Jan  2 03:30:54 2022                     
UTM40K.A.1 { @ Min. area of M5 region >= 6.76 um2
  AREA M5 < 6.76
}
UTM40K.A.2
0 0 4 Jan  2 03:30:54 2022                     
UTM40K.A.2 { @ Min. area of {UTM OR dummy UTM} island >= 75 um2
			 @ {UTM or dummy UTM} island: space to another adjacent edge of {UTM or dummy UTM} >= 10 um for orthogonal edges
  M5_small NOT INTERACT (((M5_small_R_excl OR M5_small_T_excl) OR M5_small_L_excl) OR M5_small_B_excl)
}
UTM40K.R.1
1 1 5 Jan  2 03:30:54 2022                     
UTM40K.R.1 { @ Min. density of M5 area >= 30% (exclude application for inductor)
  CHIP_NIND = CHIP NOT INDDMY
  DENSITY M5T_NIND CHIP_NIND < 0.3 PRINT M5T_DENSITY.log
  [ AREA(M5T_NIND)/AREA(CHIP_NIND) ]
}
p 1 4
540 210
495280 210
495280 494720
540 494720
UTM40K.R.2
0 0 6 Jan  2 03:30:54 2022                     
UTM40K.R.2 { @ Max. density of {UTM OR dummy UTM} area <= 80% 
			 @ Exclude application for inductor
  CHIP_NIND = CHIP NOT INDDMY
  DENSITY M5T_NIND CHIP_NIND > 0.8 PRINT M5T_DENSITY_MAX.log
  	[ AREA(M5T_NIND) / AREA(CHIP_NIND) ]
}
UTM40K.R.3
0 0 5 Jan  2 03:30:54 2022                     
UTM40K.R.3 { @ The square number for dummy UTM <= 5 
			 @ DRC only flag rectangle
  M5DMY_REC = RECTANGLE M5DMY ORTHOGONAL ONLY
  NOT RECTANGLE M5DMY_REC ASPECT <= 5
}
AMT.S.1:M5
0 0 5 Jan  2 03:30:54 2022                     
AMT.S.1:M5 { @Space of MT. Customer must fill the dummy metal globally and uniformly even if the originally drawn MT has already met the density rule.
          @ DRC only check: The space to another adjacent edge for the MT [area <= 25 um2] <= 10
    A = EXT [M5_CHECK] M5 <= AMT_S_1 ABUT <= 135 SINGULAR OPPOSITE EXTENDED AMT_S_1 PERPENDICULAR ALSO OBTUSE ALSO
    M5_CHECK NOT TOUCH EDGE A
}
AN.R.40m_M1
0 0 6 Jan  2 03:30:54 2022                     
AN.R.40m_M1 { @ For the critical differential pair inside MATCHING layer, asymmetry metal (M1) shielding is not allowed.
		     @ DRC only flag: (1) One of differential pair covered by metal layer but without fully covered.
		  	 @ (2) One device of the differential pair fully covered by metal layer and the other is not fully covered.	  
  MATCHING INTERACT POLY_PAIR_CHECK_B_M1
  (MATCHING INTERACT POLY_PAIR_CHECK_G_M1) INTERACT POLY_PAIR_CHECK_O_M1
}
FPAD.R.1_M5
0 0 11 Jan  2 03:30:54 2022                    
FPAD.R.1_M5 { @ Floating PAD is not allowed . please add protection diode to ground .
           @ Floating PAD in the DRC : {Mn INTERACT (CB OR CB2)} don't connect OD or POLY
  A = M5 INTERACT CB
  A1 = STAMP A BY M5xd
  B1 = NET AREA RATIO A1 NTAPi > 0
  B2 = NET AREA RATIO A1 PTAPi > 0
  B3 = NET AREA RATIO A1 NSDi > 0
  B4 = NET AREA RATIO A1 PSDi > 0
  B5 = NET AREA RATIO A1 ILP1i > 0
  A NOT ((((B1 OR B2) OR B3) OR B4) OR B5)
}
DPO.W.1
0 0 3 Jan  2 03:30:54 2022                     
DPO.W.1 { @Minimum width >= 0.6 um
   INT DPO < DPO_W_1 ABUT < 90 SINGULAR REGION
}
DPO.S.1
0 0 3 Jan  2 03:30:54 2022                     
DPO.S.1 { @Minimum space between two DPO >= 0.3 um
   EXT DPO < DPO_S_1 ABUT < 90 SINGULAR REGION
}
DPO.C.1
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.1 { @Minimum clearance from DPO to OD (overlap is not allowed) >= 1.2 um
   EXT DPO ODi < DPO_C_1 ABUT < 90 SINGULAR REGION
   DPO AND ODi
}
DPO.C.2
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.2 { @Minimum clearance from DPO to PO (overlap is not allowed) >= 1.2 um
   EXT DPO POLYi < DPO_C_2 ABUT < 90 SINGULAR REGION
   DPO AND POLYi
}
DPO.C.4
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.4 { @Minimum clearance from DPO to FW (overlap is not allowed) >= 1.2 um
   EXT DPO FWi < DPO_C_4 ABUT < 90 SINGULAR REGION
   DPO AND FWi
}
DPO.C.6
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.6 { @Minimum clearance from DPO to LOGO (overlap is not allowed) >= 3 um
   EXT DPO LOGO < DPO_C_6 ABUT < 90 SINGULAR REGION
   DPO AND LOGO
}
DPO.C.8
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.8 { @Minimum clearance from DPO to HVNW (overlap is not allowed) >= 10 um
   EXT DPO HVNWi < DPO_C_8 ABUT < 90 SINGULAR REGION
   DPO AND HVNWi
}
DPO.C.9
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.9 { @Minimum clearance from DPO to DOD (overlap is not allowed) >= 0.3 um
   EXT DPO DOD < DPO_C_9 ABUT < 90 SINGULAR REGION
   DPO AND DOD
}
DPO.C.10
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.10 { @Minimum clearance from DPO to HVDMY (overlap is not allowed) >= 10 um
   EXT DPO HVDMY < DPO_C_10 ABUT < 90 SINGULAR REGION
   DPO AND HVDMY
}
DPO.C.11
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.11 { @Minimum clearance from DPO to NLVT (overlap is not allowed) >= 10 um
   EXT DPO NLVTi < DPO_C_11 ABUT < 90 SINGULAR REGION
   DPO AND NLVTi
}
DPO.C.12
0 0 5 Jan  2 03:30:54 2022                     
DPO.C.12 { @Minimum clearance from DPO to {BJTDMY OR BJT4TDMY OR BJT5TDMY OR BJT7TDMY} (overlap is not allowed) >= 10 um
   A = ((BJTDUMMY OR BJT4TDMY) OR BJT5TDMY) OR BJT7TDMY
   EXT DPO A < DPO_C_12 ABUT < 90 SINGULAR REGION
   DPO AND A
}
DPO.C.17
0 0 4 Jan  2 03:30:54 2022                     
DPO.C.17 { @ Min clearance from DPO to SH_N[overlap is not allowed] >= 10 um
  EXT DPO HVSHN < DPO_C_17 ABUT < 90 SINGULAR REGION
  DPO AND HVSHN
}
DPO.A.1
0 0 3 Jan  2 03:30:54 2022                     
DPO.A.1 { @Minimum area of DPO >= 1.2
   AREA DPO < DPO_A_1
}
DPO.R.3
0 0 4 Jan  2 03:30:54 2022                     
DPO.R.3 { @The only shapes allowed are square (or rectangular) and solid
  HOLES DPO
  NOT RECTANGLE DPO ORTHOGONAL ONLY
}
DOD.W.1
0 0 3 Jan  2 03:30:54 2022                     
DOD.W.1 { @Minimum width >= 2 um
   INT DOD < DOD_W_1 ABUT < 90 SINGULAR REGION
}
DOD.S.1
0 0 3 Jan  2 03:30:54 2022                     
DOD.S.1 { @Minimum space between two DOD >= 1.2 um
   EXT DOD < DOD_S_1 ABUT < 90 SINGULAR REGION
}
DOD.C.1
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.1 { @Minimum clearance from DOD to OD (overlap is not allowed) >= 1.2 um
   EXT DOD ODi < DOD_C_1 ABUT < 90 SINGULAR REGION
   DOD AND ODi
}
DOD.C.2
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.2 { @Minimum clearance from DOD to PO (overlap is not allowed) >= 1.2 um
   EXT DOD POLYi < DOD_C_2 ABUT < 90 SINGULAR REGION
   DOD AND POLYi
}
DOD.C.4
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.4 { @Minimum clearance from DOD to NW (cut is not allowed) >= 0.6 um
   EXT DOD NWELi < DOD_C_4 ABUT < 90 SINGULAR REGION
   DOD CUT NWELi
}
DOD.C.5
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.5 { @Minimum clearance from DOD to FW (overlap is not allowed) >= 1.2 um
   EXT DOD FWi < DOD_C_5 ABUT < 90 SINGULAR REGION
   DOD AND FWi
}
DOD.C.7
0 0 5 Jan  2 03:30:54 2022                     
DOD.C.7 { @Minimum clearance from DOD to {RWDMY OR RWDMY(drawing1) OR RWDUMMY_PURE5V} (overlap is not allowed) >= 1.2 um
   A = RWDMY OR RWDUMMY_PURE5V
   EXT DOD A < DOD_C_7 ABUT < 90 SINGULAR REGION
   DOD AND A
}
DOD.C.8
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.8 { @Minimum clearance from DOD to LOGO (overlap is not allowed) >= 3 um
   EXT DOD LOGO < DOD_C_8 ABUT < 90 SINGULAR REGION
   DOD AND LOGO
}
DOD.C.10
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.10 { @Minimum clearance from DOD to HVNW (overlap is not allowed) >= 10 um
   EXT DOD HVNWi < DOD_C_10 ABUT < 90 SINGULAR REGION
   DOD AND HVNWi 
}
DOD.C.11
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.11 { @Minimum clearance from DOD to HVDMY (overlap is not allowed) >= 10 um
   EXT DOD HVDMY < DOD_C_11 ABUT < 90 SINGULAR REGION
   DOD AND HVDMY
}
DOD.C.12
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.12 { @Minimum clearance from DOD to NLVT (overlap is not allowed) >= 10 um
   EXT DOD NLVTi < DOD_C_12 ABUT < 90 SINGULAR REGION
   DOD AND NLVTi
}
DOD.C.14
0 0 5 Jan  2 03:30:54 2022                     
DOD.C.14 { @Minimum clearance from DOD to {BJTDMY OR BJT4TDMY OR BJT5TDMY OR BJT7TDMY} (overlap is not allowed) >= 10 um
   A = ((BJTDUMMY OR BJT4TDMY) OR BJT5TDMY) OR BJT7TDMY
   EXT DOD A < DOD_C_14 ABUT < 90 SINGULAR REGION
   DOD AND A
}
DOD.C.17
0 0 4 Jan  2 03:30:54 2022                     
DOD.C.17 { @ Min clearance from DOD to SH_N [overlap is not allowed] >= 10 um
   EXT DOD HVSHN < DOD_C_17 ABUT < 90 SINGULAR REGION
   DOD AND HVSHN
}
DOD.E.1
0 0 3 Jan  2 03:30:54 2022                     
DOD.E.1 { @Minimum extension of NW beyond DOD >= 0.6
   ENC DOD NWELi < DOD_E_1 ABUT < 90 SINGULAR REGION
}
OD.R.1
0 0 30 Jan  2 03:30:55 2022                    
OD.R.1 { @ {OD or DOD} local density (minimum) over window 500 um x 500 um stepping OD_R_Sum >= 0.2
  D0 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP  
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D = RECTANGLE D0 == OD_R_W
  ERR1 = ( D0 NOT D ) NOT OD_EXC
  F1 = AREA ERR1 >= OD_R_A
  D1 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od25
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D2 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od50
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D3 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od75
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D4 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od100
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D5 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od125
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D6 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od150
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D7 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od175
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D8 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od200
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D9 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od225
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  ERR2 = D INTERACT (((((((((D AND D1) AND D2) AND D3) AND D4) AND D5) AND D6) AND D7) AND D8) AND D9)  
  F2 = AREA ( ERR2 NOT OD_EXC ) >= OD_R_A
  F = F1 OR F2
  DENSITY F ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP PRINT OD_R_1.density 
          [ !AREA(F) + (AREA(ODx)/AREA(CHIP_NOT_OD_EXC)) ]       
}
OD.R.2
0 0 30 Jan  2 03:30:55 2022                    
OD.R.2 { @ {OD or DOD} local density (maximum) over window 500 um x 500 um stepping OD_R_Sum <= 0.8 
  D0 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP  
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D = RECTANGLE D0 == OD_R_W
  ERR1 = ( D0 NOT D ) NOT OD_EXC
  F1 = AREA ERR1 >= OD_R_A
  D1 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od25
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D2 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od50
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D3 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od75
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D4 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od100
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D5 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od125
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D6 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od150
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D7 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od175
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D8 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od200
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D9 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od225
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  ERR2 = D INTERACT (((((((((D AND D1) AND D2) AND D3) AND D4) AND D5) AND D6) AND D7) AND D8) AND D9)
  F2 = AREA ( ERR2 NOT OD_EXC ) >= OD_R_A
  F = F1 OR F2
  DENSITY F ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP PRINT OD_R_2.density 
          [ !!AREA(F) * ((AREA(ODx)/AREA(CHIP_NOT_OD_EXC))) ]
}
DOD.R.3
0 0 4 Jan  2 03:30:55 2022                     
DOD.R.3 { @The only shapes allowed are square(or rectangular) and solid
  HOLES DOD
  NOT RECTANGLE DOD ORTHOGONAL ONLY
}
SDIO.R.1
0 0 11 Jan  2 03:30:55 2022                    
SDIO.R.1 { @ PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to NPOD inside DIODMY or DIO3TDMY or DIO4TDMY is not allowed
         @ exclude PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to PPOD inside DIODMY or DIO3TDMY or DIO4TDMY
         @ exclude PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to two or more NPOD inside DIODMY or DIO3TDMY or DIO4TDMY
         @ exclude PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to MOS OD
         @ exclude PPOD connect to PAD window
PPOD_NPOD = NET AREA RATIO PPOD_DIODE NPOD_DIODE > 0
PPOD_PAD = NET AREA RATIO PPOD_DIODE CB_mf CBD_mf UBMn_mf UBMd_mf > 0 [!!AREA(CB_mf) + !!AREA(CBD_mf) + !!AREA(UBMn_mf)+ !!AREA(UBMd_mf)]
PPOD_PPOD = NET AREA RATIO PPOD_DIODE > 1 [COUNT(PPOD_DIODE)] 
PPOD_NPOD_MORE = NET AREA RATIO PPOD_DIODE NPOD_DIODE > 1 [COUNT(NPOD_DIODE)]
PPOD_NPOD NOT (((((PPOD_PAD OR PPOD_PPOD) OR PPOD_NPOD_MORE) OR PPOD_HV_SD) OR PPOD_SD) OR DSDIO)
}
ESD.1g
0 0 11 Jan  2 03:30:55 2022                    
ESD.1g { @ Use thin oxide transistor for thin oxide power clamp and thin oxide I/O buffers; 
		 @ Use thick oxide transistor for the thick oxide Power Clamp and thick oxide I/O buffers.
		 @ DRC only flag ((MOS INTERACT OD2) INTERACT SDI) connected to (MOS NOT INTERACT OD2).
		 @ DRC will exclude D/S/G connected to PWSTRAP.
  NET AREA RATIO NSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk PTAPk > 0 
	[!!AREA(NSDk_HVMOS_SDI)*!AREA(PTAPk)*(!!AREA(NSDk_LVMOS)+!!AREA(PSDk_LVMOS)+!!AREA(LV_GATEk))] 
	RDB ESD.1g.hv_n.rep NSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk
  NET AREA RATIO PSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk PTAPk > 0
	[!!AREA(PSDk_HVMOS_SDI)*!AREA(PTAPk)*(!!AREA(NSDk_LVMOS)+!!AREA(PSDk_LVMOS)+!!AREA(LV_GATEk))]
    RDB ESD.1g.hv_p.rep PSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk
}
ESD.7g
0 0 5 Jan  2 03:30:55 2022                     
ESD.7g { @ For same type OD of the I/O buffer and Power Clamp should be surrounded by a guard-ring. 
		 @ All other type ODs should be placed outside this guard-ring.
  EPMOS NOT INSIDE NTAP_guard_ring_hole 
  ENMOS NOT INSIDE PTAP_guard_ring_hole 
}
ESD.9g
0 0 8 Jan  2 03:30:55 2022                     
ESD.9g { @ The OD area of the edge side of I/O buffer and Power Clamp should be Source or Bulk rather than Drain 
		 @ to avoid an unwanted parasitic bipolar effect or an abnormal discharge path in ESD zapping.
		 @ DRC only flag (((OD INTERACT SDI) NOT PO) INTERACT one Gate) does not connect to STRAP.
  EDGE_NSD = NSDu INTERACT EGTE == 1
  NET AREA RATIO EDGE_NSD PTAPu > 0 [!!AREA(EDGE_NSD)*!AREA(PTAPu)]
  EDGE_PSD = PSDu INTERACT EGTE == 1
  NET AREA RATIO EDGE_PSD NTAPu > 0 [!!AREA(EDGE_PSD)*!AREA(NTAPu)]
}
ESD.10g
0 0 21 Jan  2 03:30:55 2022                    
ESD.10g { @ Except the ESD device, either of the following two condition must be followed.
		  @ 1. The space of two same type ODs >= 2.4 um. 
		  @ 2. Two same type ODs should be separated by different type OD.    
          @ The same type ODs are N+OD and N+OD in the same PW, or P+OD and P+OD in the same NW, which connect to two different Pad.
  PACT_CHECK = (PACT INTERACT PSDk_CB) NOT EPMOS 
  PACT_CHECK_CB = STAMP (PACT_CHECK INTERACT PSDk_CB == 1 BY NET) BY PSDk_CB
  P1 = EXT PACT_CHECK_CB < ESD_10g ABUT < 90 SINGULAR REGION NOT CONNECTED
  PACT_CHECK_NW = STAMP (PACT_CHECK INTERACT P1) BY NWELc
  P2 = EXT PACT_CHECK_NW < ESD_10g ABUT < 90 SINGULAR REGION CONNECTED
  ESD_P3 = P1 AND P2
  (ESD_P3 NOT NTAPi) INTERACT PACT_CHECK_CB > 1 BY NET
  PACT_CHECK INTERACT PSDk_CB > 1 BY NET
  NACT_CHECK = (NACT INTERACT NSDk_CB) NOT ENMOS 
  NACT_CHECK_CB = STAMP (NACT_CHECK INTERACT NSDk_CB == 1 BY NET) BY NSDk_CB
  N1 = EXT NACT_CHECK_CB < ESD_10g ABUT < 90 SINGULAR REGION NOT CONNECTED
  NACT_CHECK_PW = STAMP (NACT_CHECK INTERACT N1) BY PWELc
  N2 = EXT NACT_CHECK_PW < ESD_10g ABUT < 90 SINGULAR REGION CONNECTED
  ESD_N3 = N1 AND N2
  (ESD_N3 NOT PTAPi) INTERACT NACT_CHECK_CB > 1 BY NET  
  NACT_CHECK INTERACT NSDk_CB > 1 BY NET
}
ESD.3g
0 0 8 Jan  2 03:30:55 2022                     
ESD.3g { @ Total finger width for 5.0V, 3.3V, 2.5V, 1.8V and 1.5V N/PMOS I/O buffer in same connection of drain >= 360
A =	NET AREA RATIO ESD_PMOS_GATE_W_EXPc >= ESD_3g
		[AREA(ESD_PMOS_GATE_W_EXPc)/GRID]
EPMOS NOT INTERACT A
B =	NET AREA RATIO ESD_NMOS_GATE_W_EXPc >= ESD_3g
		[AREA(ESD_NMOS_GATE_W_EXPc)/GRID]
(ENMOS NOT INTERACT PCL_ENMOS) NOT INTERACT B
}
ESD.5g
0 0 5 Jan  2 03:30:55 2022                     
ESD.5g { @ Total finger width for 1.8V and 1.5V NMOS power clamp in same connection of drain >= 720
    NET AREA RATIO LV_ENSD_PCL_WI_RPO_GATE_W_EXPc < ESD_5g
		[AREA(LV_ENSD_PCL_WI_RPO_GATE_W_EXPc)/GRID]
        RDB ESD.5g.rep LV_ENSD_PCL_WI_RPO_GATE_W_EXPc
}
ESD.5.1g
0 0 5 Jan  2 03:30:55 2022                     
ESD.5.1g{@Total finger width of 1.8V NMOS based fully silicided type active Power Clamp in same connection of drain. >= 2000	
  NET AREA RATIO LV_ESD_FPCL_GATE_W_EXPc < ESD_5_1g
      [AREA(LV_ESD_FPCL_GATE_W_EXPc)/GRID]
      RDB ESD.5.1g.rep LV_ESD_FPCL_GATE_W_EXPc 
}
ESD.5.2g
0 0 5 Jan  2 03:30:55 2022                     
ESD.5.2g {@Total finger width of 5V NMOS based fully silicided type active Power Clamp in same connection of drain. >= 6000
  NET AREA RATIO HV_ESD_FPCL_GATE_W_EXPc < ESD_5_2g 
      [AREA(HV_ESD_FPCL_GATE_W_EXPc)/GRID]
      RDB ESD.5.2g.rep HV_ESD_FPCL_GATE_W_EXPc
}
ESD.6g
0 0 4 Jan  2 03:30:55 2022                     
ESD.6g { @ Unit finger width of NMOS and PMOS for I/O buffer and power clamp device 15um <= width <= 60um.
  PATH LENGTH EGTE_W >0  < 15
  PATH LENGTH EGTE_W >60 < 999
}
ESD.8g
0 0 34 Jan  2 03:30:55 2022                    
ESD.8g { @ It is strictly prohitibied to butting or inserted substrat/well pickups for ESD N/PMOS.
  EAct = (EPACT OR ENACT) NOT DIO3TDMY
  DTap = NTAP OR PTAP
  EActUp3 = SIZE EAct BY 3 OUTSIDE OF DTap STEP 0.22*0.7
  D1 = DTap INTERACT EActUp3
  D1R1 = SHRINK D1 RIGHT BY 0.001
  D1R2 = D1 NOT D1R1 
  D1R3 = D1 COIN EDGE D1R2
  D1R4 = LENGTH D1R3 > 0.001
  D1R5 = EXT [D1R4] EAct < 3 ABUT < 90 OPPOSITE  
  D1L  = D1 WITH EDGE D1R5 
  D1L1 = SHRINK D1L LEFT BY 0.001
  D1L2 = D1L NOT D1L1 
  D1L3 = D1L COIN EDGE D1L2
  D1L4 = LENGTH D1L3 > 0.001
  D1L5 = EXT [D1L4] EAct < 3 ABUT < 90 OPPOSITE  
  D1X  = D1L WITH EDGE D1L5 
  D1T1 = SHRINK D1 TOP BY 0.001
  D1T2 = D1 NOT D1T1 
  D1T3 = D1 COIN EDGE D1T2
  D1T4 = LENGTH D1T3 > 0.001
  D1T5 = EXT [D1T4] EAct < 3 ABUT < 90 OPPOSITE  
  D1B  = D1 WITH EDGE D1T5 
  D1B1 = SHRINK D1B BOTTOM BY 0.001
  D1B2 = D1B NOT D1B1 
  D1B3 = D1B COIN EDGE D1B2
  D1B4 = LENGTH D1B3 > 0.001
  D1B5 = EXT [D1B4] EAct < 3 ABUT < 90 OPPOSITE  
  D1Y  = D1B WITH EDGE D1B5
  DTap2Check=D1X OR D1Y
  DTapHole = HOLES DTap2Check INNER
  DTapSuspect = DTap2Check NOT TOUCH DTapHole
  ENCLOSE RECTANGLE DTapSuspect 0.22 20
}
ESD.18g_1.8V
0 0 3 Jan  2 03:30:55 2022                     
ESD.18g_1.8V { @ Minimum 1.8V IO ESD NMOS/PMOS gate length >=0.25um
  INT LEGT < 0.25 ABUT < 90 SINGULAR REGION
}
ESD.18g_5V_NESD
0 0 3 Jan  2 03:30:55 2022                     
ESD.18g_5V_NESD { @ Minimum 5.0V IO ESD NMOS(without ESD implant)/PMOS gate length >= 0.6um
  INT HEGN2 < 0.6 ABUT<90 SINGULAR REGION
}
ESD.18g_5V_P
0 0 3 Jan  2 03:30:55 2022                     
ESD.18g_5V_P { @ Minimum 5.0V IO ESD NMOS(without ESD implant)/PMOS gate length >= 0.6um
  INT HEGP < 0.6 ABUT<90 SINGULAR REGION
}
ESD.18g_5V_WESD
0 0 3 Jan  2 03:30:55 2022                     
ESD.18g_5V_WESD { @ Minimum 5.0V IO ESD NMOS (with ESD implant) gate length >=0.9um
  INT HEGN1 < 0.9 ABUT<90 SINGULAR REGION
}
ESD.19g
0 0 5 Jan  2 03:30:55 2022                     
ESD.19g { @ NMOS and PMOS of I/O buffer should have a nonsalicide area on drain side, that is, RPO mask should
          @ block drain side of device (except contact region should keep silicided).
   ( EGTE INSIDE EPMOS ) NOT INTERACT ( EPSD INTERACT RPO )
   ( EGTE INSIDE ( ENMOS INTERACT RPO)) NOT INTERACT ( ENSD INTERACT RPO )
}
ESD.21g
0 0 12 Jan  2 03:30:55 2022                    
ESD.21g { @ For regular I/O designed by 5V, 3.3V, 2.5V, 1.8V and 1.5V NMOS (see N3 in Fig.6a)
    	  @ Minimum and maximum overlap from RPO on the drain side to the active poly gate 0.05um or 0.06um
  X = ESD2_REG_GATE NOT RPO
  ESD2_REG NOT INTERACT X
  ESD2_REG_GATE OUTSIDE RPO
  INT ESD2_REG_GATE RPO < 0.05 ABUT < 90 OPPOSITE REGION 
  ESD2_REG_GATE_RPO = ESD2_REG_GATE CUT RPO
  ESD2_REG_GATE_RPO_CH = ESD2_REG_GATE_RPO AND RPO
  A = SIZE ESD2_REG_GATE_RPO_CH BY 0.025 UNDEROVER
  INT A < 0.06 ABUT < 90 OPPOSITE REGION
  SIZE A BY 0.03 UNDEROVER
}
ESD.24g
0 0 7 Jan  2 03:30:55 2022                     
ESD.24g { @ The minimum width of RPO on drain side (X) for 5V,3.3V, 2.5V, 1.8V and 1.5V NMOS and PMOS.
    	  @ exclude 1.8V and 1.5V NMOS when used as power clamp device>=1.95um 
  X = ((ENSD_WCO OR EPSD_WCO ) AND ESD2DMY) AND RPO
  Y = EGTE COIN OUTSIDE EDGE X
  Z = RPO COIN INSIDE EDGE X 
  ENC Y Z < 1.95 ABUT < 90 REGION 
}
ESD.25g
0 0 6 Jan  2 03:30:55 2022                     
ESD.25g { @ The minimum clearance from poly edge to CO edge on source side for NMOS and PMOS (Except ESD.26g)>=0.5um
  X = ECOS AND ((ENMOS OR EPMOS ) INTERACT RPO)     
  EXT X EGTE_W < 0.5 ABUT < 90 OPPOSITE REGION
  Y = ECO AND ESD1_NCS
  EXT Y EGTE_W < 0.5 ABUT < 90 OPPOSITE REGION
}
ESD.26g
0 0 4 Jan  2 03:30:55 2022                     
ESD.26g { @ The minimum clearance of poly edge to CO edge on D/S side for 1.8V and 1.5V Unsilicided type power clamp device>=0.25um 
  X = ECO AND ( ENMOS INTERACT ENSD_PCL_WI_RPO_GATE)
  EXT X EGTE_W < 0.25 ABUT < 90 OPPOSITE REGION    
}
ESD.27g
0 0 7 Jan  2 03:30:55 2022                     
ESD.27g { @ For RPO DRC purpose,we need a dummy layers in ESD protection device.layers should cover all ESD protection devices.
          @ ESD2DMY is for the cascade NMOS in high voltage tolerant I/O designed by 3.3V/2.5V NMOS (see Fig.5b), regular IO designed by
	  @ 5V/3.3V/2.5V/1.8V/1.5V NMOS and PMOS (see Fig.6b), power clmap designed by 5V/3.3V/2.5V NMOS.
   X = EGTE CUT RPO
   ( EGTE INSIDE ( ENMOS ENCLOSE X )) NOT ESD2DMY
   ( EGTE INSIDE ( EPMOS ENCLOSE X )) NOT ESD2DMY
}
ESD.30g
0 0 4 Jan  2 03:30:55 2022                     
ESD.30g { @ For regular 1.8V I/O in NMOS region : Minumum clearance from RPO to poly spacing >=0.45um.
  EXT RPO1 EGTE1_W < 0.45 ABUT < 90 OPPOSITE REGION
  EGTE1 AND RPO1
}
ESD.32g
0 0 4 Jan  2 03:30:55 2022                     
ESD.32g { @The minimum width of RPO on drain side (X) for 1.8V NMOS and 5V/3.3V/1.8V/1.5V PMOS.>=1.5um
  Y = RPO1 INSIDE EDGE OD
  INT Y < 1.5 ABUT < 90 REGION
}
ESD.34g
0 0 4 Jan  2 03:30:55 2022                     
ESD.34g { @ 5V, 3.3V and 2.5V NMOS devices when used as power clamp devices, the RPO can fully cover the 
    	  @ uncontacted poly gate, source/drain (except contact region should keep silicided). 
  ( ENMOS INTERACT ESD1DMY ) NOT ERPOA        
}
ESD.35g
0 0 8 Jan  2 03:30:55 2022                     
ESD.35g{ @ Minimum width of RPO on drain side (X) for 5V, 3.3V and 2.5V NMOS devices when used as power clamp 
    	 @ devices. Ncs Drain is defined as (((OD INTERACT GATE) NOT PO) AND ESD1DMY) 
	 @ which not connect to PW Pickup.>=1.95um
  X = NCS_D AND RPO 
  Y = EGTE COIN OUTSIDE EDGE NCS_D
  Z = RPO COIN INSIDE EDGE X 
  ENC Y Z < 1.95 ABUT < 90 REGION 
}
ESD.37g
0 0 8 Jan  2 03:30:55 2022                     
ESD.37g { @  For RPO DRC purpose, we need a dummy layers for 5V, 3.3Vand 2.5V NMOS devices when used as power 
    	  @  clamp devices. The layers should cover all ESD protection devices.   
   X = EGTE NOT INSIDE RPO
   Y = ENMOS NOT ENCLOSE X
   Y NOT INTERACT ESD1DMY
   ESD1DMY AND GATE_PP
   ( EGTE INSIDE (ENMOS ENCLOSE ESD1_GATE)) NOT ESD1DMY // ESD1DMY should cover all EGTE in new design rule.
}
ESD.WARN.1
0 0 6 Jan  2 03:30:55 2022                     
ESD.WARN.1 { @ CO can't inserted between gate and RPO for 1.8V NMOS and all PMOS I/O pattern.
  RED  = (EPSD OR ENSD) INTERACT RPO1
  XRPO = RED NOT RPO1
  XRPG = XRPO TOUCH EGTE1
  XRPG INTERACT ECO
}
ESD.WARN.2
0 0 3 Jan  2 03:30:55 2022                     
ESD.WARN.2 { @ ESD3DMY is not allowed in 5V process.
  COPY ESD3DMY
}
ESD.WARN.4
0 0 23 Jan  2 03:30:55 2022                    
ESD.WARN.4 { @ Any pad should connect to ESD protection devices. DRC flags pads (recognized by CB and UBM) which do not connect to OD covered by SDI (58;0).
    @Exception: Sealring region, assembly region or dummy pad
   WAIVE_REGION = SEALRING_ALL OR ASS_REGION
   ESD_NSDk = NSDk AND SDI
   ESD_PSDk = PSDk AND SDI
   ESD_PTAPk = PTAPk AND SDI
   ESD_NTAPk = NTAPk AND SDI
   CB_NOT_DUMMY = CBk AND (NET AREA RATIO CBk OVER COk > 0)
   UBMn_NOT_DUMMY = UBMnk AND (NET AREA RATIO UBMnk OVER COk > 0)
   UBMd_NOT_DUMMY = UBMdk AND (NET AREA RATIO UBMdk OVER COk > 0)
   PAD_VDD_CB = NET AREA RATIO CB_NOT_DUMMY OVER VDD_CB CB_VDD_DUMMY > 0 
   PAD_IOVSS_CB = NET AREA RATIO CB_NOT_DUMMY OVER VDD_CB CB_VDD_DUMMY == 0 
   MERGE ((NET AREA RATIO PAD_VDD_CB OVER ESD_NSDk ESD_PSDk ESD_PTAPk ESD_NTAPk == 0) NOT WAIVE_REGION)
   MERGE ((NET AREA RATIO PAD_IOVSS_CB OVER ESD_NSDk ESD_PSDk ESD_PTAPk ESD_NTAPk == 0) NOT WAIVE_REGION)
   PAD_VDD_UBMn = NET AREA RATIO UBMn_NOT_DUMMY OVER VDD_UBMn UBMn_VDD_DUMMY > 0 
   PAD_IOVSS_UBMn = NET AREA RATIO UBMn_NOT_DUMMY OVER VDD_UBMn UBMn_VDD_DUMMY == 0 
   MERGE ((NET AREA RATIO PAD_VDD_UBMn OVER ESD_NSDk ESD_PSDk ESD_PTAPk ESD_NTAPk == 0) NOT WAIVE_REGION)
   MERGE ((NET AREA RATIO PAD_IOVSS_UBMn OVER ESD_NSDk ESD_PSDk ESD_PTAPk ESD_NTAPk == 0) NOT WAIVE_REGION)
   PAD_VDD_UBMd = NET AREA RATIO UBMd_NOT_DUMMY OVER VDD_UBMd UBMd_VDD_DUMMY > 0 
   PAD_IOVSS_UBMd = NET AREA RATIO UBMd_NOT_DUMMY OVER VDD_UBMd UBMd_VDD_DUMMY == 0 
   MERGE ((NET AREA RATIO PAD_VDD_UBMd OVER ESD_NSDk ESD_PSDk ESD_PTAPk ESD_NTAPk == 0) NOT WAIVE_REGION)
   MERGE ((NET AREA RATIO PAD_IOVSS_UBMd OVER ESD_NSDk ESD_PSDk ESD_PTAPk ESD_NTAPk == 0) NOT WAIVE_REGION)
}
ESD.WARN.5
0 0 4 Jan  2 03:30:55 2022                     
ESD.WARN.5 { @ SDI encloure of LV ACTIVE >= 0
    LV_ACT = DACT OUTSIDE HVDMY
    (LV_ACT INTERACT SDI) NOT SDI
}
ESD.40
0 0 6 Jan  2 03:30:55 2022                     
ESD.40 { @ It is not allowed to use Unsilicided OD resistors or NW resistors connected to IO PAD
		 @ DRC will use (1) {((RPDMY OR DPDMY(drawing1)) AND (OD NOT INTERACT PO)) AND RPO} to recognize Unsilicided OD resistor
		 @ (2) {(RWDMY OR RWDMY(drawing1)) INTERACT NW} to recognize NW resistor.
         COPY NWRTk_IOPAD_ALL 
         COPY ODRTk_IOPAD_ALL
}
ESD.W.1
0 0 3 Jan  2 03:30:55 2022                     
ESD.W.1{ @ Minimum esd width < 0.6
  INT ESD < 0.6 SINGULAR ABUT < 90 REGION
}
ESD.S.1
0 0 3 Jan  2 03:30:55 2022                     
ESD.S.1{ @ Minimum esd space < 0.6
  EXT ESD < 0.6 ABUT < 90 REGION
}
ESD.S.2
0 0 7 Jan  2 03:30:55 2022                     
ESD.S.2{ @ Minimum space between ESD and NP or PP < 0.3
  EXT ESD PP < 0.3 ABUT >0<90 SINGULAR REGION
  EXT ESD NP < 0.3 ABUT <90 SINGULAR REGION
  X = EXT ESD [PP] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT NPOD
}
ESD.C.1
0 0 3 Jan  2 03:30:55 2022                     
ESD.C.1{ @ Minimum clearance from an ESD to an NP OD < 0.6
  EXT ESD NPOD < 0.6 SINGULAR ABUT < 90 REGION
}
ESD.C.2
0 0 4 Jan  2 03:30:55 2022                     
ESD.C.2{ @ Minimum clearance from an ESD to a N-ch PO gate < 0.45
  ENC GATE_W ESD < 0.45 ABUT REGION
  ALL_GATE CUT ESD    
}
ESD.O.1
0 0 3 Jan  2 03:30:55 2022                     
ESD.O.1{ @ Minimum overlap from an ESD edge to an OD region < 0.45
  INT ESD OD < 0.45 SINGULAR ABUT>0 <90 REGION 
}
ESD.C.4
0 0 4 Jan  2 03:30:55 2022                     
ESD.C.4 { @ Min. space from ESD to ESD OD < 0.6
  X = NPOD INTERACT ESD
  EXT ESD X < 0.6 ABUT <90 SINGULAR REGION
}
ESD.E.1
0 0 4 Jan  2 03:30:55 2022                     
ESD.E.1{ @ Minimum extension of an ESD region beyond an ESD OD < 0.25
  ENC OD ESD < 0.25 SINGULAR ABUT < 90 REGION
  ESD INSIDE OD
}
ESD.R.1
0 0 4 Jan  2 03:30:55 2022                     
ESD.R.1 { @ ESD and PP not allowed on same POLY region
  A = ESD AND POLY
  A AND PP
}
LUP.1g
0 0 5 Jan  2 03:30:56 2022                     
LUP.1g {@ Any N+Active or an N+Active cluster connected to an I/O pad must be surrounded by a P+ guard-ring.
@ Any P+Active or a P+Active cluster connected to an I/O pad must be surrounded by a N+ guard-ring
   POST_DRIVER_NACT NOT INSIDE PTAP_guard_ring_hole  
   POST_DRIVER_PACT NOT INSIDE NTAP_guard_ring_hole 
}
LUP.2g
0 0 7 Jan  2 03:30:56 2022                     
LUP.2g {@ Within 20 um space from the MOS connected to an I/O pad, a P+ guard-ring is required to surround an NMOS or an NMOS cluster. And an N+ guard-ring is required to surround a PMOS or a PMOS cluster.
  X = EXT POST_DRIVER_PMOS_NW BESIDE_POST_DRIVER_NMOS_RW < LUP_2_S ABUT < 90 SINGULAR REGION CONNECTED
  Y = EXT POST_DRIVER_PMOS_NWi BESIDE_POST_DRIVER_NMOS_RWi < LUP_2_S ABUT < 90 SINGULAR REGION NOT CONNECTED
  BESIDE_POST_DRIVER_NMOS_waive = (BESIDE_POST_DRIVER_NMOS_RWi NOT INTERACT X) NOT INTERACT Y
  (BESIDE_POST_DRIVER_NMOS NOT BESIDE_POST_DRIVER_NMOS_waive) NOT INSIDE PTAP_guard_ring_hole
   BESIDE_POST_DRIVER_PMOS NOT INSIDE NTAP_guard_ring_hole
}
LUP.3.1g_1.8V
0 0 5 Jan  2 03:30:56 2022                     
LUP.3.1g_1.8V {@ For the N/PMOS which connects to an I/O pad, space between the NMOS and the 1.8V PMOS.Except the NMOS is enclosed by a DNW and the NW of the checked PMOS is not interacted to the DNW. >= 4 um
  EXT POST_DRIVER_PMOS_NW_LV POST_DRIVER_NMOS_PW < LUP_3_1 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_PMOS_NW_LV POST_DRIVER_NMOS_RW < LUP_3_1 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_PMOS_NWi_LV POST_DRIVER_NMOS_RWi < LUP_3_1 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
LUP.3.4g_5V
0 0 11 Jan  2 03:30:56 2022                    
LUP.3.4g_5V {@ For the 5V N/PMOS which connects to an I/O pad directly, space between the 1.8V NMOS and the 5V/1.8V PMOS, space between the 1.8V PMOS and the 5V/1.8V NMOS, Except the NMOS is enclosed by a NBL and the NW of the checked PMOS is not interacted to the NBL.  >= 23 um
  EXT POST_DRIVER_NMOS_PW_50V POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_PW_50V POST_DRIVER_PMOS_NW_LV  < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_PW_LV  POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_RW_50V POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NMOS_RW_50V POST_DRIVER_PMOS_NW_LV  < LUP_3_4 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NMOS_RW_LV  POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NMOS_RWi_50V POST_DRIVER_PMOS_NWi_50V < LUP_3_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT POST_DRIVER_NMOS_RWi_50V POST_DRIVER_PMOS_NWi_LV  < LUP_3_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT POST_DRIVER_NMOS_RWi_LV  POST_DRIVER_PMOS_NWi_50V < LUP_3_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
LUP.4g
0 0 14 Jan  2 03:30:56 2022                    
LUP.4g {@ Width of the N+ guard-ring, P+ guard-ring, N+ STRAP and P+ STRAP for the Active connected to an I/O pad, and also MOS within 20um space from the MOS connected to an I/O pad. >= 0.42 um
  PTAP_guard_ring_holex = PTAP_guard_ring_hole ENCLOSE (POST_DRIVER_NACT OR BESIDE_POST_DRIVER_NMOS)
  NTAP_guard_ring_holex = NTAP_guard_ring_hole ENCLOSE (POST_DRIVER_PACT OR BESIDE_POST_DRIVER_PMOS)
  PTAP_guard_ring_wide = (PTAPi TOUCH PTAP_guard_ring_holex) WITH WIDTH >= LUP_4
  NTAP_guard_ring_wide = (NTAPi TOUCH NTAP_guard_ring_holex) WITH WIDTH >= LUP_4
  PTAP_guard_ring_wide_hole = (HOLES PTAP_guard_ring_wide INNER) INSIDE PWELi
  NTAP_guard_ring_wide_hole = (HOLES NTAP_guard_ring_wide INNER) INSIDE NWELi
  PTAP_guard_ring_hole_check = PTAP_guard_ring_holex NOT INSIDE PTAP_guard_ring_wide_hole
  NTAP_guard_ring_hole_check = NTAP_guard_ring_holex NOT INSIDE NTAP_guard_ring_wide_hole
  PTAP_guard_ring_check = PTAPi COIN OUTSIDE EDGE PTAP_guard_ring_hole_check
  NTAP_guard_ring_check = NTAPi COIN OUTSIDE EDGE NTAP_guard_ring_hole_check
  INT PTAP_guard_ring_check PTAPi < LUP_4 ABUT < 90 REGION
  INT NTAP_guard_ring_check NTAPi < LUP_4 ABUT < 90 REGION
}
LUP.5.1g_1.8V
0 0 10 Jan  2 03:30:56 2022                    
LUP.5.1g_1.8V {@ Minimum space >= 4 um
               @ 1. between 1.8V-1.5V NMOS which connects to the IO pad and the the PMOS in the internal circuit 
               @ 2. between 1.8V-1.5V PMOS which connects to the IO pad and the the NMOS in the internal circuit  
   EXT POST_DRIVER_PMOS_NW_LV BESIDE_POST_DRIVER_NMOS_PW  < LUP_5_1  ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_PMOS_NW_LV BESIDE_POST_DRIVER_NMOS_RW  < LUP_5_1  ABUT <90 SINGULAR REGION CONNECTED
   EXT POST_DRIVER_PMOS_NWi_LV BESIDE_POST_DRIVER_NMOS_RWi < LUP_5_1  ABUT <90 SINGULAR REGION NOT CONNECTED
   EXT POST_DRIVER_NMOS_PW_LV BESIDE_POST_DRIVER_PMOS_NW  < LUP_5_1 ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_NMOS_RW_LV BESIDE_POST_DRIVER_PMOS_NW  < LUP_5_1 ABUT <90 SINGULAR REGION CONNECTED
   EXT POST_DRIVER_NMOS_RWi_LV BESIDE_POST_DRIVER_PMOS_NWi  < LUP_5_1 ABUT <90 SINGULAR REGION NOT CONNECTED
}
LUP.5.4g_5V
0 0 10 Jan  2 03:30:56 2022                    
LUP.5.4g_5V {@ Minimum space >= 23 um
@ 1. between 5V NMOS which connects to the IO pad and the the PMOS in the internal circuit 
@ 2. between 5V PMOS which connects to the IO pad and the the NMOS in the internal circuit
   EXT POST_DRIVER_PMOS_NW_50V BESIDE_POST_DRIVER_NMOS_PW_1  < LUP_5_4  ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_PMOS_NW_50V BESIDE_POST_DRIVER_NMOS_RW_1  < LUP_5_4  ABUT <90 SINGULAR REGION CONNECTED
   EXT POST_DRIVER_PMOS_NWi_50V BESIDE_POST_DRIVER_NMOS_RWi_1 < LUP_5_4  ABUT <90 SINGULAR REGION NOT CONNECTED
   EXT POST_DRIVER_NMOS_PW_50V BESIDE_POST_DRIVER_PMOS_NW_1  < LUP_5_4 ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_NMOS_RW_50V BESIDE_POST_DRIVER_PMOS_NW_1  < LUP_5_4 ABUT <90 SINGULAR REGION CONNECTED
   EXT POST_DRIVER_NMOS_RWi_50V BESIDE_POST_DRIVER_PMOS_NWi_1  < LUP_5_4 ABUT <90 SINGULAR REGION NOT CONNECTED
}
LUP.6
0 0 8 Jan  2 03:30:57 2022                     
LUP.6 { @ Any point inside NMOS source/drain space to the nearest PW STRAP in the same PW <= 30 um
        @ Any point inside PMOS source/drain space to the nearest NW STRAP in the same NW <= 30 um
	@ In SRAM bit cell region, the rule is relaxed to 40 um    
  (PACT_CHECK_NON_SRAM NOT NSTP_OS) NOT (MTP_2T2C AND MCEL)
  (PACT_CHECK_SRAM NOT (NSTP_OS OR NSTP_OS_SRAM)) NOT (MTP_2T2C AND MCEL)
  (NACT_CHECK_NON_SRAM NOT PSTP_OS) NOT (MTP_2T2C AND MCEL)
  (NACT_CHECK_SRAM NOT (PSTP_OS OR PSTP_OS_SRAM)) NOT (MTP_2T2C AND MCEL)
}
LUP.2.2g
0 0 9 Jan  2 03:30:57 2022                     
LUP.2.2g {@For Area I/O: Within 30 um space from the MOS connected to an I/O pad, 
    @a P+ guard-ring is required to surround an NMOS or an NMOS cluster. And an N+ guard-ring is required to surround a PMOS or a PMOS cluster. 
    @When the NMOS is enclosed by a NBL, and the NW of the checked PMOS does not interact with the NBL, and 
    @The voltage of the SH_N INTERACT NBL is larger the voltage of the NW of the checked PMOS. However, DRC can waive the same connection.
   X = BESIDE_POST_DRIVER_NMOS_RWi INTERACT POST_DRIVER_NMOS_NBL_WAIVE
   Y = NET AREA RATIO X BESIDE_POST_DRIVER_PMOS_NWi > 0
   (BESIDE_POST_DRIVER_NMOS_2 NOT Y) NOT INSIDE PTAP_guard_ring_hole
   BESIDE_POST_DRIVER_PMOS_2 NOT INSIDE NTAP_guard_ring_hole
}
LUP.10g__LUP.13g
0 0 15 Jan  2 03:30:57 2022                    
LUP.10g__LUP.13g { @ For Area I/O, within 30~150 um from OD injector (covered by LUPWDMY_2 or turn on ALL_AREA_IO switch)
@ Any point inside NMOS source/drain space to the nearest PW STRAP in the same PW <= 15 um
@ Any point inside PMOS source/drain space to the nearest NW STRAP in the same NW <= 15 um
  TRIGGER_SOURCE  = OD_INJECTOR NOT OUTSIDE LUPWDMY_2
  CORE_LOGIC_NACT = (NACT_CHECK NOT TRIGGER_SOURCE) NOT INSIDE PTAP_guard_ring_hole
  CORE_LOGIC_PACT = (PACT_CHECK NOT TRIGGER_SOURCE) NOT INSIDE NTAP_guard_ring_hole
  NACT_LUP_pre = CORE_LOGIC_NACT NOT OUTSIDE (SIZE TRIGGER_SOURCE BY LUP_10)
  PACT_LUP_pre = CORE_LOGIC_PACT NOT OUTSIDE (SIZE TRIGGER_SOURCE BY LUP_10)
  NACT_LUP = NACT_LUP_pre OUTSIDE (SIZE TRIGGER_SOURCE BY LUP_2_2g)
  PACT_LUP = PACT_LUP_pre OUTSIDE (SIZE TRIGGER_SOURCE BY LUP_2_2g)
  PSTP_OS = SIZE PPUi BY LUP_13 INSIDE OF PWELi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
  NACT_LUP NOT PSTP_OS
  NSTP_OS = SIZE NPUi BY LUP_13 INSIDE OF NWELi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
  PACT_LUP NOT NSTP_OS
}
LUP.14g
0 0 18 Jan  2 03:30:57 2022                    
LUP.14g { @ For Area I/O, width of picup ring and guard rings for the OD injector >= 0.42
  AREA_IO_NACT = NPOD_INJECTOR NOT OUTSIDE LUPWDMY_2
  AREA_IO_PACT = PPOD_INJECTOR NOT OUTSIDE LUPWDMY_2
  AREA_IO_NACT NOT INSIDE PTAP_guard_ring_hole
  AREA_IO_PACT NOT INSIDE NTAP_guard_ring_hole
  PTAP_guard_ring_2nd = ((HOLES PTAPi INNER) INTERACT AREA_IO_PACT) NOT INTERACT NACT
  NTAP_guard_ring_2nd = ((HOLES NTAPi INNER) INTERACT AREA_IO_NACT) NOT INTERACT PACT
  AREA_IO_NACT NOT INSIDE NTAP_guard_ring_2nd
  AREA_IO_PACT NOT INSIDE PTAP_guard_ring_2nd
  PTAP_guard_ring_hole_edge = PTAPi COIN OUTSIDE EDGE (PTAP_guard_ring_hole INTERACT AREA_IO_NACT)
  NTAP_guard_ring_hole_edge = NTAPi COIN OUTSIDE EDGE (NTAP_guard_ring_hole INTERACT AREA_IO_PACT)
  INT PTAP_guard_ring_hole_edge PTAPi < LUP_14 ABUT < 90 REGION
  INT NTAP_guard_ring_hole_edge NTAPi < LUP_14 ABUT < 90 REGION
  PTAP_guard_ring_2nd_edge = PTAPi COIN OUTSIDE EDGE PTAP_guard_ring_2nd
  NTAP_guard_ring_2nd_edge = NTAPi COIN OUTSIDE EDGE NTAP_guard_ring_2nd
  INT PTAP_guard_ring_2nd_edge PTAPi < LUP_14 ABUT < 90 REGION
  INT NTAP_guard_ring_2nd_edge NTAPi < LUP_14 ABUT < 90 REGION
}
HVLUP.W.1_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.1_HVDMY_45_GB { @ min width of N+ HV LUP isolation ring of High side I/O HV HV PMOS >= 3
     POST_DRIVER_ACT_HVP_HS_HVDMY_45_GB NOT INSIDE NPOD_ISO_LUP_H_HVDMY_45_GB
}
HVLUP.W.1_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.1_HVDMY_36_GB { @ min width of N+ HV LUP isolation ring of High side I/O HV HV PMOS >= 3
     POST_DRIVER_ACT_HVP_HS_HVDMY_36_GB NOT INSIDE NPOD_ISO_LUP_H_HVDMY_36_GB
}
HVLUP.W.1_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.1_HVDMY_29_GA { @ min width of N+ HV LUP isolation ring of High side I/O HV HV PMOS >= 2.5
     POST_DRIVER_ACT_HVP_HS_HVDMY_29_GA NOT INSIDE NPOD_ISO_LUP_H_HVDMY_29_GA
}
HVLUP.W.1_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.1_HVDMY_24_20_16_12_9_6_GA { @ min width of N+ HV LUP isolation ring of High side I/O HV HV PMOS >= 2
     POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_9_6_GA NOT INSIDE NPOD_ISO_LUP_H_HVDMY_24_20_16_12_9_6_GA
}
HVLUP.W.1_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.1_HVDMY_5_GA { @ min width of N+ HV LUP isolation ring of High side I/O HV HV PMOS >= 0.42
     POST_DRIVER_ACT_HVP_HS_HVDMY_5_GA NOT INSIDE NPOD_ISO_LUP_H_HVDMY_5_GA
}
HVLUP.W.2_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.2_HVDMY_45_GB { @ min width of P+ HV LUP guard ring of High-side I/O HV PMOS >= 3
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_45_GB) NOT INSIDE PPOD_GR_H_HVDMY_45_GB
}
HVLUP.W.2_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.2_HVDMY_36_GB { @ min width of P+ HV LUP guard ring of High-side I/O HV PMOS >= 3
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_36_GB) NOT INSIDE PPOD_GR_H_HVDMY_36_GB
}
HVLUP.W.2_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.2_HVDMY_29_GA { @ min width of P+ HV LUP guard ring of High-side I/O HV PMOS >= 2.5
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_29_GA) NOT INSIDE PPOD_GR_H_HVDMY_29_GA
}
HVLUP.W.2_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.2_HVDMY_24_20_16_12_9_6_GA { @ min width of P+ HV LUP guard ring of High-side I/O HV PMOS >= 2
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_24_20_16_12_9_6_GA) NOT INSIDE PPOD_GR_H_HVDMY_24_20_16_12_9_6_GA
}
HVLUP.W.2_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.2_HVDMY_5_GA { @ min width of P+ HV LUP guard ring of High-side I/O HV PMOS >= 0.42
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_5_GA) NOT INSIDE PPOD_GR_H_HVDMY_5_GA
}
HVLUP.W.3_HVDMY_45_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.W.3_HVDMY_45_GB { @ Min width of N+ HV LUP guard ring of Low-side I/O HV device(except Fully-isolated Low-side I/O HVNMOS) >= 3
					   @ (N+ HVLUP guard ring is an additional ring for Low-side I/O HV device)
	POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_NONFULL NOT INSIDE NPOD_GR_H_L_HVDMY_45_GB
	POST_DRIVER_ACT_HVP_LS_HVDMY_45_GB NOT INSIDE NPOD_GR_H_L_HVDMY_45_GB
}
HVLUP.W.3_HVDMY_36_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.W.3_HVDMY_36_GB { @ Min width of N+ HV LUP guard ring of Low-side I/O HV device(except Fully-isolated Low-side I/O HVNMOS) >= 3
					   @ (N+ HVLUP guard ring is an additional ring for Low-side I/O HV device)
	POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_NONFULL NOT INSIDE NPOD_GR_H_L_HVDMY_36_GB
	POST_DRIVER_ACT_HVP_LS_HVDMY_36_GB NOT INSIDE NPOD_GR_H_L_HVDMY_36_GB
}
HVLUP.W.3_HVDMY_29_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.W.3_HVDMY_29_GA { @ Min width of N+ HV LUP guard ring of Low-side I/O HV device(except Fully-isolated Low-side I/O HVNMOS) >= 2.5
					   @ (N+ HVLUP guard ring is an additional ring for Low-side I/O HV device)
	POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_NONFULL NOT INSIDE NPOD_GR_H_L_HVDMY_29_GA
	POST_DRIVER_ACT_HVP_LS_HVDMY_29_GA NOT INSIDE NPOD_GR_H_L_HVDMY_29_GA
}
HVLUP.W.3_HVDMY_24_20_16_12_9_6_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.W.3_HVDMY_24_20_16_12_9_6_GA { @ Min width of N+ HV LUP guard ring of Low-side I/O HV device(except Fully-isolated Low-side I/O HVNMOS) >= 2
					   @ (N+ HVLUP guard ring is an additional ring for Low-side I/O HV device)
	POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_NONFULL NOT INSIDE NPOD_GR_H_L_HVDMY_24_20_16_12_9_6_GA
	POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_9_6_GA NOT INSIDE NPOD_GR_H_L_HVDMY_24_20_16_12_9_6_GA
}
HVLUP.W.3_HVDMY_5_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.W.3_HVDMY_5_GA { @ Min width of N+ HV LUP guard ring of Low-side I/O HV device(except Fully-isolated Low-side I/O HVNMOS) >= 0.42
					   @ (N+ HVLUP guard ring is an additional ring for Low-side I/O HV device)
	POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_NONFULL NOT INSIDE NPOD_GR_H_L_HVDMY_5_GA
	POST_DRIVER_ACT_HVP_LS_HVDMY_5_GA NOT INSIDE NPOD_GR_H_L_HVDMY_5_GA
}
HVLUP.W.4_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4_HVDMY_45_GB { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 3
	POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_45_GB
}
HVLUP.W.4_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4_HVDMY_36_GB { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 3
	POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_36_GB
}
HVLUP.W.4_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4_HVDMY_29_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 2.5
	POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_29_GA
}
HVLUP.W.4_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4_HVDMY_24_20_16_12_9_6_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 2
	POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_24_20_16_12_9_6_GA
}
HVLUP.W.4_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4_HVDMY_5_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 0.42
	POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_5_GA
}
HVLUP.W.4.1_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4.1_HVDMY_45_GB { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 3
	POST_DRIVER_ACT_HVP_LS_HVDMY_45_GB NOT INSIDE PPOD_ISO_H_LS_HVDMY_45_GB
}
HVLUP.W.4.1_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4.1_HVDMY_36_GB { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 3
	POST_DRIVER_ACT_HVP_LS_HVDMY_36_GB NOT INSIDE PPOD_ISO_H_LS_HVDMY_36_GB
}
HVLUP.W.4.1_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4.1_HVDMY_29_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 2.5
	POST_DRIVER_ACT_HVP_LS_HVDMY_29_GA NOT INSIDE PPOD_ISO_H_LS_HVDMY_29_GA
}
HVLUP.W.4.1_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4.1_HVDMY_24_20_16_12_9_6_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 2
	POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_9_6_GA NOT INSIDE PPOD_ISO_H_LS_HVDMY_24_20_16_12_9_6_GA
}
HVLUP.W.4.1_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.4.1_HVDMY_5_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 0.42
	POST_DRIVER_ACT_HVP_LS_HVDMY_5_GA NOT INSIDE PPOD_ISO_H_LS_HVDMY_5_GA
}
HVLUP.W.5_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.5_HVDMY_45_GB { @ min width of SH_N pickup ring of high-side I/O HVNMOS or High-side HVESD BJT >= 3
     INT HVNW_NPOD_ISO_HS_R_HVDMY_45_GB_C < HVLUP_W_5_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.5_HVDMY_36_GB { @ min width of SH_N pickup ring of high-side I/O HVNMOS or High-side HVESD BJT >= 3
     INT HVNW_NPOD_ISO_HS_R_HVDMY_36_GB_C < HVLUP_W_5_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.5_HVDMY_29_GA { @ min width of SH_N pickup ring of high-side I/O HVNMOS or High-side HVESD BJT >= 2.5
     INT HVNW_NPOD_ISO_HS_R_HVDMY_29_GA_C < HVLUP_W_5_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.5_HVDMY_24_20_16_12_9_6_GA { @ min width of SH_N pickup ring of high-side I/O HVNMOS or High-side HVESD BJT >= 2
     INT HVNW_NPOD_ISO_HS_R_HVDMY_24_20_16_12_9_6_GA_C < HVLUP_W_5_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.5_HVDMY_5_GA { @ min width of SH_N pickup ring of high-side I/O HVNMOS or High-side HVESD BJT >= 0.42
     INT HVNW_NPOD_ISO_HS_R_HVDMY_5_GA_C < HVLUP_W_5_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.6_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.6_HVDMY_45_GB { @ min width of P+ HV LUP guard ring of High-side I/O HVNMOS OR High-side I/O HVESD BJT >= 3
     POST_DRIVER_ACT_HVN_HS_HVDMY_45_GB NOT INSIDE PPOD_GR_H_HVDMY_45_GB
}
HVLUP.W.6_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.6_HVDMY_36_GB { @ min width of P+ HV LUP guard ring of High-side I/O HVNMOS OR High-side I/O HVESD BJT >= 3
     POST_DRIVER_ACT_HVN_HS_HVDMY_36_GB NOT INSIDE PPOD_GR_H_HVDMY_36_GB
}
HVLUP.W.6_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.6_HVDMY_29_GA { @ min width of P+ HV LUP guard ring of High-side I/O HVNMOS OR High-side I/O HVESD BJT >= 2.5
     POST_DRIVER_ACT_HVN_HS_HVDMY_29_GA NOT INSIDE PPOD_GR_H_HVDMY_29_GA
}
HVLUP.W.6_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.6_HVDMY_24_20_16_12_9_6_GA { @ min width of P+ HV LUP guard ring of High-side I/O HVNMOS OR High-side I/O HVESD BJT >= 2
     POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_9_6_GA NOT INSIDE PPOD_GR_H_HVDMY_24_20_16_12_9_6_GA
}
HVLUP.W.6_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.6_HVDMY_5_GA { @ min width of P+ HV LUP guard ring of High-side I/O HVNMOS OR High-side I/O HVESD BJT >= 0.42
     POST_DRIVER_ACT_HVN_HS_HVDMY_5_GA NOT INSIDE PPOD_GR_H_HVDMY_5_GA
}
HVLUP.W.7_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.7_HVDMY_45_GB { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 3.5
    INT HVNP_STRAP_HVDMY_45_GB < HVLUP_W_7_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.7_HVDMY_36_GB { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 3.5
    INT HVNP_STRAP_HVDMY_36_GB < HVLUP_W_7_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.7_HVDMY_29_GA { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 3
    INT HVNP_STRAP_HVDMY_29_GA < HVLUP_W_7_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.7_HVDMY_24_20_16_12_9_6_GA { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 3
    INT HVNP_STRAP_HVDMY_24_20_16_12_9_6_GA < HVLUP_W_7_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.7_HVDMY_5_GA { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 3
    INT HVNP_STRAP_HVDMY_5_GA < HVLUP_W_7_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.8_HVDMY_45_GB { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 3.5 
    INT HVPP_STRAP_HVDMY_45_GB  < HVLUP_W_8_HVDMY_45_GB  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.8_HVDMY_36_GB { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 3.5 
    INT HVPP_STRAP_HVDMY_36_GB  < HVLUP_W_8_HVDMY_36_GB  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.8_HVDMY_29_GA { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 3 
    INT HVPP_STRAP_HVDMY_29_GA  < HVLUP_W_8_HVDMY_29_GA  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.8_HVDMY_24_20_16_12_9_6_GA { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 3 
    INT HVPP_STRAP_HVDMY_24_20_16_12_9_6_GA  < HVLUP_W_8_HVDMY_24_20_16_12_9_6_GA  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.W.8_HVDMY_5_GA { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 3 
    INT HVPP_STRAP_HVDMY_5_GA  < HVLUP_W_8_HVDMY_5_GA  ABUT < 90 SINGULAR REGION
}
HVLUP.W.9_HVDMY_24_20_16_12_9_6_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.W.9_HVDMY_24_20_16_12_9_6_GA { @ min width of P+ HVLUP bulk ring of fully iso Low-side I/O HV N+ active >= 2
    INT PPOD_BULK_R_FULL_HVDMY_24_20_16_12_9_6_GA < HVLUP_W_9_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
    POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_FULL NOT INSIDE PPOD_BULK_H_FULL_HVDMY_24_20_16_12_9_6_GA 
}
HVLUP.W.10_HVDMY_24_20_16_12_9_6_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.W.10_HVDMY_24_20_16_12_9_6_GA { @ min width of HVNW pickup ring of fully iso Low-side I/O HV N+ active >= 2
	A = (HOLES HVNW_NPOD_ISO_LS_R_HVDMY_24_20_16_12_9_6_GA_C INNER) ENCLOSE POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_FULL
	B = HVNW_NPOD_ISO_LS_R_HVDMY_24_20_16_12_9_6_GA_C TOUCH A
    INT B < HVLUP_W_10_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.W.9_HVDMY_5_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.W.9_HVDMY_5_GA { @ min width of P+ HVLUP bulk ring of fully iso Low-side I/O HV N+ active >= 0.42
    INT PPOD_BULK_R_FULL_HVDMY_5_GA < HVLUP_W_9_HVDMY_5_GA ABUT < 90 SINGULAR REGION
    POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_FULL NOT INSIDE PPOD_BULK_H_FULL_HVDMY_5_GA 
}
HVLUP.W.10_HVDMY_5_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.W.10_HVDMY_5_GA { @ min width of HVNW pickup ring of fully iso Low-side I/O HV N+ active >= 0.42
	A = (HOLES HVNW_NPOD_ISO_LS_R_HVDMY_5_GA_C INNER) ENCLOSE POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_FULL
	B = HVNW_NPOD_ISO_LS_R_HVDMY_5_GA_C TOUCH A
    INT B < HVLUP_W_10_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.W.11_HVDMY_45_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.W.11_HVDMY_45_GB { @ Min width of P+ SH_P isolation ring >= 0.42
    INT PPOD_ISO_OUT_R_HVDMY_45_GB < HVLUP_W_11_HVDMY_45_GB ABUT < 90 SINGULAR REGION
	POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB NOT INSIDE PPOD_ISO_OUT_H_HVDMY_45_GB
}
HVLUP.W.11_HVDMY_36_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.W.11_HVDMY_36_GB { @ Min width of P+ SH_P isolation ring >= 0.42
    INT PPOD_ISO_OUT_R_HVDMY_36_GB < HVLUP_W_11_HVDMY_36_GB ABUT < 90 SINGULAR REGION
	POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB NOT INSIDE PPOD_ISO_OUT_H_HVDMY_36_GB
}
HVLUP.W.11_HVDMY_29_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.W.11_HVDMY_29_GA { @ Min width of P+ SH_P isolation ring >= 0.42
    INT PPOD_ISO_OUT_R_HVDMY_29_GA < HVLUP_W_11_HVDMY_29_GA ABUT < 90 SINGULAR REGION
	POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA NOT INSIDE PPOD_ISO_OUT_H_HVDMY_29_GA
}
HVLUP.W.11_HVDMY_24_20_16_12_9_6_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.W.11_HVDMY_24_20_16_12_9_6_GA { @ Min width of P+ SH_P isolation ring >= 0.42
    INT PPOD_ISO_OUT_R_HVDMY_24_20_16_12_9_6_GA < HVLUP_W_11_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
	POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA NOT INSIDE PPOD_ISO_OUT_H_HVDMY_24_20_16_12_9_6_GA
}
HVLUP.W.11_HVDMY_5_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.W.11_HVDMY_5_GA { @ Min width of P+ SH_P isolation ring >= 0.42
    INT PPOD_ISO_OUT_R_HVDMY_5_GA < HVLUP_W_11_HVDMY_5_GA ABUT < 90 SINGULAR REGION
	POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA NOT INSIDE PPOD_ISO_OUT_H_HVDMY_5_GA
}
HVLUP.C.1
0 0 8 Jan  2 03:30:57 2022                     
HVLUP.C.1 { @ min clearance from SH_N of the (N+ HVLUP isolation ring or N+ HVLUP guard ring) to LVMOS without pickup ring or NBL isolation ring>= 200 
            @ WIthin this rule, all LV devices should be surrounded by their own guard ring.
    A1 = NACT_LV NOT INSIDE (PTAP_guard_ring_hole OR NBL_ISO_HOLE)
    A2 = PACT_LV NOT INSIDE (NTAP_guard_ring_hole OR NBL_ISO_HOLE)
    A = A1 OR A2
	B = HVSHN INTERACT ((NPOD_ISO_LUP_R OR NPOD_GR_R) OR HVNW_NPOD_ISO_R)
    EXT B A < HVLUP_C_1  ABUT < 90 SINGULAR REGION
}
HVLUP.C.2_HVDMY_45_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.2_HVDMY_45_GB { @ Min clearance from HVSHN pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 70
                       @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_45_GB HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_45_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_NONFULL < HVLUP_C_2_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.2_HVDMY_36_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.2_HVDMY_36_GB { @ Min clearance from HVSHN pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 60
                       @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_36_GB HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_36_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_NONFULL < HVLUP_C_2_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.2_HVDMY_29_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.2_HVDMY_29_GA { @ Min clearance from HVSHN pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 36
                       @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_29_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_29_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_NONFULL < HVLUP_C_2_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.2_HVDMY_24_20_16_12_9_6_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.2_HVDMY_24_20_16_12_9_6_GA { @ Min clearance from HVSHN pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 30
                       @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_9_6_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_NONFULL < HVLUP_C_2_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.2_HVDMY_5_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.2_HVDMY_5_GA { @ Min clearance from HVSHN pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 10
                       @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_NONFULL < HVLUP_C_2_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.3_HVDMY_45_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.3_HVDMY_45_GB { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 70
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_45_GB HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_45_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_FULL < HVLUP_C_3_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.3_HVDMY_36_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.3_HVDMY_36_GB { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 60
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_36_GB HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_36_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_FULL < HVLUP_C_3_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.3_HVDMY_29_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.3_HVDMY_29_GA { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 36
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_29_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_29_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_FULL < HVLUP_C_3_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.3_HVDMY_24_20_16_12_9_6_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.3_HVDMY_24_20_16_12_9_6_GA { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 30
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_9_6_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_FULL < HVLUP_C_3_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.3_HVDMY_5_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.3_HVDMY_5_GA { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 10
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_FULL < HVLUP_C_3_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_45_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.4_HVDMY_45_GB { @ Min clearance from HVSHN of HVSHN pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >=70
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_45_GB HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_4_HVDMY_45_GB ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_NONFULL < HVLUP_C_4_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_36_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.4_HVDMY_36_GB { @ Min clearance from HVSHN of HVSHN pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >=60
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_36_GB HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_4_HVDMY_36_GB ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_NONFULL < HVLUP_C_4_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_29_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.4_HVDMY_29_GA { @ Min clearance from HVSHN of HVSHN pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >=36
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_29_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_4_HVDMY_29_GA ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_NONFULL < HVLUP_C_4_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_24_20_16_12_9_6_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.4_HVDMY_24_20_16_12_9_6_GA { @ Min clearance from HVSHN of HVSHN pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >=30
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_9_6_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_4_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_NONFULL < HVLUP_C_4_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_5_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.4_HVDMY_5_GA { @ Min clearance from HVSHN of HVSHN pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >=10
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_4_HVDMY_5_GA ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_NONFULL < HVLUP_C_4_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.5_HVDMY_45_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.5_HVDMY_45_GB { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >= 70
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_45_GB HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_5_HVDMY_45_GB ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_FULL < HVLUP_C_5_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.5_HVDMY_36_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.5_HVDMY_36_GB { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >= 60
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_36_GB HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_5_HVDMY_36_GB ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_FULL < HVLUP_C_5_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.5_HVDMY_29_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.5_HVDMY_29_GA { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >= 36
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_29_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_5_HVDMY_29_GA ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_FULL < HVLUP_C_5_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.5_HVDMY_24_20_16_12_9_6_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.5_HVDMY_24_20_16_12_9_6_GA { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >= 30
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_9_6_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_5_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_FULL < HVLUP_C_5_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.5_HVDMY_5_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.5_HVDMY_5_GA { @ Min clearance from HVSHN interact Drain of low side I/O HVNMOS to HVSHN of HVSHN pickup ring of high side I/O HVNMOS or HVESD >= 10
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_5_HVDMY_5_GA ABUT < 90 SINGULAR REGION
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_FULL < HVLUP_C_5_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.6_HVDMY_45_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.6_HVDMY_45_GB { @ Min clearance from HVSHN of N+ pickup ring of low side I/O HVPMOS to HVSHN of HVSHN pickup ring or (HVSHN INTERACT drain od) for high side I/O HVNMOS or HVESD >= 70
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_45_GB HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_6_HVDMY_45_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_45_GB < HVLUP_C_6_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.6_HVDMY_36_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.6_HVDMY_36_GB { @ Min clearance from HVSHN of N+ pickup ring of low side I/O HVPMOS to HVSHN of HVSHN pickup ring or (HVSHN INTERACT drain od) for high side I/O HVNMOS or HVESD >= 60
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_36_GB HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_6_HVDMY_36_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_36_GB < HVLUP_C_6_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.6_HVDMY_29_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.6_HVDMY_29_GA { @ Min clearance from HVSHN of N+ pickup ring of low side I/O HVPMOS to HVSHN of HVSHN pickup ring or (HVSHN INTERACT drain od) for high side I/O HVNMOS or HVESD >= 36
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_29_GA HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_6_HVDMY_29_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_29_GA < HVLUP_C_6_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.6_HVDMY_24_20_16_12_9_6_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.6_HVDMY_24_20_16_12_9_6_GA { @ Min clearance from HVSHN of N+ pickup ring of low side I/O HVPMOS to HVSHN of HVSHN pickup ring or (HVSHN INTERACT drain od) for high side I/O HVNMOS or HVESD >= 30
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_9_6_GA HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_6_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_9_6_GA < HVLUP_C_6_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.6_HVDMY_5_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.C.6_HVDMY_5_GA { @ Min clearance from HVSHN of N+ pickup ring of low side I/O HVPMOS to HVSHN of HVSHN pickup ring or (HVSHN INTERACT drain od) for high side I/O HVNMOS or HVESD >= 10
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_5_GA HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_6_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_5_GA < HVLUP_C_6_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.7_HVDMY_45_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.7_HVDMY_45_GB {@ Minimum clearance from SH_N of N+ pickup ring for Low-side I/O HVPMOS to SH_N of N+ HVLUP isolation ring. >= 70
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_45_GB HVNW_POST_DRIVER_ACT_HVP_HS < HVLUP_C_7_HVDMY_45_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_45_GB < HVLUP_C_7_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.7_HVDMY_36_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.7_HVDMY_36_GB {@ Minimum clearance from SH_N of N+ pickup ring for Low-side I/O HVPMOS to SH_N of N+ HVLUP isolation ring. >= 60
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_36_GB HVNW_POST_DRIVER_ACT_HVP_HS < HVLUP_C_7_HVDMY_36_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_36_GB < HVLUP_C_7_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.7_HVDMY_29_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.7_HVDMY_29_GA {@ Minimum clearance from SH_N of N+ pickup ring for Low-side I/O HVPMOS to SH_N of N+ HVLUP isolation ring. >= 36
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_29_GA HVNW_POST_DRIVER_ACT_HVP_HS < HVLUP_C_7_HVDMY_29_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_29_GA < HVLUP_C_7_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.7_HVDMY_24_20_16_12_9_6_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.7_HVDMY_24_20_16_12_9_6_GA {@ Minimum clearance from SH_N of N+ pickup ring for Low-side I/O HVPMOS to SH_N of N+ HVLUP isolation ring. >= 30
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_9_6_GA HVNW_POST_DRIVER_ACT_HVP_HS < HVLUP_C_7_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_9_6_GA < HVLUP_C_7_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.7_HVDMY_5_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.7_HVDMY_5_GA {@ Minimum clearance from SH_N of N+ pickup ring for Low-side I/O HVPMOS to SH_N of N+ HVLUP isolation ring. >= 10
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_5_GA HVNW_POST_DRIVER_ACT_HVP_HS < HVLUP_C_7_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_5_GA < HVLUP_C_7_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.8_HVDMY_45_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.8_HVDMY_45_GB {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of SH_N pickup ring for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT 
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_NONFULL HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_8_HVDMY_45_GB ABUT < 90 SINGULAR REGION 
}
HVLUP.C.8_HVDMY_36_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.8_HVDMY_36_GB {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of SH_N pickup ring for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT 
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_NONFULL HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_8_HVDMY_36_GB ABUT < 90 SINGULAR REGION 
}
HVLUP.C.8_HVDMY_29_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.8_HVDMY_29_GA {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of SH_N pickup ring for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT 
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_NONFULL HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_8_HVDMY_29_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.C.8_HVDMY_24_20_16_12_9_6_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.8_HVDMY_24_20_16_12_9_6_GA {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of SH_N pickup ring for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT 
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_NONFULL HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_8_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.C.8_HVDMY_5_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.8_HVDMY_5_GA {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of SH_N pickup ring for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT 
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_NONFULL HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_8_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.C.9_HVDMY_45_GB
0 0 7 Jan  2 03:30:57 2022                     
HVLUP.C.9_HVDMY_45_GB {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of N+ pickup ring for Low-side I/O HVPMOS
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_GB_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_9_HVDMY_45_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_45_GB < HVLUP_C_9_HVDMY_45_GB ABUT < 90 SINGULAR REGION 
}
HVLUP.C.9_HVDMY_36_GB
0 0 7 Jan  2 03:30:57 2022                     
HVLUP.C.9_HVDMY_36_GB {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of N+ pickup ring for Low-side I/O HVPMOS
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GB_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_9_HVDMY_36_GB ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_36_GB < HVLUP_C_9_HVDMY_36_GB ABUT < 90 SINGULAR REGION 
}
HVLUP.C.9_HVDMY_29_GA
0 0 7 Jan  2 03:30:57 2022                     
HVLUP.C.9_HVDMY_29_GA {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of N+ pickup ring for Low-side I/O HVPMOS
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_GA_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_9_HVDMY_29_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_29_GA < HVLUP_C_9_HVDMY_29_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.C.9_HVDMY_24_20_16_12_9_6_GA
0 0 7 Jan  2 03:30:57 2022                     
HVLUP.C.9_HVDMY_24_20_16_12_9_6_GA {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of N+ pickup ring for Low-side I/O HVPMOS
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_9_6_GA_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_9_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_9_6_GA < HVLUP_C_9_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.C.9_HVDMY_5_GA
0 0 7 Jan  2 03:30:57 2022                     
HVLUP.C.9_HVDMY_5_GA {@Minimum clearance from (SH_N of SH_N pickup ring OR ((NDD OR SH_N) INTERACT Drain OD)) for Non-fully-isolated Low-side I/O HVNMOS and Low-side I/O HVESD BJT to 
    @SH_N of N+ pickup ring for Low-side I/O HVPMOS
    @Please follow the conditional steps: When both GA HVMOS and GB HVMOS of HV I/O devices are applied adjacent to each other, please adopt the GB rule.
    @Adopt the rule of the highest applied voltage of HV I/O devices.
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_5_GA_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_9_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
	EXT HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_5_GA < HVLUP_C_9_HVDMY_5_GA ABUT < 90 SINGULAR REGION 
}
HVLUP.E.1_HVDMY_45_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.1_HVDMY_45_GB { @ min and max extension of HVSHN beyond N+ HVLUP guard ring == 1
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_45_GB
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_45_GB
	B = HVSHN INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_36_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.1_HVDMY_36_GB { @ min and max extension of HVSHN beyond N+ HVLUP guard ring == 1
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_36_GB
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_36_GB
	B = HVSHN INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_29_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.1_HVDMY_29_GA { @ min and max extension of HVSHN beyond N+ HVLUP guard ring == 0.5
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_29_GA
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_29_GA
	B = HVSHN INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_24_20_16_12_9_6_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.1_HVDMY_24_20_16_12_9_6_GA { @ min and max extension of HVSHN beyond N+ HVLUP guard ring == 0.5
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_24_20_16_12_9_6_GA
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_24_20_16_12_9_6_GA
	B = HVSHN INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_5_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.1_HVDMY_5_GA { @ min and max extension of HVSHN beyond N+ HVLUP guard ring == 0.5
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_5_GA
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_5_GA
	B = HVSHN INTERACT N_GR_R
	A XOR B
}
HVLUP.E.2_HVDMY_45_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.2_HVDMY_45_GB { @ min and max extension of HVSHN beyond N+ HV STRAP == 1
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_45_GB OUTSIDE BY HVLUP_E_2_HVDMY_45_GB EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_36_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.2_HVDMY_36_GB { @ min and max extension of HVSHN beyond N+ HV STRAP == 1
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_36_GB OUTSIDE BY HVLUP_E_2_HVDMY_36_GB EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_29_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.2_HVDMY_29_GA { @ min and max extension of HVSHN beyond N+ HV STRAP == 0.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_29_GA OUTSIDE BY HVLUP_E_2_HVDMY_29_GA EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_24_20_16_12_9_6_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.2_HVDMY_24_20_16_12_9_6_GA { @ min and max extension of HVSHN beyond N+ HV STRAP == 0.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_9_6_GA OUTSIDE BY HVLUP_E_2_HVDMY_24_20_16_12_9_6_GA EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_5_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.2_HVDMY_5_GA { @ min and max extension of HVSHN beyond N+ HV STRAP == 0.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_5_GA OUTSIDE BY HVLUP_E_2_HVDMY_5_GA EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.C.10_HVDMY_45_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.10_HVDMY_45_GB { @ min clearance from HVPSUB of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 1
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_45_GB < HVLUP_C_10_HVDMY_45_GB ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_45_GB < HVLUP_C_10_HVDMY_45_GB ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_45_GB < HVLUP_C_10_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.10_HVDMY_36_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.10_HVDMY_36_GB { @ min clearance from HVPSUB of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 1
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_36_GB < HVLUP_C_10_HVDMY_36_GB ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_36_GB < HVLUP_C_10_HVDMY_36_GB ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_36_GB < HVLUP_C_10_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.10_HVDMY_29_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.10_HVDMY_29_GA { @ min clearance from HVPSUB of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 0.5
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_29_GA < HVLUP_C_10_HVDMY_29_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_29_GA < HVLUP_C_10_HVDMY_29_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_29_GA < HVLUP_C_10_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.10_HVDMY_24_20_16_12_9_6_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.10_HVDMY_24_20_16_12_9_6_GA { @ min clearance from HVPSUB of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 0.5
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_24_20_16_12_9_6_GA < HVLUP_C_10_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_24_20_16_12_9_6_GA < HVLUP_C_10_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_24_20_16_12_9_6_GA < HVLUP_C_10_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.10_HVDMY_5_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.C.10_HVDMY_5_GA { @ min clearance from HVPSUB of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 0.5
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_5_GA < HVLUP_C_10_HVDMY_5_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_5_GA < HVLUP_C_10_HVDMY_5_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_5_GA < HVLUP_C_10_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.11_HVDMY_45_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.11_HVDMY_45_GB { @ min clearance from HVSHN of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 1
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_45_GB < HVLUP_C_11_HVDMY_45_GB ABUT < 90 REGION
}
HVLUP.C.11_HVDMY_36_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.11_HVDMY_36_GB { @ min clearance from HVSHN of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 1
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_36_GB < HVLUP_C_11_HVDMY_36_GB ABUT < 90 REGION
}
HVLUP.C.11_HVDMY_29_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.11_HVDMY_29_GA { @ min clearance from HVSHN of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 0.5
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_29_GA < HVLUP_C_11_HVDMY_29_GA ABUT < 90 REGION
}
HVLUP.C.11_HVDMY_24_20_16_12_9_6_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.11_HVDMY_24_20_16_12_9_6_GA { @ min clearance from HVSHN of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 0.5
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_9_6_GA < HVLUP_C_11_HVDMY_24_20_16_12_9_6_GA ABUT < 90 REGION
}
HVLUP.C.11_HVDMY_5_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.C.11_HVDMY_5_GA { @ min clearance from HVSHN of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 0.5
	A = PSUB INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_5_GA < HVLUP_C_11_HVDMY_5_GA ABUT < 90 REGION
}
HVLUP.E.3_HVDMY_45_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.3_HVDMY_45_GB { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 1
	ENC PPOD_ISO_OUT_R_HVDMY_45_GB HVDMY < HVLUP_E_3_HVDMY_45_GB ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_45_GB HVDMY < HVLUP_E_3_HVDMY_45_GB ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_36_GB
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.3_HVDMY_36_GB { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 1
	ENC PPOD_ISO_OUT_R_HVDMY_36_GB HVDMY < HVLUP_E_3_HVDMY_36_GB ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_36_GB HVDMY < HVLUP_E_3_HVDMY_36_GB ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_29_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.3_HVDMY_29_GA { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 0.5
	ENC PPOD_ISO_OUT_R_HVDMY_29_GA HVDMY < HVLUP_E_3_HVDMY_29_GA ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_29_GA HVDMY < HVLUP_E_3_HVDMY_29_GA ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_24_20_16_12_9_6_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.3_HVDMY_24_20_16_12_9_6_GA { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 0.5
	ENC PPOD_ISO_OUT_R_HVDMY_24_20_16_12_9_6_GA HVDMY < HVLUP_E_3_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_24_20_16_12_9_6_GA HVDMY < HVLUP_E_3_HVDMY_24_20_16_12_9_6_GA ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_5_GA
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.E.3_HVDMY_5_GA { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 0.5
	ENC PPOD_ISO_OUT_R_HVDMY_5_GA HVDMY < HVLUP_E_3_HVDMY_5_GA ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_5_GA HVDMY < HVLUP_E_3_HVDMY_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.E.4_HVDMY_45_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.E.4_HVDMY_45_GB { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 1
	ENC PPOD_STRAP_EDGE_IN_HVDMY_45_GB HVDMY < HVLUP_E_4_HVDMY_45_GB ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_36_GB
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.E.4_HVDMY_36_GB { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 1
	ENC PPOD_STRAP_EDGE_IN_HVDMY_36_GB HVDMY < HVLUP_E_4_HVDMY_36_GB ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_29_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.E.4_HVDMY_29_GA { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 0.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_29_GA HVDMY < HVLUP_E_4_HVDMY_29_GA ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_24_20_16_12_9_6_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.E.4_HVDMY_24_20_16_12_9_6_GA { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 0.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_9_6_GA HVDMY < HVLUP_E_4_HVDMY_24_20_16_12_9_6_GA ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_5_GA
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.E.4_HVDMY_5_GA { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 0.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_5_GA HVDMY < HVLUP_E_4_HVDMY_5_GA ABUT < 90 REGION
}
HVLUP.E.7_HVDMY_45_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.7_HVDMY_45_GB { @ min and max extension of PSUB beyond HVSHN of N+ HVLUP guard ring for GA/GB device == 8
	A = HVSHN INTERACT NPOD_GR_R_HVDMY_45_GB
	B = SIZE A BY HVLUP_E_7_HVDMY_45_GB
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.7_HVDMY_36_GB
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.7_HVDMY_36_GB { @ min and max extension of PSUB beyond HVSHN of N+ HVLUP guard ring for GA/GB device == 6
	A = HVSHN INTERACT NPOD_GR_R_HVDMY_36_GB
	B = SIZE A BY HVLUP_E_7_HVDMY_36_GB
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.7_HVDMY_29_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.7_HVDMY_29_GA { @ min and max extension of PSUB beyond HVSHN of N+ HVLUP guard ring for GA/GB device == 2.5
	A = HVSHN INTERACT NPOD_GR_R_HVDMY_29_GA
	B = SIZE A BY HVLUP_E_7_HVDMY_29_GA
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.7_HVDMY_24_20_16_12_9_6_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.7_HVDMY_24_20_16_12_9_6_GA { @ min and max extension of PSUB beyond HVSHN of N+ HVLUP guard ring for GA/GB device == 2.2
	A = HVSHN INTERACT NPOD_GR_R_HVDMY_24_20_16_12_9_6_GA
	B = SIZE A BY HVLUP_E_7_HVDMY_24_20_16_12_9_6_GA
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.7_HVDMY_5_GA
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.E.7_HVDMY_5_GA { @ min and max extension of PSUB beyond HVSHN of N+ HVLUP guard ring for GA/GB device == 0
	A = HVSHN INTERACT NPOD_GR_R_HVDMY_5_GA
	B = SIZE A BY HVLUP_E_7_HVDMY_5_GA
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.8_HVDMY_45_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.E.8_HVDMY_45_GB { @ min and max extension of PSUB beyond HVSHN of HVDMY_45_GB N+ STRAP == 8
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_45_GB OUTSIDE BY HVLUP_E_2_HVDMY_45_GB + HVLUP_E_8_HVDMY_45_GB
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.E.8_HVDMY_36_GB
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.E.8_HVDMY_36_GB { @ min and max extension of PSUB beyond HVSHN of HVDMY_36_GB N+ STRAP == 6
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_36_GB OUTSIDE BY HVLUP_E_2_HVDMY_36_GB + HVLUP_E_8_HVDMY_36_GB
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.E.8_HVDMY_29_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.E.8_HVDMY_29_GA { @ min and max extension of PSUB beyond HVSHN of HVDMY_29_GA N+ STRAP == 2.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_29_GA OUTSIDE BY HVLUP_E_2_HVDMY_29_GA + HVLUP_E_8_HVDMY_29_GA
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.E.8_HVDMY_24_20_16_12_9_6_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.E.8_HVDMY_24_20_16_12_9_6_GA { @ min and max extension of PSUB beyond HVSHN of HVDMY_24_20_16_12_9_6_GA N+ STRAP == 2.2
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_9_6_GA OUTSIDE BY HVLUP_E_2_HVDMY_24_20_16_12_9_6_GA + HVLUP_E_8_HVDMY_24_20_16_12_9_6_GA
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.E.8_HVDMY_5_GA
0 0 5 Jan  2 03:30:57 2022                     
HVLUP.E.8_HVDMY_5_GA { @ min and max extension of PSUB beyond HVSHN of HVDMY_5_GA N+ STRAP == 0
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_5_GA OUTSIDE BY HVLUP_E_2_HVDMY_5_GA + HVLUP_E_8_HVDMY_5_GA
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.R.1_2
0 0 11 Jan  2 03:30:57 2022                    
HVLUP.R.1_2 {   @ Each non fully iso low side I/O HV NACT must be surrounded by its own N+ HVLUP guard ring and P+ HVPW iso ring
				@ GATE connect to GATE, Source connect Source, Drain connect to Drain, bulk connect to bulk can share the ring
	POST_DRIVER_ACT_HVN_LS_NONFULL NOT INSIDE NPOD_GR_H		
	POST_DRIVER_ACT_HVN_LS_NONFULL NOT INSIDE PPOD_ISO_OUT_H		
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HV_S_N_LUP BY NET > 1
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HV_D_N_LUP BY NET > 1
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HV_B_N_LUP BY NET > 1
    (PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HVESD_C_LUP BY NET > 1
    (PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HVESD_E_LUP BY NET > 1
    (PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HVESD_B_LUP BY NET > 1
}
HVLUP.R.14
0 0 8 Jan  2 03:30:57 2022                     
HVLUP.R.14 { @ Each low-side I/O HVPMOS should be surrounded by its own unique N+ HVLUP guard ring and P+ HVPW isolation
			  @ Source connect Source, Drain connect to Drain, can share the ring
              @ It may be highlighted by the ring witt violation in HVLUP.W.4  
	POST_DRIVER_ACT_HVP_LS NOT INSIDE NPOD_GR_H		
	POST_DRIVER_ACT_HVP_LS NOT INSIDE PPOD_ISO_OUT_H		
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVP_LS) INTERACT HV_S_P_LUP BY NET > 1
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVP_LS) INTERACT HV_D_P_LUP BY NET > 1
}
HVLUP.R.3
0 0 11 Jan  2 03:30:57 2022                    
HVLUP.R.3 { @ Each high-side I/O HVPMOS should be surrounded by its own unique P+ HVLUP guard ring and N+ HVLUP isolation
			  @ Source connect Source, Drain connect to Drain can share the ring
              @ It may be highlighted by the ring witt violation in HVLUP.W.1, HVLUP.W.2
	POST_DRIVER_ACT_HVP_HS NOT INSIDE PPOD_GR_H		
	POST_DRIVER_ACT_HVP_HS NOT INSIDE NPOD_ISO_LUP_H		
	(NPOD_ISO_LUP_H ENCLOSE POST_DRIVER_ACT_HVP_HS) INTERACT HV_S_P_LUP BY NET > 1
	(NPOD_ISO_LUP_H ENCLOSE POST_DRIVER_ACT_HVP_HS) INTERACT HV_D_P_LUP BY NET > 1
	(PPOD_GR_H ENCLOSE POST_DRIVER_ACT_HVP_HS) INTERACT HV_S_P_LUP BY NET > 1
	(PPOD_GR_H ENCLOSE POST_DRIVER_ACT_HVP_HS) INTERACT HV_D_P_LUP BY NET > 1
	(PPOD_GR_H ENCLOSE POST_DRIVER_ACT_HVP_HS) INTERACT HV_D_P_5V_LUP BY NET > 1
}
HVLUP.R.6
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.R.6 { @ NBL INTERACT {HVSHN of N+ HVLUP guard ring and HVSHN of N+HV STRAP} is not allowed
	A = HVSHN INTERACT ((HVNP_STRAP OR NPOD_GR_R) NOT (NPOD_GR_R_L_HVDMY_45_GB OR NPOD_GR_R_L_HVDMY_36_GB))
	A INTERACT NBL
}
HVLUP.R.7
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.R.7 { @ all of bond pads, pin name must be assigned OR VDDDMY(255;4),VSSDMY(255;5) must be covered.
	(ALL_BOND_PAD_WO_TEXT NOT INTERACT VDDDMY) NOT INTERACT VSSDMY
}
HVLUP.R.9
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.R.9 { @ N+ HV STRAP is not allowed to overlap P+ HV STRAP
			@ DRC check : {STRAPDMY AND (NP AND OD)} is not allowed to overlap with {STRAPDMY AND (PP AND OD)} 
    A = NPOD AND STRAPDMY
	B = PPOD AND STRAPDMY
	A AND B
}
HVLUP.R.10
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.R.10 { @ HVPMOS connected to I/O pads except high/low side I/O HVPMOS is not defined in DRM
			@ please consult TSMC for usage
	HV_POST_DRIVER_PACT NOT (POST_DRIVER_ACT_HVP_HS	OR POST_DRIVER_ACT_HVP_LS)		
}
HVLUP.R.11_12
0 0 4 Jan  2 03:30:57 2022                     
HVLUP.R.11_12 { @ HVNMOS/HVESD BJT connected to I/O pads except high/low side I/O HVNMOS/HVESD BJT is not defined in DRM
			 @ please consult TSMC for usage
	HV_POST_DRIVER_NACT NOT POST_DRIVER_ACT_HVN_LS_HS
}
HVLUP.R.13
0 0 3 Jan  2 03:30:57 2022                     
HVLUP.R.13 { @ DIODMY (dummy1)(56:1) overlap SH_N of N+HVLUP guard ring is not allowed
    DIO3TDMY AND (HVSHN INTERACT NPOD_GR_R )    
}
HVLUP.R.15
0 0 6 Jan  2 03:30:57 2022                     
HVLUP.R.15 { @ For 45V GB & 36V GB device,N+ HVLUP guard ring and N+ HV STRAP must be inside NBL
    NPOD_GR_R_L_HVDMY_45_GB NOT NBL
	HVNP_STRAP_HVDMY_45_GB NOT NBL
    NPOD_GR_R_L_HVDMY_36_GB NOT NBL
	HVNP_STRAP_HVDMY_36_GB NOT NBL
}
HVESD.W.2_PNP_6
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_6 { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_6_EXPc < HVESD_W_2_PNP_6
    [AREA(EMI_L_PNP_6_EXPc)/GRID]
    RDB HVESD.W.2_PNP_6.rep EMI_L_PNP_6_EXPc
}
HVESD.W.3_4_5_PNP_6
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3_4_5_PNP_6 { @ min and max length/width of OD of Collector and Emitter of 6V - 45V HVESD >= 60 * 0.46 or 60 * 0.46
                            @ =< 240 * 0.46 or 240 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_6 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_4_PNP_6 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_6 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_5_PNP_6 ORTHOGONAL ONLY
}
HVESD.W.2_PNP_9
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_9 { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_9_EXPc < HVESD_W_2_PNP_9
    [AREA(EMI_L_PNP_9_EXPc)/GRID]
    RDB HVESD.W.2_PNP_9.rep EMI_L_PNP_9_EXPc
}
HVESD.W.3_4_5_PNP_9
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3_4_5_PNP_9 { @ min and max length/width of OD of Collector and Emitter of 6V - 45V HVESD >= 60 * 0.46 or 60 * 0.46
                            @ =< 240 * 0.46 or 240 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_9 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_4_PNP_9 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_9 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_5_PNP_9 ORTHOGONAL ONLY
}
HVESD.W.2_PNP_12
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_12 { @ Min total finger length of ESD clamp >= 5760 um
  NET AREA RATIO EMI_L_PNP_12_EXPc < HVESD_W_2_PNP_12
    [AREA(EMI_L_PNP_12_EXPc)/GRID]
    RDB HVESD.W.2_PNP_12.rep EMI_L_PNP_12_EXPc
}
HVESD.W.3_4_5_PNP_12
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3_4_5_PNP_12 { @ min and max length/width of OD of Collector and Emitter of 6V - 45V HVESD >= 60 * 0.46 or 60 * 0.46
                            @ =< 240 * 0.46 or 240 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_12 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_4_PNP_12 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_12 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_5_PNP_12 ORTHOGONAL ONLY
}
HVESD.W.2_PNP_29
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_29 { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_29_EXPc < HVESD_W_2_PNP_29
    [AREA(EMI_L_PNP_29_EXPc)/GRID]
    RDB HVESD.W.2_PNP_29.rep EMI_L_PNP_29_EXPc
}
HVESD.W.3_4_5_PNP_29
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3_4_5_PNP_29 { @ min and max length/width of OD of Collector and Emitter of 6V - 45V HVESD >= 60 * 0.46 or 60 * 0.46
                            @ =< 240 * 0.46 or 240 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_29 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_4_PNP_29 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_29 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_5_PNP_29 ORTHOGONAL ONLY
}
HVESD.W.2_PNP_36
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_36 { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_36_EXPc < HVESD_W_2_PNP_36
    [AREA(EMI_L_PNP_36_EXPc)/GRID]
    RDB HVESD.W.2_PNP_36.rep EMI_L_PNP_36_EXPc
}
HVESD.W.3_4_5_PNP_36
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3_4_5_PNP_36 { @ min and max length/width of OD of Collector and Emitter of 6V - 45V HVESD >= 60 * 0.66 or 60 * 2
                            @ =< 240 * 0.66 or 240 * 2
	NOT RECTANGLE EMIOD_ESD_PNP_36 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_4_PNP_36 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_36 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_5_PNP_36 ORTHOGONAL ONLY
}
HVESD.W.2_PNP_45
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_45 { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_45_EXPc < HVESD_W_2_PNP_45
    [AREA(EMI_L_PNP_45_EXPc)/GRID]
    RDB HVESD.W.2_PNP_45.rep EMI_L_PNP_45_EXPc
}
HVESD.W.3_4_5_PNP_45
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3_4_5_PNP_45 { @ min and max length/width of OD of Collector and Emitter of 6V - 45V HVESD >= 60 * 0.66 or 60 * 2
                            @ =< 240 * 0.66 or 240 * 2
	NOT RECTANGLE EMIOD_ESD_PNP_45 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_4_PNP_45 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_45 >= HVESD_W_3_1 <= HVESD_W_3_2 BY == HVESD_W_5_PNP_45 ORTHOGONAL ONLY
}
HVESD.W.2_PNP_20
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_20 { @ Min total finger length of ESD clamp >= 5760 um
  NET AREA RATIO EMI_L_PNP_20_EXPc < HVESD_W_2_PNP_20
    [AREA(EMI_L_PNP_20_EXPc)/GRID]
    RDB HVESD.W.2_PNP_20.rep EMI_L_PNP_20_EXPc
}
HVESD.W.6_PNP_20
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.6_PNP_20 { @ Min and max width of Emitter PP == 1.02
    A = PP INTERACT EMIOD_ESD_PNP_20
    WITH WIDTH A != HVESD_W_6_PNP_20
}
HVESD.W.7_PNP_20
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.7_PNP_20 { @ Min and max width of Collector PP == 1.02
    A = PP INTERACT COLOD_ESD_PNP_20
    WITH WIDTH A != HVESD_W_7_PNP_20
}
HVESD.W.3.1_PNP_20
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.1_PNP_20 { @ Min finger length for collector OD and Emitter OD >= 60 um
  NOT ENCLOSE RECTANGLE COL_EMI_ESD_PNP_20 HVESD_W_3_1_PNP_20 GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_20 < HVESD_W_3_1_PNP_20
  PATH LENGTH EMI_L_PNP_20 < HVESD_W_3_1_PNP_20
}
HVESD.W.3.2_PNP_20
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.2_PNP_20 { @ Max finger length for collector OD and Emitter OD <= 240 um
  ENCLOSE RECTANGLE COL_EMI_ESD_PNP_20 (HVESD_W_3_2_PNP_20 + GRID) GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_20 > HVESD_W_3_2_PNP_20
  PATH LENGTH EMI_L_PNP_20 > HVESD_W_3_2_PNP_20
}
HVESD.W.2_PNP_12_PDD
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_12_PDD { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_12_PDD_EXPc < HVESD_W_2_PNP_12_PDD
    [AREA(EMI_L_PNP_12_PDD_EXPc)/GRID]
    RDB HVESD.W.2_PNP_12_PDD.rep EMI_L_PNP_12_PDD_EXPc
}
HVESD.W.6_PNP_12_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.6_PNP_12_PDD { @ Min and max width of Emitter PP == 1.02
    A = PP INTERACT EMIOD_ESD_PNP_12_PDD
    WITH WIDTH A != HVESD_W_6_PNP_12_PDD
}
HVESD.W.7_PNP_12_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.7_PNP_12_PDD { @ Min and max width of Collector PP == 1.02
    A = PP INTERACT COLOD_ESD_PNP_12_PDD
    WITH WIDTH A != HVESD_W_7_PNP_12_PDD
}
HVESD.W.3.1_PNP_12_PDD
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.1_PNP_12_PDD { @ Min finger length for collector OD and Emitter OD >= 60 um
  NOT ENCLOSE RECTANGLE COL_EMI_ESD_PNP_12_PDD HVESD_W_3_1_PNP_12_PDD GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_12_PDD < HVESD_W_3_1_PNP_12_PDD
  PATH LENGTH EMI_L_PNP_12_PDD < HVESD_W_3_1_PNP_12_PDD
}
HVESD.W.3.2_PNP_12_PDD
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.2_PNP_12_PDD { @ Max finger length for collector OD and Emitter OD <= 240 um
  ENCLOSE RECTANGLE COL_EMI_ESD_PNP_12_PDD (HVESD_W_3_2_PNP_12_PDD + GRID) GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_12_PDD > HVESD_W_3_2_PNP_12_PDD
  PATH LENGTH EMI_L_PNP_12_PDD > HVESD_W_3_2_PNP_12_PDD
}
HVESD.W.2_PNP_16
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_16 { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_16_EXPc < HVESD_W_2_PNP_16
    [AREA(EMI_L_PNP_16_EXPc)/GRID]
    RDB HVESD.W.2_PNP_16.rep EMI_L_PNP_16_EXPc
}
HVESD.W.6_PNP_16
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.6_PNP_16 { @ Min and max width of Emitter PP == 1.02
    A = PP INTERACT EMIOD_ESD_PNP_16
    WITH WIDTH A != HVESD_W_6_PNP_16
}
HVESD.W.7_PNP_16
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.7_PNP_16 { @ Min and max width of Collector PP == 1.02
    A = PP INTERACT COLOD_ESD_PNP_16
    WITH WIDTH A != HVESD_W_7_PNP_16
}
HVESD.W.3.1_PNP_16
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.1_PNP_16 { @ Min finger length for collector OD and Emitter OD >= 60 um
  NOT ENCLOSE RECTANGLE COL_EMI_ESD_PNP_16 HVESD_W_3_1_PNP_16 GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_16 < HVESD_W_3_1_PNP_16
  PATH LENGTH EMI_L_PNP_16 < HVESD_W_3_1_PNP_16
}
HVESD.W.3.2_PNP_16
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.2_PNP_16 { @ Max finger length for collector OD and Emitter OD <= 240 um
  ENCLOSE RECTANGLE COL_EMI_ESD_PNP_16 (HVESD_W_3_2_PNP_16 + GRID) GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_16 > HVESD_W_3_2_PNP_16
  PATH LENGTH EMI_L_PNP_16 > HVESD_W_3_2_PNP_16
}
HVESD.W.2_PNP_20_PDD
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_20_PDD { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_20_PDD_EXPc < HVESD_W_2_PNP_20_PDD
    [AREA(EMI_L_PNP_20_PDD_EXPc)/GRID]
    RDB HVESD.W.2_PNP_20_PDD.rep EMI_L_PNP_20_PDD_EXPc
}
HVESD.W.6_PNP_20_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.6_PNP_20_PDD { @ Min and max width of Emitter PP == 1.02
    A = PP INTERACT EMIOD_ESD_PNP_20_PDD
    WITH WIDTH A != HVESD_W_6_PNP_20_PDD
}
HVESD.W.7_PNP_20_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.7_PNP_20_PDD { @ Min and max width of Collector PP == 1.02
    A = PP INTERACT COLOD_ESD_PNP_20_PDD
    WITH WIDTH A != HVESD_W_7_PNP_20_PDD
}
HVESD.W.3.1_PNP_20_PDD
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.1_PNP_20_PDD { @ Min finger length for collector OD and Emitter OD >= 60 um
  NOT ENCLOSE RECTANGLE COL_EMI_ESD_PNP_20_PDD HVESD_W_3_1_PNP_20_PDD GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_20_PDD < HVESD_W_3_1_PNP_20_PDD
  PATH LENGTH EMI_L_PNP_20_PDD < HVESD_W_3_1_PNP_20_PDD
}
HVESD.W.3.2_PNP_20_PDD
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.2_PNP_20_PDD { @ Max finger length for collector OD and Emitter OD <= 240 um
  ENCLOSE RECTANGLE COL_EMI_ESD_PNP_20_PDD (HVESD_W_3_2_PNP_20_PDD + GRID) GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_20_PDD > HVESD_W_3_2_PNP_20_PDD
  PATH LENGTH EMI_L_PNP_20_PDD > HVESD_W_3_2_PNP_20_PDD
}
HVESD.W.2_PNP_24
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.2_PNP_24 { @ Min total finger length of ESD clamp >= 2880 um
  NET AREA RATIO EMI_L_PNP_24_EXPc < HVESD_W_2_PNP_24
    [AREA(EMI_L_PNP_24_EXPc)/GRID]
    RDB HVESD.W.2_PNP_24.rep EMI_L_PNP_24_EXPc
}
HVESD.W.6_PNP_24
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.6_PNP_24 { @ Min and max width of Emitter PP == 1.02
    A = PP INTERACT EMIOD_ESD_PNP_24
    WITH WIDTH A != HVESD_W_6_PNP_24
}
HVESD.W.7_PNP_24
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.7_PNP_24 { @ Min and max width of Collector PP == 1.02
    A = PP INTERACT COLOD_ESD_PNP_24
    WITH WIDTH A != HVESD_W_7_PNP_24
}
HVESD.W.3.1_PNP_24
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.1_PNP_24 { @ Min finger length for collector OD and Emitter OD >= 60 um
  NOT ENCLOSE RECTANGLE COL_EMI_ESD_PNP_24 HVESD_W_3_1_PNP_24 GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_24 < HVESD_W_3_1_PNP_24
  PATH LENGTH EMI_L_PNP_24 < HVESD_W_3_1_PNP_24
}
HVESD.W.3.2_PNP_24
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.3.2_PNP_24 { @ Max finger length for collector OD and Emitter OD <= 240 um
  ENCLOSE RECTANGLE COL_EMI_ESD_PNP_24 (HVESD_W_3_2_PNP_24 + GRID) GRID ORTHOGONAL ONLY
  PATH LENGTH COL_L_PNP_24 > HVESD_W_3_2_PNP_24
  PATH LENGTH EMI_L_PNP_24 > HVESD_W_3_2_PNP_24
}
HVESD.W.8
0 0 3 Jan  2 03:30:57 2022                     
HVESD.W.8 { @ min width of Base N+ OD ring >= 0.96
	INT HVESD_BOD < HVESD_W_8 ABUT < 90 SINGULAR REGION
}
HVESD.W.9.1
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.9.1 { @ min width of P+ iso ring in ESD device cell >=0.96
	A = SIZE HVESD_ISO_H BY HVESD_W_9_1
	B = ((DONUT PPOD) TOUCH HVESD_ISO_H) OR HVESD_ISO_H
	A NOT B
}
HVESD.W.11_PNP_20
0 0 8 Jan  2 03:30:57 2022                     
HVESD.W.11_PNP_20 { @ Min and max width of U-shape PDD in finger width direction for PNP_20 == 1.5
    A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_20_width_edge OUTSIDE BY HVESD_E_10_PNP_20
    A2 = PDD TOUCH EDGE A1
    A3 = EXPAND EDGE A2 INSIDE BY HVESD_W_11_PNP_20
    A4 = EXPAND EDGE A2 INSIDE BY HVESD_W_11_PNP_20 + GRID
	A = A4 NOT A3
	A NOT TOUCH PDD
}
HVESD.W.12_PNP_20
0 0 11 Jan  2 03:30:57 2022                    
HVESD.W.12_PNP_20 { @ Min and max width of U-shape PDD in finger length direction for PNP_20 == 3.5
    A1 = COL_EMI_ESD_merge_PNP_20_length_edge INSIDE EDGE HVSHP
	A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_11_PNP_20
	A3 = PDD TOUCH EDGE A2
	A4 = EXPAND EDGE A3 INSIDE BY HVESD_W_12_PNP_20
	A5 = EXPAND EDGE A3 INSIDE BY HVESD_W_12_PNP_20 + GRID
	A = A5 NOT A4
	A NOT TOUCH PDD
	B = HOLES (HVSHN INTERACT BASOD_ESD_PNP_20)
	NOT RECTANGLE B
}
HVESD.W.13_PNP_20
0 0 5 Jan  2 03:30:57 2022                     
HVESD.W.13_PNP_20 { @ Min and max length of PDD in finger width direction for PNP_20 == 1.86
    A1 = PDD INTERACT BASOD_ESD_PNP_20_H
    A = RECTANGLE A1
	WITH WIDTH A != HVESD_W_13_PNP_20
}
HVESD.W.22.1_PNP_36
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.22.1_PNP_36 { @ Min and max width of NBLSLOT == 0.6
  A = NBLSLOT INSIDE PPOD_H_BJT_PNP_36
  WITH WIDTH A != HVESD_W_22_1_PNP_36
}
HVESD.W.22.1_PNP_45
0 0 4 Jan  2 03:30:57 2022                     
HVESD.W.22.1_PNP_45 { @ Min and max width of NBLSLOT == 0.6 
  A = NBLSLOT INSIDE PPOD_H_BJT_PNP_45
  WITH WIDTH A != HVESD_W_22_1_PNP_45
}
HVESD.S.1_PNP_6
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.1_PNP_6 { @ min and max space between Emitter OD and Collector OD == 0.4
 EXT COL_EMI_ESD_PNP_6 < HVESD_S_1_PNP_6 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_6_H INTERACT COL_EMI_ESD_merge_PNP_6 > 1
 COL_EMI_ESD_merge_PNP_6 INTERACT ERR
}
HVESD.S.1_PNP_9
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.1_PNP_9 { @ min and max space between Emitter OD and Collector OD == 0.6
 EXT COL_EMI_ESD_PNP_9 < HVESD_S_1_PNP_9 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_9_H INTERACT COL_EMI_ESD_merge_PNP_9 > 1
 COL_EMI_ESD_merge_PNP_9 INTERACT ERR
}
HVESD.S.1_PNP_12
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.1_PNP_12 { @ min and max space between Emitter OD and Collector OD == 0.4
 EXT COL_EMI_ESD_PNP_12 < HVESD_S_1_PNP_12 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_12_H INTERACT COL_EMI_ESD_merge_PNP_12 > 1
 COL_EMI_ESD_merge_PNP_12 INTERACT ERR
}
HVESD.S.1_PNP_29
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.1_PNP_29 { @ min and max space between Emitter OD and Collector OD == 2.5
 EXT COL_EMI_ESD_PNP_29 < HVESD_S_1_PNP_29 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_29_H INTERACT COL_EMI_ESD_merge_PNP_29 > 1
 COL_EMI_ESD_merge_PNP_29 INTERACT ERR
}
HVESD.S.1_PNP_36
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.1_PNP_36 { @ min and max space between Emitter OD and Collector OD == 2.9
 EXT COL_EMI_ESD_PNP_36 < HVESD_S_1_PNP_36 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_36_H INTERACT COL_EMI_ESD_merge_PNP_36 > 1
 COL_EMI_ESD_merge_PNP_36 INTERACT ERR
}
HVESD.S.1_PNP_45
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.1_PNP_45 { @ min and max space between Emitter OD and Collector OD == 3.4
 EXT COL_EMI_ESD_PNP_45 < HVESD_S_1_PNP_45 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_45_H INTERACT COL_EMI_ESD_merge_PNP_45 > 1
 COL_EMI_ESD_merge_PNP_45 INTERACT ERR
}
HVESD.S.2_PNP_12_PDD
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.2_PNP_12_PDD { @ Min and max space between Emitter PP and Collector PP == 1.3
    A = PP INTERACT COLOD_ESD_PNP_12_PDD
	B = PP INTERACT EMIOD_ESD_PNP_12_PDD
	C = A OR B
	D = SIZE C BY HVESD_S_2_PNP_12_PDD/2 OVERUNDER
	ERROR = NBL INTERACT D > 1 
	C INTERACT ERROR
	EXT A B < HVESD_S_2_PNP_12_PDD ABUT <90 SINGULAR REGION
}
HVESD.S.2_PNP_16
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.2_PNP_16 { @ Min and max space between Emitter PP and Collector PP == 1.6
    A = PP INTERACT COLOD_ESD_PNP_16
	B = PP INTERACT EMIOD_ESD_PNP_16
	C = A OR B
	D = SIZE C BY HVESD_S_2_PNP_16/2 OVERUNDER
	ERROR = NBL INTERACT D > 1 
	C INTERACT ERROR
	EXT A B < HVESD_S_2_PNP_16 ABUT <90 SINGULAR REGION
}
HVESD.S.2_PNP_20
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.2_PNP_20 { @ Min and max space between Emitter PP and Collector PP == 0.84
    A = PP INTERACT COLOD_ESD_PNP_20
	B = PP INTERACT EMIOD_ESD_PNP_20
	C = A OR B
	D = SIZE C BY HVESD_S_2_PNP_20/2 OVERUNDER
	ERROR = NBL INTERACT D > 1 
	C INTERACT ERROR
	EXT A B < HVESD_S_2_PNP_20 ABUT <90 SINGULAR REGION
}
HVESD.S.2_PNP_20_PDD
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.2_PNP_20_PDD { @ Min and max space between Emitter PP and Collector PP == 1.9
    A = PP INTERACT COLOD_ESD_PNP_20_PDD
	B = PP INTERACT EMIOD_ESD_PNP_20_PDD
	C = A OR B
	D = SIZE C BY HVESD_S_2_PNP_20_PDD/2 OVERUNDER
	ERROR = NBL INTERACT D > 1 
	C INTERACT ERROR
	EXT A B < HVESD_S_2_PNP_20_PDD ABUT <90 SINGULAR REGION
}
HVESD.S.2_PNP_24
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.2_PNP_24 { @ Min and max space between Emitter PP and Collector PP == 2.1
    A = PP INTERACT COLOD_ESD_PNP_24
	B = PP INTERACT EMIOD_ESD_PNP_24
	C = A OR B
	D = SIZE C BY HVESD_S_2_PNP_24/2 OVERUNDER
	ERROR = NBL INTERACT D > 1 
	C INTERACT ERROR
	EXT A B < HVESD_S_2_PNP_24 ABUT <90 SINGULAR REGION
}
HVESD.S.3_PNP_6
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.3_PNP_6 { @ min and max space between Collector OD and Base OD in finger width direction == 2
   A1 = COLOD_ESD_PNP_6 INSIDE EDGE COL_EMI_ESD_merge_PNP_6
   A2 = EXPAND EDGE A1 INSIDE BY GRID 
   A3 = COLOD_ESD_PNP_6 NOT TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_3_PNP_6
   A NOT TOUCH BASOD_ESD_PNP_6
}
HVESD.S.4_PNP_6
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.4_PNP_6 { @ min and max space between {Collector P+OD Emitter P+OD} and Base OD ring in finger length direction == 4
   A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_6 OUTSIDE BY GRID
   A2 = A1 TOUCH COLOD_ESD_PNP_6 != 1
   A3 = (COLOD_ESD_PNP_6 OR EMIOD_ESD_PNP_6) TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_4_PNP_6
   A NOT TOUCH BASOD_ESD_PNP_6
}
HVESD.S.3_PNP_9
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.3_PNP_9 { @ min and max space between Collector OD and Base OD in finger width direction == 3
   A1 = COLOD_ESD_PNP_9 INSIDE EDGE COL_EMI_ESD_merge_PNP_9
   A2 = EXPAND EDGE A1 INSIDE BY GRID 
   A3 = COLOD_ESD_PNP_9 NOT TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_3_PNP_9
   A NOT TOUCH BASOD_ESD_PNP_9
}
HVESD.S.4_PNP_9
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.4_PNP_9 { @ min and max space between {Collector P+OD Emitter P+OD} and Base OD ring in finger length direction == 3.5
   A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_9 OUTSIDE BY GRID
   A2 = A1 TOUCH COLOD_ESD_PNP_9 != 1
   A3 = (COLOD_ESD_PNP_9 OR EMIOD_ESD_PNP_9) TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_4_PNP_9
   A NOT TOUCH BASOD_ESD_PNP_9
}
HVESD.S.3_PNP_12
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.3_PNP_12 { @ min and max space between Collector OD and Base OD in finger width direction == 2
   A1 = COLOD_ESD_PNP_12 INSIDE EDGE COL_EMI_ESD_merge_PNP_12
   A2 = EXPAND EDGE A1 INSIDE BY GRID 
   A3 = COLOD_ESD_PNP_12 NOT TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_3_PNP_12
   A NOT TOUCH BASOD_ESD_PNP_12
}
HVESD.S.4_PNP_12
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.4_PNP_12 { @ min and max space between {Collector P+OD Emitter P+OD} and Base OD ring in finger length direction == 4
   A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_12 OUTSIDE BY GRID
   A2 = A1 TOUCH COLOD_ESD_PNP_12 != 1
   A3 = (COLOD_ESD_PNP_12 OR EMIOD_ESD_PNP_12) TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_4_PNP_12
   A NOT TOUCH BASOD_ESD_PNP_12
}
HVESD.S.3_PNP_29
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.3_PNP_29 { @ min and max space between Collector OD and Base OD in finger width direction == 5.9
   A1 = COLOD_ESD_PNP_29 INSIDE EDGE COL_EMI_ESD_merge_PNP_29
   A2 = EXPAND EDGE A1 INSIDE BY GRID 
   A3 = COLOD_ESD_PNP_29 NOT TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_3_PNP_29
   A NOT TOUCH BASOD_ESD_PNP_29
}
HVESD.S.4_PNP_29
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.4_PNP_29 { @ min and max space between {Collector P+OD Emitter P+OD} and Base OD ring in finger length direction == 6.9
   A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_29 OUTSIDE BY GRID
   A2 = A1 TOUCH COLOD_ESD_PNP_29 != 1
   A3 = (COLOD_ESD_PNP_29 OR EMIOD_ESD_PNP_29) TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_4_PNP_29
   A NOT TOUCH BASOD_ESD_PNP_29
}
HVESD.S.3_PNP_36
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.3_PNP_36 { @ min and max space between Collector OD and Base OD in finger width direction == 5.4
   A1 = COLOD_ESD_PNP_36 INSIDE EDGE COL_EMI_ESD_merge_PNP_36
   A2 = EXPAND EDGE A1 INSIDE BY GRID 
   A3 = COLOD_ESD_PNP_36 NOT TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_3_PNP_36
   A NOT TOUCH BASOD_ESD_PNP_36
}
HVESD.S.4_PNP_36
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.4_PNP_36 { @ min and max space between {Collector P+OD Emitter P+OD} and Base OD ring in finger length direction == 6.4
   A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_36 OUTSIDE BY GRID
   A2 = A1 TOUCH COLOD_ESD_PNP_36 != 1
   A3 = (COLOD_ESD_PNP_36 OR EMIOD_ESD_PNP_36) TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_4_PNP_36
   A NOT TOUCH BASOD_ESD_PNP_36
}
HVESD.S.3_PNP_45
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.3_PNP_45 { @ min and max space between Collector OD and Base OD in finger width direction == 9.4
   A1 = COLOD_ESD_PNP_45 INSIDE EDGE COL_EMI_ESD_merge_PNP_45
   A2 = EXPAND EDGE A1 INSIDE BY GRID 
   A3 = COLOD_ESD_PNP_45 NOT TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_3_PNP_45
   A NOT TOUCH BASOD_ESD_PNP_45
}
HVESD.S.4_PNP_45
0 0 7 Jan  2 03:30:57 2022                     
HVESD.S.4_PNP_45 { @ min and max space between {Collector P+OD Emitter P+OD} and Base OD ring in finger length direction == 10.4
   A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_45 OUTSIDE BY GRID
   A2 = A1 TOUCH COLOD_ESD_PNP_45 != 1
   A3 = (COLOD_ESD_PNP_45 OR EMIOD_ESD_PNP_45) TOUCH EDGE A2
   A = EXPAND EDGE A3 OUTSIDE BY HVESD_S_4_PNP_45
   A NOT TOUCH BASOD_ESD_PNP_45
}
HVESD.S.5_PNP_12_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.5_PNP_12_PDD { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger width direction == 5.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_12_PDD_width_edge OUTSIDE BY HVESD_S_5_PNP_12_PDD
	A NOT TOUCH BASOD_ESD_PNP_12_PDD
}
HVESD.S.5_PNP_16
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.5_PNP_16 { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger width direction == 5.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_16_width_edge OUTSIDE BY HVESD_S_5_PNP_16
	A NOT TOUCH BASOD_ESD_PNP_16
}
HVESD.S.5_PNP_20
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.5_PNP_20 { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger width direction == 4.6
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_20_width_edge OUTSIDE BY HVESD_S_5_PNP_20
	A NOT TOUCH BASOD_ESD_PNP_20
}
HVESD.S.5_PNP_20_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.5_PNP_20_PDD { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger width direction == 5.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_20_PDD_width_edge OUTSIDE BY HVESD_S_5_PNP_20_PDD
	A NOT TOUCH BASOD_ESD_PNP_20_PDD
}
HVESD.S.5_PNP_24
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.5_PNP_24 { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger width direction == 5.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_24_width_edge OUTSIDE BY HVESD_S_5_PNP_24
	A NOT TOUCH BASOD_ESD_PNP_24
}
HVESD.S.6_PNP_12_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.6_PNP_12_PDD { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger length direction == 6.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_12_PDD_length_edge OUTSIDE BY HVESD_S_6_PNP_12_PDD
	A NOT TOUCH BASOD_ESD_PNP_12_PDD
}
HVESD.S.6_PNP_16
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.6_PNP_16 { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger length direction == 6.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_16_length_edge OUTSIDE BY HVESD_S_6_PNP_16
	A NOT TOUCH BASOD_ESD_PNP_16
}
HVESD.S.6_PNP_20
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.6_PNP_20 { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger length direction == 6.6
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_20_length_edge OUTSIDE BY HVESD_S_6_PNP_20
	A NOT TOUCH BASOD_ESD_PNP_20
}
HVESD.S.6_PNP_20_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.6_PNP_20_PDD { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger length direction == 6.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_20_PDD_length_edge OUTSIDE BY HVESD_S_6_PNP_20_PDD
	A NOT TOUCH BASOD_ESD_PNP_20_PDD
}
HVESD.S.6_PNP_24
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.6_PNP_24 { @ Min and max space between Emitter/Collector OD and Base N+OD ring in finger length direction == 6.98
    A = EXPAND EDGE COL_EMI_ESD_merge_PNP_24_length_edge OUTSIDE BY HVESD_S_6_PNP_24
	A NOT TOUCH BASOD_ESD_PNP_24
}
HVESD.S.7.1_PNP_36
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.7.1_PNP_36 { @ Min and max space between two NBLSLOT == 0.6
    A = HVSHN INTERACT BASOD_ESD_PNP_36
	B = HOLES A INNER
	C = A OR B
	D = NBLSLOT INTERACT C
    E = SIZE D BY HVESD_S_7_1_PNP_36/2 OVERUNDER
	B INTERACT E > 1
	EXT D < HVESD_S_7_1_PNP_36 ABUT < 90 SINGULAR REGION
}
HVESD.S.7.1_PNP_45
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.7.1_PNP_45 { @ Min and max space between two NBLSLOT == 0.6
    A = HVSHN INTERACT BASOD_ESD_PNP_45
	B = HOLES A INNER
	C = A OR B
	D = NBLSLOT INTERACT C
    E = SIZE D BY HVESD_S_7_1_PNP_45/2 OVERUNDER
	B INTERACT E > 1
	EXT D < HVESD_S_7_1_PNP_45 ABUT < 90 SINGULAR REGION
}
HVESD.C.1.1_PNP_6
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_6 { @ Min and max clearance from SH_N to P+ isolation ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_6
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_6 BY -HVESD_C_1_1_PNP_6
   B XOR A
}
HVESD.C.1.1_PNP_9
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_9 { @ Min and max clearance from SH_N to P+ isolation ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_9
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_9 BY -HVESD_C_1_1_PNP_9
   B XOR A
}
HVESD.C.1.1_PNP_12
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_12 { @ Min and max clearance from SH_N to P+ isolation ring == 4
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_12 BY -HVESD_C_1_1_PNP_12
   B XOR A
}
HVESD.C.1.1_PNP_20
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_20 { @ Min and max clearance from SH_N to P+ isolation ring == 4.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_20 BY -HVESD_C_1_1_PNP_20
   B XOR A
}
HVESD.C.1.1_PNP_12_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_12_PDD { @ Min and max clearance from SH_N to P+ isolation ring == 4
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12_PDD
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_12_PDD BY -HVESD_C_1_1_PNP_12_PDD
   B XOR A
}
HVESD.C.1.1_PNP_16
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_16 { @ Min and max clearance from SH_N to P+ isolation ring == 4
   A1 = HVSHN INTERACT BASOD_ESD_PNP_16
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_16 BY -HVESD_C_1_1_PNP_16
   B XOR A
}
HVESD.C.1.1_PNP_20_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_20_PDD { @ Min and max clearance from SH_N to P+ isolation ring == 4
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20_PDD
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_20_PDD BY -HVESD_C_1_1_PNP_20_PDD
   B XOR A
}
HVESD.C.1.1_PNP_24
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_24 { @ Min and max clearance from SH_N to P+ isolation ring == 4
   A1 = HVSHN INTERACT BASOD_ESD_PNP_24
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_24 BY -HVESD_C_1_1_PNP_24
   B XOR A
}
HVESD.C.1.1_PNP_29
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_29 { @ Min and max clearance from SH_N to P+ isolation ring == 4
   A1 = HVSHN INTERACT BASOD_ESD_PNP_29
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_29 BY -HVESD_C_1_1_PNP_29
   B XOR A
}
HVESD.C.1.1_PNP_36
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_36 { @ Min and max clearance from SH_N to P+ isolation ring == 4.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_36
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_36 BY -HVESD_C_1_1_PNP_36
   B XOR A
}
HVESD.C.1.1_PNP_45
0 0 6 Jan  2 03:30:57 2022                     
HVESD.C.1.1_PNP_45 { @ Min and max clearance from SH_N to P+ isolation ring == 8
   A1 = HVSHN INTERACT BASOD_ESD_PNP_45
   A = (HOLES A1) OR A1
   B = SIZE PPOD_H_BJT_PNP_45 BY -HVESD_C_1_1_PNP_45
   B XOR A
}
HVESD.C.2_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.C.2_PNP_12_PDD { @ min and max clearance from CFP to SH_N in finger width direction == 0.1
   A = OD INTERACT EMIOD_ESD_PNP_12_PDD
   B = HVSHN INTERACT A 
   INT B CFP < HVESD_C_2_PNP_12_PDD ABUT < 90 SINGULAR REGION
   C = B AND CFP
   SIZE C BY HVESD_C_2_PNP_12_PDD/2 UNDEROVER
}
HVESD.C.2_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.C.2_PNP_16 { @ min and max clearance from CFP to SH_N in finger width direction == 0.1
   A = OD INTERACT EMIOD_ESD_PNP_16
   B = HVSHN INTERACT A 
   INT B CFP < HVESD_C_2_PNP_16 ABUT < 90 SINGULAR REGION
   C = B AND CFP
   SIZE C BY HVESD_C_2_PNP_16/2 UNDEROVER
}
HVESD.C.2_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.C.2_PNP_20_PDD { @ min and max clearance from CFP to SH_N in finger width direction == 0.1
   A = OD INTERACT EMIOD_ESD_PNP_20_PDD
   B = HVSHN INTERACT A 
   INT B CFP < HVESD_C_2_PNP_20_PDD ABUT < 90 SINGULAR REGION
   C = B AND CFP
   SIZE C BY HVESD_C_2_PNP_20_PDD/2 UNDEROVER
}
HVESD.C.2_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.C.2_PNP_24 { @ min and max clearance from CFP to SH_N in finger width direction == 0.1
   A = OD INTERACT EMIOD_ESD_PNP_24
   B = HVSHN INTERACT A 
   INT B CFP < HVESD_C_2_PNP_24 ABUT < 90 SINGULAR REGION
   C = B AND CFP
   SIZE C BY HVESD_C_2_PNP_24/2 UNDEROVER
}
HVESD.E.39.1_PNP_36
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.39.1_PNP_36 { @ Min and max extension of (HVNW OR HVPB) beyond NBLSLOT in finger length direction == 0
    A = EXPAND EDGE HVPB_PNP_36_length_edge OUTSIDE BY HVESD_E_14_PNP_36
    B1 = HVNW TOUCH EDGE A
    B = EXPAND EDGE B1 OUTSIDE BY GRID
    (NBLSLOT INSIDE BASOD_ESD_PNP_36_H) TOUCH B != 2
	(NBLSLOT INSIDE BASOD_ESD_PNP_36_H) NOT INSIDE (HVNW OR HVPB)
}
HVESD.E.39.1_PNP_45
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.39.1_PNP_45 { @ Min and max extension of (HVNW OR HVPB) beyond NBLSLOT in finger length direction == 0
    A = EXPAND EDGE HVPB_PNP_45_length_edge OUTSIDE BY HVESD_E_14_PNP_45
    B1 = HVNW TOUCH EDGE A
    B = EXPAND EDGE B1 OUTSIDE BY GRID
    (NBLSLOT INSIDE BASOD_ESD_PNP_45_H) TOUCH B != 2
	(NBLSLOT INSIDE BASOD_ESD_PNP_45_H) NOT INSIDE (HVNW OR HVPB)
}
HVESD.E.40.1_PNP_36
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.40.1_PNP_36 { @ Min extension of (HVNW OR HVPB) beyond outermost NBLSLOT in finger width direction within {HVNW AND NBL} >= 0
    (NBLSLOT INTERACT PPOD_H_BJT_PNP_36) NOT INSIDE (HVNW OR HVPB)
}
HVESD.E.40.1_PNP_45
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.40.1_PNP_45 { @ Min extension of (HVNW OR HVPB) beyond outermost NBLSLOT in finger width direction within {HVNW AND NBL} >= 0
    (NBLSLOT INTERACT PPOD_H_BJT_PNP_45) NOT INSIDE (HVNW OR HVPB)
}
HVESD.E.41.1_PNP_36
0 0 10 Jan  2 03:30:57 2022                    
HVESD.E.41.1_PNP_36 { @ Max extension of (HVNW OR HVPB) beyond NBLSLOT in finger width direction within {HVNW AND NBL} <= 0.6
    A = EXPAND EDGE HVPB_PNP_36_outmost_width_edge OUTSIDE BY HVESD_E_13_PNP_36
	B1 = HVNW TOUCH EDGE A
	B = EXPAND EDGE B1 INSIDE BY HVESD_E_41_1_PNP_36 
	B NOT INTERACT NBLSLOT
    C = EXPAND EDGE HVPB_PNP_36_inner_width_edge OUTSIDE BY HVESD_E_13_1_PNP_36
	D1 = HVNW TOUCH EDGE C
	D = EXPAND EDGE D1 INSIDE BY HVESD_E_41_1_PNP_36 
	D NOT INTERACT NBLSLOT
}
HVESD.E.41.1_PNP_45
0 0 10 Jan  2 03:30:57 2022                    
HVESD.E.41.1_PNP_45 { @ Max extension of (HVNW OR HVPB) beyond NBLSLOT in finger width direction within {HVNW AND NBL} <= 0.6
    A = EXPAND EDGE HVPB_PNP_45_outmost_width_edge OUTSIDE BY HVESD_E_13_PNP_45
	B1 = HVNW TOUCH EDGE A
	B = EXPAND EDGE B1 INSIDE BY HVESD_E_41_1_PNP_45 
	B NOT INTERACT NBLSLOT
    C = EXPAND EDGE HVPB_PNP_45_inner_width_edge OUTSIDE BY HVESD_E_13_1_PNP_45
	D1 = HVNW TOUCH EDGE C
	D = EXPAND EDGE D1 INSIDE BY HVESD_E_41_1_PNP_45 
	D NOT INTERACT NBLSLOT
}
HVESD.E.1_PNP_6
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.1_PNP_6 { @ Min and max extension of EMRDMY beyond Emitter P+OD for PNP_6 == 0
    A = EMRDMY INTERACT EMIOD_ESD_PNP_6
	B = SIZE EMIOD_ESD_PNP_6 BY HVESD_E_1_PNP_6
	A XOR B
}
HVESD.E.1_PNP_12
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.1_PNP_12 { @ Min and max extension of EMRDMY beyond Emitter P+OD for PNP_12 == 0
    A = EMRDMY INTERACT EMIOD_ESD_PNP_12
	B = SIZE EMIOD_ESD_PNP_12 BY HVESD_E_1_PNP_12
	A XOR B
}
HVESD.E.2_PNP_6
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.2_PNP_6 { @ Min extension of {Emitter P+OD OR Collector P+OD} beyond CO in finger length direction > 4
   A = CO INTERACT COL_EMI_ESD_merge_PNP_6
   ENC A EMIOD_ESD_PNP_6_length_edge < HVESD_E_2_PNP_6 ABUT < 90 REGION
   ENC A COLOD_ESD_PNP_6_length_edge < HVESD_E_2_PNP_6 ABUT < 90 REGION
}
HVESD.E.2_PNP_9
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.2_PNP_9 { @ Min extension of {Emitter P+OD OR Collector P+OD} beyond CO in finger length direction > 4
   A = CO INTERACT COL_EMI_ESD_merge_PNP_9
   ENC A EMIOD_ESD_PNP_9_length_edge < HVESD_E_2_PNP_9 ABUT < 90 REGION
   ENC A COLOD_ESD_PNP_9_length_edge < HVESD_E_2_PNP_9 ABUT < 90 REGION
}
HVESD.E.2_PNP_12
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.2_PNP_12 { @ Min extension of {Emitter P+OD OR Collector P+OD} beyond CO in finger length direction > 4
   A = CO INTERACT COL_EMI_ESD_merge_PNP_12
   ENC A EMIOD_ESD_PNP_12_length_edge < HVESD_E_2_PNP_12 ABUT < 90 REGION
   ENC A COLOD_ESD_PNP_12_length_edge < HVESD_E_2_PNP_12 ABUT < 90 REGION
}
HVESD.E.2_PNP_29
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.2_PNP_29 { @ Min extension of {Emitter P+OD OR Collector P+OD} beyond CO in finger length direction > 4
   A = CO INTERACT COL_EMI_ESD_merge_PNP_29
   ENC A EMIOD_ESD_PNP_29_length_edge < HVESD_E_2_PNP_29 ABUT < 90 REGION
   ENC A COLOD_ESD_PNP_29_length_edge < HVESD_E_2_PNP_29 ABUT < 90 REGION
}
HVESD.E.2_PNP_36
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.2_PNP_36 { @ Min extension of {Emitter P+OD OR Collector P+OD} beyond CO in finger length direction > 4
   A = CO INTERACT COL_EMI_ESD_merge_PNP_36
   ENC A EMIOD_ESD_PNP_36_length_edge < HVESD_E_2_PNP_36 ABUT < 90 REGION
   ENC A COLOD_ESD_PNP_36_length_edge < HVESD_E_2_PNP_36 ABUT < 90 REGION
}
HVESD.E.2_PNP_45
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.2_PNP_45 { @ Min extension of {Emitter P+OD OR Collector P+OD} beyond CO in finger length direction > 4
   A = CO INTERACT COL_EMI_ESD_merge_PNP_45
   ENC A EMIOD_ESD_PNP_45_length_edge < HVESD_E_2_PNP_45 ABUT < 90 REGION
   ENC A COLOD_ESD_PNP_45_length_edge < HVESD_E_2_PNP_45 ABUT < 90 REGION
}
HVESD.E.4_PNP_12_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.4_PNP_12_PDD { @ Min extension of Emitter/Collector OD beyond CO in finger length direction >= 4
    ENC CO COL_EMI_ESD_merge_PNP_12_PDD_length_edge < HVESD_E_4_PNP_12_PDD ABUT < 90 REGION
}
HVESD.E.4_PNP_16
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.4_PNP_16 { @ Min extension of Emitter/Collector OD beyond CO in finger length direction >= 4
    ENC CO COL_EMI_ESD_merge_PNP_16_length_edge < HVESD_E_4_PNP_16 ABUT < 90 REGION
}
HVESD.E.4_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.4_PNP_20 { @ Min extension of Emitter/Collector OD beyond CO in finger length direction >= 4
    ENC CO COL_EMI_ESD_merge_PNP_20_length_edge < HVESD_E_4_PNP_20 ABUT < 90 REGION
}
HVESD.E.4_PNP_20_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.4_PNP_20_PDD { @ Min extension of Emitter/Collector OD beyond CO in finger length direction >= 4
    ENC CO COL_EMI_ESD_merge_PNP_20_PDD_length_edge < HVESD_E_4_PNP_20_PDD ABUT < 90 REGION
}
HVESD.E.4_PNP_24
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.4_PNP_24 { @ Min extension of Emitter/Collector OD beyond CO in finger length direction >= 4
    ENC CO COL_EMI_ESD_merge_PNP_24_length_edge < HVESD_E_4_PNP_24 ABUT < 90 REGION
}
HVESD.E.5_PNP_6
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_6 { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_6
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_6 OR BASOD_ESD_PNP_6_H) BY HVESD_E_5_PNP_6
   A XOR B
}
HVESD.E.6.1_PNP_6
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_6 { @ Min and max extension of PSUB beyond SH_N == 1.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_6
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_6
   B = PSUB INTERACT BASOD_ESD_PNP_6
   A XOR B
}
HVESD.E.5_PNP_9
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_9 { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_9
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_9 OR BASOD_ESD_PNP_9_H) BY HVESD_E_5_PNP_9
   A XOR B
}
HVESD.E.6.1_PNP_9
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_9 { @ Min and max extension of PSUB beyond SH_N == 1.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_9
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_9
   B = PSUB INTERACT BASOD_ESD_PNP_9
   A XOR B
}
HVESD.E.5_PNP_12
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_12 { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_12 OR BASOD_ESD_PNP_12_H) BY HVESD_E_5_PNP_12
   A XOR B
}
HVESD.E.6.1_PNP_12
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_12 { @ Min and max extension of PSUB beyond SH_N == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_12
   B = PSUB INTERACT BASOD_ESD_PNP_12
   A XOR B
}
HVESD.E.5_PNP_20
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_20 { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_20 OR BASOD_ESD_PNP_20_H) BY HVESD_E_5_PNP_20
   A XOR B
}
HVESD.E.6.1_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_20 { @ Min and max extension of PSUB beyond SH_N == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_20
   B = PSUB INTERACT BASOD_ESD_PNP_20
   A XOR B
}
HVESD.E.5_PNP_12_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_12_PDD { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12_PDD
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_12_PDD OR BASOD_ESD_PNP_12_PDD_H) BY HVESD_E_5_PNP_12_PDD
   A XOR B
}
HVESD.E.6.1_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_12_PDD { @ Min and max extension of PSUB beyond SH_N == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12_PDD
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_12_PDD
   B = PSUB INTERACT BASOD_ESD_PNP_12_PDD
   A XOR B
}
HVESD.E.5_PNP_16
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_16 { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_16
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_16 OR BASOD_ESD_PNP_16_H) BY HVESD_E_5_PNP_16
   A XOR B
}
HVESD.E.6.1_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_16 { @ Min and max extension of PSUB beyond SH_N == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_16
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_16
   B = PSUB INTERACT BASOD_ESD_PNP_16
   A XOR B
}
HVESD.E.5_PNP_20_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_20_PDD { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20_PDD
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_20_PDD OR BASOD_ESD_PNP_20_PDD_H) BY HVESD_E_5_PNP_20_PDD
   A XOR B
}
HVESD.E.6.1_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_20_PDD { @ Min and max extension of PSUB beyond SH_N == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20_PDD
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_20_PDD
   B = PSUB INTERACT BASOD_ESD_PNP_20_PDD
   A XOR B
}
HVESD.E.5_PNP_24
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_24 { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_24
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_24 OR BASOD_ESD_PNP_24_H) BY HVESD_E_5_PNP_24
   A XOR B
}
HVESD.E.6.1_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_24 { @ Min and max extension of PSUB beyond SH_N == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_24
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_24
   B = PSUB INTERACT BASOD_ESD_PNP_24
   A XOR B
}
HVESD.E.5_PNP_29
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_29 { @ Min and max extension of SH_N beyond Base N+OD ring == 2.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_29
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_29 OR BASOD_ESD_PNP_29_H) BY HVESD_E_5_PNP_29
   A XOR B
}
HVESD.E.6.1_PNP_29
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_29 { @ Min and max extension of PSUB beyond SH_N == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_29
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_29
   B = PSUB INTERACT BASOD_ESD_PNP_29
   A XOR B
}
HVESD.E.5_PNP_36
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_36 { @ Min and max extension of SH_N beyond Base N+OD ring == 1
   A1 = HVSHN INTERACT BASOD_ESD_PNP_36
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_36 OR BASOD_ESD_PNP_36_H) BY HVESD_E_5_PNP_36
   A XOR B
}
HVESD.E.6.1_PNP_36
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_36 { @ Min and max extension of PSUB beyond SH_N == 3.5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_36
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_36
   B = PSUB INTERACT BASOD_ESD_PNP_36
   A XOR B
}
HVESD.E.5_PNP_45
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.5_PNP_45 { @ Min and max extension of SH_N beyond Base N+OD ring == 3
   A1 = HVSHN INTERACT BASOD_ESD_PNP_45
   A = (HOLES A1) OR A1
   B = SIZE (BASOD_ESD_PNP_45 OR BASOD_ESD_PNP_45_H) BY HVESD_E_5_PNP_45
   A XOR B
}
HVESD.E.6.1_PNP_45
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.6.1_PNP_45 { @ Min and max extension of PSUB beyond SH_N == 5
   A1 = HVSHN INTERACT BASOD_ESD_PNP_45
   A2 = (HOLES A1) OR A1
   A = SIZE A2 BY HVESD_E_6_1_PNP_45
   B = PSUB INTERACT BASOD_ESD_PNP_45
   A XOR B
}
HVESD.E.7_PNP_9
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.7_PNP_9 { @ Min and max extension of HVPB beyond Collector P+OD == 0.3
    A = HVPB INTERACT COLOD_ESD_PNP_9
    B = SIZE COLOD_ESD_PNP_9 BY HVESD_E_7_PNP_9
	A XOR B
}
HVESD.E.7_PNP_36
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.7_PNP_36 { @ Min and max extension of HVPB beyond Collector P+OD == 0.4
    A = HVPB INTERACT COLOD_ESD_PNP_36
    B = SIZE COLOD_ESD_PNP_36 BY HVESD_E_7_PNP_36
	A XOR B
}
HVESD.E.7_PNP_45
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.7_PNP_45 { @ Min and max extension of HVPB beyond Collector P+OD == 0.4
    A = HVPB INTERACT COLOD_ESD_PNP_45
    B = SIZE COLOD_ESD_PNP_45 BY HVESD_E_7_PNP_45
	A XOR B
}
HVESD.E.8.1_PNP_6
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_6 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_6 HVDMY < HVESD_E_8_1_PNP_6 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_6
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_6 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_6
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_6
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_9
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_9 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_9 HVDMY < HVESD_E_8_1_PNP_9 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_9
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_9 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_9
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_9
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_12
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_12 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_12 HVDMY < HVESD_E_8_1_PNP_12 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_12
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_12 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_12
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_20 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_20 HVDMY < HVESD_E_8_1_PNP_20 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_20 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_20
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_12_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_12_PDD { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_12_PDD HVDMY < HVESD_E_8_1_PNP_12_PDD ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_12_PDD { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_12_PDD
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_12_PDD
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_16
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_16 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_16 HVDMY < HVESD_E_8_1_PNP_16 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_16 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_16
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_16
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_20_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_20_PDD { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_20_PDD HVDMY < HVESD_E_8_1_PNP_20_PDD ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_20_PDD { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_20_PDD
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_20_PDD
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_24
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_24 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_24 HVDMY < HVESD_E_8_1_PNP_24 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_24 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_24
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_24
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_29
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_29 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_29 HVDMY < HVESD_E_8_1_PNP_29 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_29
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_29 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_29
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_29
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_36
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_36 { @ Min extension of HVDMY beyond P+ isolation ring >= 1
   ENC PPOD_R_BJT_PNP_36 HVDMY < HVESD_E_8_1_PNP_36 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_36
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_36 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_36
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_36
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.8.1_PNP_45
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.8.1_PNP_45 { @ Min extension of HVDMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_45 HVDMY < HVESD_E_8_1_PNP_45 ABUT < 90 SINGULAR REGION
}
HVESD.E.9.1_PNP_45
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.9.1_PNP_45 { @ Min and Max extension of NBL beyond SH_N to which is inside NBL == 0
   A1 = HVSHN INTERACT BASOD_ESD_PNP_45
   A = (HOLES A1) OR A1 
   B1 = NBL INTERACT BASOD_ESD_PNP_45
   B = (HOLES B1) OR B1
   A XOR B
}
HVESD.E.10_PNP_20
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.10_PNP_20 { @ Min and Max extension of SH_P beyond Emitter/Collector OD in finger width direction == 0.6
   A1 = EXPAND EDGE COL_EMI_ESD_merge_PNP_20_width_edge OUTSIDE BY HVESD_E_10_PNP_20
   A2 = EXPAND EDGE COL_EMI_ESD_merge_PNP_20_width_edge OUTSIDE BY HVESD_E_10_PNP_20 + GRID
   A = A2 NOT A1
   A NOT TOUCH HVSHP
}
HVESD.E.11_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.11_PNP_20 { @ Min and Max extension of SH_P beyond Emitter/Collector OD in finger length direction == 0.6
   A1 = COL_EMI_ESD_merge_PNP_20_length_edge INSIDE EDGE HVSHP
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_11_PNP_20
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_11_PNP_20 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHP
}
HVESD.E.12_PNP_12_PDD
0 0 10 Jan  2 03:30:57 2022                    
HVESD.E.12_PNP_12_PDD { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger width direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_12_PDD
   B = SH_P INTERACT COLOD_ESD_PNP_12_PDD
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = EXPAND EDGE F INSIDE BY HVESD_E_12_PNP_12_PDD
   G NOT TOUCH COLOD_ESD_PNP_12_PDD
}
HVESD.E.12_PNP_16
0 0 10 Jan  2 03:30:57 2022                    
HVESD.E.12_PNP_16 { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger width direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_16
   B = SH_P INTERACT COLOD_ESD_PNP_16
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = EXPAND EDGE F INSIDE BY HVESD_E_12_PNP_16
   G NOT TOUCH COLOD_ESD_PNP_16
}
HVESD.E.12_PNP_20_PDD
0 0 10 Jan  2 03:30:57 2022                    
HVESD.E.12_PNP_20_PDD { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger width direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_20_PDD
   B = SH_P INTERACT COLOD_ESD_PNP_20_PDD
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = EXPAND EDGE F INSIDE BY HVESD_E_12_PNP_20_PDD
   G NOT TOUCH COLOD_ESD_PNP_20_PDD
}
HVESD.E.12_PNP_24
0 0 10 Jan  2 03:30:57 2022                    
HVESD.E.12_PNP_24 { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger width direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_24
   B = SH_P INTERACT COLOD_ESD_PNP_24
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = EXPAND EDGE F INSIDE BY HVESD_E_12_PNP_24
   G NOT TOUCH COLOD_ESD_PNP_24
}
HVESD.E.13_PNP_36
0 0 4 Jan  2 03:30:57 2022                     
HVESD.E.13_PNP_36 { @ Min and Max extension of outmost SH_N beyond HVPB in finger width direction == 4
   A = EXPAND EDGE HVPB_PNP_36_outmost_width_edge OUTSIDE BY HVESD_E_13_PNP_36
   A NOT TOUCH HVSHN
}
HVESD.E.13.1_PNP_36
0 0 4 Jan  2 03:30:57 2022                     
HVESD.E.13.1_PNP_36 { @ Min and Max extension of SH_N beyond HVPB in finger width direction == 2.1
   A = EXPAND EDGE HVPB_PNP_36_inner_width_edge OUTSIDE BY HVESD_E_13_1_PNP_36
   A NOT TOUCH HVSHN 
}
HVESD.E.14_PNP_36
0 0 4 Jan  2 03:30:57 2022                     
HVESD.E.14_PNP_36 { @ Min and Max extension of SH_N beyond HVPB in finger length direction == 5
   A = EXPAND EDGE HVPB_PNP_36_length_edge OUTSIDE BY HVESD_E_14_PNP_36
   A NOT TOUCH HVSHN 
}
HVESD.E.13_PNP_45
0 0 4 Jan  2 03:30:57 2022                     
HVESD.E.13_PNP_45 { @ Min and Max extension of outmost SH_N beyond HVPB in finger width direction == 6
   A = EXPAND EDGE HVPB_PNP_45_outmost_width_edge OUTSIDE BY HVESD_E_13_PNP_45
   A NOT TOUCH HVSHN
}
HVESD.E.13.1_PNP_45
0 0 4 Jan  2 03:30:57 2022                     
HVESD.E.13.1_PNP_45 { @ Min and Max extension of SH_N beyond HVPB in finger width direction == 2.6
   A = EXPAND EDGE HVPB_PNP_45_inner_width_edge OUTSIDE BY HVESD_E_13_1_PNP_45
   A NOT TOUCH HVSHN 
}
HVESD.E.14_PNP_45
0 0 4 Jan  2 03:30:57 2022                     
HVESD.E.14_PNP_45 { @ Min and Max extension of SH_N beyond HVPB in finger length direction == 7
   A = EXPAND EDGE HVPB_PNP_45_length_edge OUTSIDE BY HVESD_E_14_PNP_45
   A NOT TOUCH HVSHN 
}
HVESD.E.15_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.15_PNP_20 { @ Min and max extension of SH_P beyond {Collector PP edge INSIDE Emitter/Collector OD} == 0.42
   A1 = (PP INTERACT COLOD_ESD_PNP_20) INSIDE EDGE COL_EMI_ESD_merge_PNP_20
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_15_PNP_20
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_15_PNP_20 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHP
}
HVESD.E.16_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.16_PNP_12_PDD { @ Min and max extension of SH_N beyond Emitter PP in finger width direction == 0.3
   A1 = (PP INTERACT EMIOD_ESD_PNP_12_PDD) INSIDE EDGE COL_EMI_ESD_merge_PNP_12_PDD
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_12_PDD
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_12_PDD + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.16_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.16_PNP_16 { @ Min and max extension of SH_N beyond Emitter PP in finger width direction == 0.3
   A1 = (PP INTERACT EMIOD_ESD_PNP_16) INSIDE EDGE COL_EMI_ESD_merge_PNP_16
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_16
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_16 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.16_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.16_PNP_20 { @ Min and max extension of SH_N beyond Emitter PP in finger width direction == 0.42
   A1 = (PP INTERACT EMIOD_ESD_PNP_20) INSIDE EDGE COL_EMI_ESD_merge_PNP_20
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_20
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_20 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.16_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.16_PNP_20_PDD { @ Min and max extension of SH_N beyond Emitter PP in finger width direction == 0.3
   A1 = (PP INTERACT EMIOD_ESD_PNP_20_PDD) INSIDE EDGE COL_EMI_ESD_merge_PNP_20_PDD
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_20_PDD
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_20_PDD + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.16_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.16_PNP_24 { @ Min and max extension of SH_N beyond Emitter PP in finger width direction == 0.3
   A1 = (PP INTERACT EMIOD_ESD_PNP_24) INSIDE EDGE COL_EMI_ESD_merge_PNP_24
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_24
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_16_PNP_24 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.17_PNP_12_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.17_PNP_12_PDD { @ Min extension of SH_N beyond Emitter/Collector OD in finger length direction >= 6.98
							@ SH_N of Emitter/Collector OD and SH_N of Base OD must be butted 
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_12_PDD
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_merge_PNP_12_PDD_length_edge BASOD_ESD_PNP_12_PDD < HVESD_E_17_PNP_12_PDD ABUT <90 REGION
}
HVESD.E.17_PNP_16
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.17_PNP_16 { @ Min extension of SH_N beyond Emitter/Collector OD in finger length direction >= 6.98
							@ SH_N of Emitter/Collector OD and SH_N of Base OD must be butted 
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_16
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_merge_PNP_16_length_edge BASOD_ESD_PNP_16 < HVESD_E_17_PNP_16 ABUT <90 REGION
}
HVESD.E.17_PNP_20
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.17_PNP_20 { @ Min extension of SH_N beyond Emitter/Collector OD in finger length direction >= 6.6
							@ SH_N of Emitter/Collector OD and SH_N of Base OD must be butted 
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_20
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_merge_PNP_20_length_edge BASOD_ESD_PNP_20 < HVESD_E_17_PNP_20 ABUT <90 REGION
}
HVESD.E.17_PNP_20_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.17_PNP_20_PDD { @ Min extension of SH_N beyond Emitter/Collector OD in finger length direction >= 6.98
							@ SH_N of Emitter/Collector OD and SH_N of Base OD must be butted 
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_20_PDD
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_merge_PNP_20_PDD_length_edge BASOD_ESD_PNP_20_PDD < HVESD_E_17_PNP_20_PDD ABUT <90 REGION
}
HVESD.E.17_PNP_24
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.17_PNP_24 { @ Min extension of SH_N beyond Emitter/Collector OD in finger length direction >= 6.98
							@ SH_N of Emitter/Collector OD and SH_N of Base OD must be butted 
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_24
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_merge_PNP_24_length_edge BASOD_ESD_PNP_24 < HVESD_E_17_PNP_24 ABUT <90 REGION
}
HVESD.E.18_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.18_PNP_12_PDD { @ Min and max extension of PP beyond Emitter/Collector OD == 0.18
   A1 = COL_EMI_ESD_merge_PNP_12_PDD INSIDE EDGE PP
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_12_PDD
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_12_PDD + GRID
   A = A3 NOT A2
   A NOT TOUCH PP
}
HVESD.E.18_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.18_PNP_16 { @ Min and max extension of PP beyond Emitter/Collector OD == 0.18
   A1 = COL_EMI_ESD_merge_PNP_16 INSIDE EDGE PP
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_16
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_16 + GRID
   A = A3 NOT A2
   A NOT TOUCH PP
}
HVESD.E.18_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.18_PNP_20 { @ Min and max extension of PP beyond Emitter/Collector OD == 0.18
   A1 = COL_EMI_ESD_merge_PNP_20 INSIDE EDGE PP
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_20
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_20 + GRID
   A = A3 NOT A2
   A NOT TOUCH PP
}
HVESD.E.18_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.18_PNP_20_PDD { @ Min and max extension of PP beyond Emitter/Collector OD == 0.18
   A1 = COL_EMI_ESD_merge_PNP_20_PDD INSIDE EDGE PP
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_20_PDD
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_20_PDD + GRID
   A = A3 NOT A2
   A NOT TOUCH PP
}
HVESD.E.18_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.18_PNP_24 { @ Min and max extension of PP beyond Emitter/Collector OD == 0.18
   A1 = COL_EMI_ESD_merge_PNP_24 INSIDE EDGE PP
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_24
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_18_PNP_24 + GRID
   A = A3 NOT A2
   A NOT TOUCH PP
}
HVESD.E.19_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.19_PNP_12_PDD { @ Min and max extension of RPO beyond Emitter/Collector OD in finger length direction == 0.8
   A1 = COL_EMI_ESD_merge_PNP_12_PDD INSIDE EDGE RPO
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_12_PDD
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_12_PDD + GRID
   A = A3 NOT A2
   A NOT TOUCH RPO
}
HVESD.E.19_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.19_PNP_16 { @ Min and max extension of RPO beyond Emitter/Collector OD in finger length direction == 0.8
   A1 = COL_EMI_ESD_merge_PNP_16 INSIDE EDGE RPO
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_16
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_16 + GRID
   A = A3 NOT A2
   A NOT TOUCH RPO
}
HVESD.E.19_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.19_PNP_20 { @ Min and max extension of RPO beyond Emitter/Collector OD in finger length direction == 0.8
   A1 = COL_EMI_ESD_merge_PNP_20 INSIDE EDGE RPO
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_20
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_20 + GRID
   A = A3 NOT A2
   A NOT TOUCH RPO
}
HVESD.E.19_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.19_PNP_20_PDD { @ Min and max extension of RPO beyond Emitter/Collector OD in finger length direction == 0.8
   A1 = COL_EMI_ESD_merge_PNP_20_PDD INSIDE EDGE RPO
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_20_PDD
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_20_PDD + GRID
   A = A3 NOT A2
   A NOT TOUCH RPO
}
HVESD.E.19_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.19_PNP_24 { @ Min and max extension of RPO beyond Emitter/Collector OD in finger length direction == 0.8
   A1 = COL_EMI_ESD_merge_PNP_24 INSIDE EDGE RPO
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_24
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_19_PNP_24 + GRID
   A = A3 NOT A2
   A NOT TOUCH RPO
}
HVESD.E.20_PNP_12_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.20_PNP_12_PDD { @ min and max PDD width from SH_N to SH_P in finger width direction == 0.7
   A = OD INTERACT COLOD_ESD_PNP_12_PDD
   B = (A NOT HVSHN) NOT SH_P
   INT B < HVESD_E_20_PNP_12_PDD ABUT < 90 SINGULAR REGION
   SIZE B BY HVESD_E_20_PNP_12_PDD/2 UNDEROVER
}
HVESD.E.20_PNP_16
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.20_PNP_16 { @ min and max PDD width from SH_N to SH_P in finger width direction == 1
   A = OD INTERACT COLOD_ESD_PNP_16
   B = (A NOT HVSHN) NOT SH_P
   INT B < HVESD_E_20_PNP_16 ABUT < 90 SINGULAR REGION
   SIZE B BY HVESD_E_20_PNP_16/2 UNDEROVER
}
HVESD.E.20_PNP_24
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.20_PNP_24 { @ min and max PDD width from SH_N to SH_P in finger width direction == 1.5
   A = OD INTERACT COLOD_ESD_PNP_24
   B = (A NOT HVSHN) NOT SH_P
   INT B < HVESD_E_20_PNP_24 ABUT < 90 SINGULAR REGION
   SIZE B BY HVESD_E_20_PNP_24/2 UNDEROVER
}
HVESD.E.21_PNP_12_PDD
0 0 12 Jan  2 03:30:57 2022                    
HVESD.E.21_PNP_12_PDD { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger length direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_12_PDD
   B = SH_P INTERACT COLOD_ESD_PNP_12_PDD
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = B NOT TOUCH EDGE C
   H = G NOT TOUCH EDGE F
   M = EXPAND EDGE H INSIDE BY HVESD_E_21_PNP_12_PDD
   M NOT TOUCH COLOD_ESD_PNP_12_PDD
}
HVESD.E.21_PNP_16
0 0 12 Jan  2 03:30:57 2022                    
HVESD.E.21_PNP_16 { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger length direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_16
   B = SH_P INTERACT COLOD_ESD_PNP_16
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = B NOT TOUCH EDGE C
   H = G NOT TOUCH EDGE F
   M = EXPAND EDGE H INSIDE BY HVESD_E_21_PNP_16
   M NOT TOUCH COLOD_ESD_PNP_16
}
HVESD.E.21_PNP_20_PDD
0 0 12 Jan  2 03:30:57 2022                    
HVESD.E.21_PNP_20_PDD { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger length direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_20_PDD
   B = SH_P INTERACT COLOD_ESD_PNP_20_PDD
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = B NOT TOUCH EDGE C
   H = G NOT TOUCH EDGE F
   M = EXPAND EDGE H INSIDE BY HVESD_E_21_PNP_20_PDD
   M NOT TOUCH COLOD_ESD_PNP_20_PDD
}
HVESD.E.21_PNP_24
0 0 12 Jan  2 03:30:57 2022                    
HVESD.E.21_PNP_24 { @ min and max extension of SH_P beyond beyond Emitter/Collector OD in finger length direction == 0.48
   A = OD INTERACT COLOD_ESD_PNP_24
   B = SH_P INTERACT COLOD_ESD_PNP_24
   C = B INSIDE EDGE A
   D = B TOUCH EDGE C 
   E = EXPAND EDGE D INSIDE BY GRID
   F = B NOT TOUCH EDGE E
   G = B NOT TOUCH EDGE C
   H = G NOT TOUCH EDGE F
   M = EXPAND EDGE H INSIDE BY HVESD_E_21_PNP_24
   M NOT TOUCH COLOD_ESD_PNP_24
}
HVESD.E.22_PNP_12_PDD
0 0 8 Jan  2 03:30:57 2022                     
HVESD.E.22_PNP_12_PDD { @ min and max extension of CFP beyond SH_N in finger width direction == 0.5
   A = OD INTERACT COLOD_ESD_PNP_12_PDD
   B = CFP INTERACT A
   C = HVSHN INTERACT A
   ENC C B < HVESD_E_22_PNP_12_PDD ABUT < 90 SINGULAR REGION
   D = B NOT C
   SIZE D BY HVESD_E_22_PNP_12_PDD/2 UNDEROVER
}
HVESD.E.23_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.23_PNP_12_PDD { @ min and max extension of CFP beyond OD in finger length direction == 0.3
   A = OD INTERACT COLOD_ESD_PNP_12_PDD
   B = CFP INTERACT A
   ENC A B < HVESD_E_23_PNP_12_PDD ABUT < 90 SINGULAR REGION
   C = B NOT A 
   SIZE C BY HVESD_E_23_PNP_12_PDD/2 UNDEROVER
}
HVESD.E.22_PNP_16
0 0 8 Jan  2 03:30:57 2022                     
HVESD.E.22_PNP_16 { @ min and max extension of CFP beyond SH_N in finger width direction == 0.8
   A = OD INTERACT COLOD_ESD_PNP_16
   B = CFP INTERACT A
   C = HVSHN INTERACT A
   ENC C B < HVESD_E_22_PNP_16 ABUT < 90 SINGULAR REGION
   D = B NOT C
   SIZE D BY HVESD_E_22_PNP_16/2 UNDEROVER
}
HVESD.E.23_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.23_PNP_16 { @ min and max extension of CFP beyond OD in finger length direction == 0.3
   A = OD INTERACT COLOD_ESD_PNP_16
   B = CFP INTERACT A
   ENC A B < HVESD_E_23_PNP_16 ABUT < 90 SINGULAR REGION
   C = B NOT A 
   SIZE C BY HVESD_E_23_PNP_16/2 UNDEROVER
}
HVESD.E.22_PNP_20_PDD
0 0 8 Jan  2 03:30:57 2022                     
HVESD.E.22_PNP_20_PDD { @ min and max extension of CFP beyond SH_N in finger width direction == 1
   A = OD INTERACT COLOD_ESD_PNP_20_PDD
   B = CFP INTERACT A
   C = HVSHN INTERACT A
   ENC C B < HVESD_E_22_PNP_20_PDD ABUT < 90 SINGULAR REGION
   D = B NOT C
   SIZE D BY HVESD_E_22_PNP_20_PDD/2 UNDEROVER
}
HVESD.E.23_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.23_PNP_20_PDD { @ min and max extension of CFP beyond OD in finger length direction == 0.3
   A = OD INTERACT COLOD_ESD_PNP_20_PDD
   B = CFP INTERACT A
   ENC A B < HVESD_E_23_PNP_20_PDD ABUT < 90 SINGULAR REGION
   C = B NOT A 
   SIZE C BY HVESD_E_23_PNP_20_PDD/2 UNDEROVER
}
HVESD.E.22_PNP_24
0 0 8 Jan  2 03:30:57 2022                     
HVESD.E.22_PNP_24 { @ min and max extension of CFP beyond SH_N in finger width direction == 1
   A = OD INTERACT COLOD_ESD_PNP_24
   B = CFP INTERACT A
   C = HVSHN INTERACT A
   ENC C B < HVESD_E_22_PNP_24 ABUT < 90 SINGULAR REGION
   D = B NOT C
   SIZE D BY HVESD_E_22_PNP_24/2 UNDEROVER
}
HVESD.E.23_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.23_PNP_24 { @ min and max extension of CFP beyond OD in finger length direction == 0.3
   A = OD INTERACT COLOD_ESD_PNP_24
   B = CFP INTERACT A
   ENC A B < HVESD_E_23_PNP_24 ABUT < 90 SINGULAR REGION
   C = B NOT A 
   SIZE C BY HVESD_E_23_PNP_24/2 UNDEROVER
}
HVESD.E.29.1_PNP_6
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_6 { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_6 HVGA < HVESD_E_29_1_PNP_6 ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_9
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_9 { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_9 HVGA < HVESD_E_29_1_PNP_9 ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_12
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_12 { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_12 HVGA < HVESD_E_29_1_PNP_12 ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_20 { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_20 HVGA < HVESD_E_29_1_PNP_20 ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_12_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_12_PDD { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_12_PDD HVGA < HVESD_E_29_1_PNP_12_PDD ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_16
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_16 { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_16 HVGA < HVESD_E_29_1_PNP_16 ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_20_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_20_PDD { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_20_PDD HVGA < HVESD_E_29_1_PNP_20_PDD ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_24
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_24 { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_24 HVGA < HVESD_E_29_1_PNP_24 ABUT < 90 SINGULAR REGION
}
HVESD.E.29.1_PNP_29
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.29.1_PNP_29 { @ Min extension of HVGA beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_29 HVGA < HVESD_E_29_1_PNP_29 ABUT < 90 SINGULAR REGION
}
HVESD.E.31.1_PNP_36
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.31.1_PNP_36 { @ Min extension of HVGB beyond P+ isolation ring >= 1
    ENC PPOD_R_BJT_PNP_36 HVGB < HVESD_E_31_1_PNP_36 ABUT < 90 SINGULAR REGION
}
HVESD.E.31.1_PNP_45
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.31.1_PNP_45 { @ Min extension of HVGB beyond P+ isolation ring >= 3
    ENC PPOD_R_BJT_PNP_45 HVGB < HVESD_E_31_1_PNP_45 ABUT < 90 SINGULAR REGION
}
HVESD.E.33_PNP_29
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.33_PNP_29 { @ Min and max extension of SH_N beyond Emitter P+OD in finger width direction == 0.4
   A1 = EMIOD_ESD_PNP_29 INSIDE EDGE COL_EMI_ESD_merge_PNP_29
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_33_PNP_29
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_33_PNP_29 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.33_PNP_36
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.33_PNP_36 { @ Min and max extension of SH_N beyond Emitter P+OD in finger width direction == 0.4
   A1 = EMIOD_ESD_PNP_36 INSIDE EDGE COL_EMI_ESD_merge_PNP_36_V1
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_33_PNP_36
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_33_PNP_36 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.33_PNP_45
0 0 7 Jan  2 03:30:57 2022                     
HVESD.E.33_PNP_45 { @ Min and max extension of SH_N beyond Emitter P+OD in finger width direction == 0.4
   A1 = EMIOD_ESD_PNP_45 INSIDE EDGE COL_EMI_ESD_merge_PNP_45_V1
   A2 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_33_PNP_45
   A3 = EXPAND EDGE A1 OUTSIDE BY HVESD_E_33_PNP_45 + GRID
   A = A3 NOT A2
   A NOT TOUCH HVSHN
}
HVESD.E.34_PNP_29
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.34_PNP_29 { @ Min extension of SH_N NPOD RING beyond Emitter P+ OD in finger length direction >= 6.9
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_29
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_PNP_29_length_edge BASOD_ESD_PNP_29 < HVESD_E_34_PNP_29 ABUT <90 REGION
}
HVESD.E.34_PNP_36
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.34_PNP_36 { @ Min extension of SH_N NPOD RING beyond Emitter P+ OD in finger length direction >= 6.4
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_36
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_PNP_36_length_edge BASOD_ESD_PNP_36 < HVESD_E_34_PNP_36 ABUT <90 REGION
}
HVESD.E.34_PNP_45
0 0 5 Jan  2 03:30:57 2022                     
HVESD.E.34_PNP_45 { @ Min extension of SH_N NPOD RING beyond Emitter P+ OD in finger length direction >= 10.4
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_45
   NOT RECTANGLE ((HOLES A1) NOT A1)
   EXT COL_EMI_ESD_PNP_45_length_edge BASOD_ESD_PNP_45 < HVESD_E_34_PNP_45 ABUT <90 REGION
}
HVESD_E_35_36_PNP_29
0 0 6 Jan  2 03:30:57 2022                     
HVESD_E_35_36_PNP_29 { @ min and max extension of SH_P beyond {Emitter P+ OD OR Collector P+ OD} == 0.4
     A = SH_P INTERACT COLOD_ESD_PNP_29
	 B = EXPAND EDGE A INSIDE BY HVESD_E_35_36_PNP_29
	 C = A NOT B
	 C NOT TOUCH EDGE COLOD_ESD_PNP_29
}
HVESD.E.37_PNP_12
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.37_PNP_12 { @ Min and max extension of HVESD2DMY beyond SH_N == 0
   A1= (HVSHN INTERACT BASOD_ESD_PNP_12) INTERACT HVESD2DMY 
   A = (HOLES A1) OR A1
   B = HVESD2DMY INTERACT BASOD_ESD_PNP_12
   A XOR B
}
HVESD.E.37_PNP_20
0 0 6 Jan  2 03:30:57 2022                     
HVESD.E.37_PNP_20 { @ Min and max extension of HVESD2DMY beyond SH_N == 0
   A1= (HVSHN INTERACT BASOD_ESD_PNP_20) INTERACT HVESD2DMY 
   A = (HOLES A1) OR A1
   B = HVESD2DMY INTERACT BASOD_ESD_PNP_20
   A XOR B
}
HVESD.E.38_PNP_12
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.38_PNP_12 { @ Min extension of HVESD1DMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_12 HVESD1DMY < HVESD_E_38_PNP_12 ABUT < 90 SINGULAR REGION
}
HVESD.E.38_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.E.38_PNP_20 { @ Min extension of HVESD1DMY beyond P+ isolation ring >= 3
   ENC PPOD_R_BJT_PNP_20 HVESD1DMY < HVESD_E_38_PNP_20 ABUT < 90 SINGULAR REGION
}
HVESD.O.1_PNP_12_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.O.1_PNP_12_PDD { @ Min and max overlap of RPO and {Collector PP OR Emitter PP} == 0.1
   A = PP INTERACT COL_EMI_ESD_merge_PNP_12_PDD
   B = RPO INTERACT COL_EMI_ESD_merge_PNP_12_PDD
   INT A B < HVESD_O_1_PNP_12_PDD ABUT < 90 SINGULAR REGION
   C = A AND B
   SIZE C BY HVESD_O_1_PNP_12_PDD/2 UNDEROVER
}
HVESD.O.1_PNP_16
0 0 7 Jan  2 03:30:57 2022                     
HVESD.O.1_PNP_16 { @ Min and max overlap of RPO and {Collector PP OR Emitter PP} == 0.1
   A = PP INTERACT COL_EMI_ESD_merge_PNP_16
   B = RPO INTERACT COL_EMI_ESD_merge_PNP_16
   INT A B < HVESD_O_1_PNP_16 ABUT < 90 SINGULAR REGION
   C = A AND B
   SIZE C BY HVESD_O_1_PNP_16/2 UNDEROVER
}
HVESD.O.1_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.O.1_PNP_20 { @ Min and max overlap of RPO and {Collector PP OR Emitter PP} == 0.1
   A = PP INTERACT COL_EMI_ESD_merge_PNP_20
   B = RPO INTERACT COL_EMI_ESD_merge_PNP_20
   INT A B < HVESD_O_1_PNP_20 ABUT < 90 SINGULAR REGION
   C = A AND B
   SIZE C BY HVESD_O_1_PNP_20/2 UNDEROVER
}
HVESD.O.1_PNP_20_PDD
0 0 7 Jan  2 03:30:57 2022                     
HVESD.O.1_PNP_20_PDD { @ Min and max overlap of RPO and {Collector PP OR Emitter PP} == 0.1
   A = PP INTERACT COL_EMI_ESD_merge_PNP_20_PDD
   B = RPO INTERACT COL_EMI_ESD_merge_PNP_20_PDD
   INT A B < HVESD_O_1_PNP_20_PDD ABUT < 90 SINGULAR REGION
   C = A AND B
   SIZE C BY HVESD_O_1_PNP_20_PDD/2 UNDEROVER
}
HVESD.O.1_PNP_24
0 0 7 Jan  2 03:30:57 2022                     
HVESD.O.1_PNP_24 { @ Min and max overlap of RPO and {Collector PP OR Emitter PP} == 0.1
   A = PP INTERACT COL_EMI_ESD_merge_PNP_24
   B = RPO INTERACT COL_EMI_ESD_merge_PNP_24
   INT A B < HVESD_O_1_PNP_24 ABUT < 90 SINGULAR REGION
   C = A AND B
   SIZE C BY HVESD_O_1_PNP_24/2 UNDEROVER
}
HVESD.R.1_PNP_6
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.1_PNP_6 { @ Min finger number of Collector P+OD >= 7 <= 25
   PPOD_H_BJT_PNP_6 NOT INTERACT COLOD_ESD_PNP_6 >= HVESD_R_1_PNP_6 <= HVESD_R_1_1_PNP_6
   PPOD_H_BJT_PNP_6 NOT INTERACT EMIOD_ESD_PNP_6 >= HVESD_R_1_PNP_6 - 1  <= HVESD_R_1_1_PNP_6 - 1
}
HVESD.R.1_PNP_9
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.1_PNP_9 { @ Min finger number of Collector P+OD >= 7 <= 25
   PPOD_H_BJT_PNP_9 NOT INTERACT COLOD_ESD_PNP_9 >= HVESD_R_1_PNP_9 <= HVESD_R_1_1_PNP_9
   PPOD_H_BJT_PNP_9 NOT INTERACT EMIOD_ESD_PNP_9 >= HVESD_R_1_PNP_9 - 1  <= HVESD_R_1_1_PNP_9 - 1
}
HVESD.R.1_PNP_12
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.1_PNP_12 { @ Min finger number of Collector P+OD >= 7 <= 25
   PPOD_H_BJT_PNP_12 NOT INTERACT COLOD_ESD_PNP_12 >= HVESD_R_1_PNP_12 <= HVESD_R_1_1_PNP_12
   PPOD_H_BJT_PNP_12 NOT INTERACT EMIOD_ESD_PNP_12 >= HVESD_R_1_PNP_12 - 1  <= HVESD_R_1_1_PNP_12 - 1
}
HVESD.R.1_PNP_29
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.1_PNP_29 { @ Min finger number of Collector P+OD >= 7 <= 25
   PPOD_H_BJT_PNP_29 NOT INTERACT COLOD_ESD_PNP_29 >= HVESD_R_1_PNP_29 <= HVESD_R_1_1_PNP_29
   PPOD_H_BJT_PNP_29 NOT INTERACT EMIOD_ESD_PNP_29 >= HVESD_R_1_PNP_29 - 1  <= HVESD_R_1_1_PNP_29 - 1
}
HVESD.R.1_PNP_36
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.1_PNP_36 { @ Min finger number of Collector P+OD >= 7 <= 25
   PPOD_H_BJT_PNP_36 NOT INTERACT COLOD_ESD_PNP_36 >= HVESD_R_1_PNP_36 <= HVESD_R_1_1_PNP_36
   PPOD_H_BJT_PNP_36 NOT INTERACT EMIOD_ESD_PNP_36 >= HVESD_R_1_PNP_36 - 1  <= HVESD_R_1_1_PNP_36 - 1
}
HVESD.R.1_PNP_45
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.1_PNP_45 { @ Min finger number of Collector P+OD >= 7 <= 25
   PPOD_H_BJT_PNP_45 NOT INTERACT COLOD_ESD_PNP_45 >= HVESD_R_1_PNP_45 <= HVESD_R_1_1_PNP_45
   PPOD_H_BJT_PNP_45 NOT INTERACT EMIOD_ESD_PNP_45 >= HVESD_R_1_PNP_45 - 1  <= HVESD_R_1_1_PNP_45 - 1
}
HVESD.R.2_PNP_12_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.R.2_PNP_12_PDD { @ Min finger number of collector PP (Collector = Emitter +1) >= 7 <=  25
   A = PP AND COLOD_ESD_PNP_12_PDD
   PPOD_H_BJT_PNP_12_PDD NOT INTERACT A >= HVESD_R_2_PNP_12_PDD <= HVESD_R_2_1_PNP_12_PDD
   B = PP AND EMIOD_ESD_PNP_12_PDD
   PPOD_H_BJT_PNP_12_PDD NOT INTERACT B >= HVESD_R_2_PNP_12_PDD -1 <= HVESD_R_2_1_PNP_12_PDD - 1
}
HVESD.R.2_PNP_16
0 0 6 Jan  2 03:30:57 2022                     
HVESD.R.2_PNP_16 { @ Min finger number of collector PP (Collector = Emitter +1) >= 7 <=  25
   A = PP AND COLOD_ESD_PNP_16
   PPOD_H_BJT_PNP_16 NOT INTERACT A >= HVESD_R_2_PNP_16 <= HVESD_R_2_1_PNP_16
   B = PP AND EMIOD_ESD_PNP_16
   PPOD_H_BJT_PNP_16 NOT INTERACT B >= HVESD_R_2_PNP_16 -1 <= HVESD_R_2_1_PNP_16 - 1
}
HVESD.R.2_PNP_20
0 0 6 Jan  2 03:30:57 2022                     
HVESD.R.2_PNP_20 { @ Min finger number of collector PP (Collector = Emitter +1) >= 7 <=  25
   A = PP AND COLOD_ESD_PNP_20
   PPOD_H_BJT_PNP_20 NOT INTERACT A >= HVESD_R_2_PNP_20 <= HVESD_R_2_1_PNP_20
   B = PP AND EMIOD_ESD_PNP_20
   PPOD_H_BJT_PNP_20 NOT INTERACT B >= HVESD_R_2_PNP_20 -1 <= HVESD_R_2_1_PNP_20 - 1
}
HVESD.R.2_PNP_20_PDD
0 0 6 Jan  2 03:30:57 2022                     
HVESD.R.2_PNP_20_PDD { @ Min finger number of collector PP (Collector = Emitter +1) >= 7 <=  25
   A = PP AND COLOD_ESD_PNP_20_PDD
   PPOD_H_BJT_PNP_20_PDD NOT INTERACT A >= HVESD_R_2_PNP_20_PDD <= HVESD_R_2_1_PNP_20_PDD
   B = PP AND EMIOD_ESD_PNP_20_PDD
   PPOD_H_BJT_PNP_20_PDD NOT INTERACT B >= HVESD_R_2_PNP_20_PDD -1 <= HVESD_R_2_1_PNP_20_PDD - 1
}
HVESD.R.2_PNP_24
0 0 6 Jan  2 03:30:57 2022                     
HVESD.R.2_PNP_24 { @ Min finger number of collector PP (Collector = Emitter +1) >= 7 <=  25
   A = PP AND COLOD_ESD_PNP_24
   PPOD_H_BJT_PNP_24 NOT INTERACT A >= HVESD_R_2_PNP_24 <= HVESD_R_2_1_PNP_24
   B = PP AND EMIOD_ESD_PNP_24
   PPOD_H_BJT_PNP_24 NOT INTERACT B >= HVESD_R_2_PNP_24 -1 <= HVESD_R_2_1_PNP_24 - 1
}
HVESD.R.3_PNP_6
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_6 { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_6 != HVESD_R_3_PNP_6
}
HVESD.R.3_PNP_9
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_9 { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_9 != HVESD_R_3_PNP_9
}
HVESD.R.3_PNP_12
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_12 { @ Min and max cell number of HVESD BJT == 2
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_12 != HVESD_R_3_PNP_12
}
HVESD.R.3_PNP_12_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_12_PDD { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_12_PDD != HVESD_R_3_PNP_12_PDD
}
HVESD.R.3_PNP_16
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_16 { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_16 != HVESD_R_3_PNP_16
}
HVESD.R.3_PNP_20_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_20_PDD { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_20_PDD != HVESD_R_3_PNP_20_PDD
}
HVESD.R.3_PNP_24
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_24 { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_24 != HVESD_R_3_PNP_24
}
HVESD.R.3_PNP_29
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_29 { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_29 != HVESD_R_3_PNP_29
}
HVESD.R.3_PNP_20
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_20 { @ Min and max cell number of HVESD BJT == 2
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_20 != HVESD_R_3_PNP_20
}
HVESD.R.3_PNP_36
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_36 { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_36 != HVESD_R_3_PNP_36
}
HVESD.R.3_PNP_45
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.3_PNP_45 { @ Min and max cell number of HVESD BJT == 1
   						   @ ESD cell must be surround
   SDI INTERACT PPOD_H_BJT_PNP_45 != HVESD_R_3_PNP_45
}
HVESD.R.4_PNP_29
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.4_PNP_29 { @ PDD must be interact with Emitter OD and Collector OD for 29V_ESD_GA
   A = PDD INTERACT BASOD_ESD_PNP_29_H
   A NOT INTERACT EMIOD_ESD_PNP_29
}
HVESD.R.5_PNP_20
0 0 7 Jan  2 03:30:57 2022                     
HVESD.R.5_PNP_20 { @ PDD must be outside butted with {SH_N OR SH_P} for PNP_20
   A1 = HVSHN INTERACT COL_EMI_ESD_merge_PNP_20
   A = HOLES A1
   B = HVSHP INTERACT COL_EMI_ESD_merge_PNP_20
   C = PDD INTERACT BASOD_ESD_PNP_20_H
   (A NOT B) XOR C
}
HVESD.R.6_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.6_PNP_20 { @ PDD interact Emitter/Collector OD is not allowed for PNP_20
   PDD INTERACT COL_EMI_ESD_merge_PNP_20 
}
HVESD.R.8_PNP_6
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.8_PNP_6 { @ The Emitter P+OD and Base N+OD must be connected together
   PPOD_H_BJT_PNP_6 INTERACT HVESD_EOD_BOD_PNP_6 BY NET > 1
}
HVESD.R.8_PNP_9
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.8_PNP_9 { @ The Emitter P+OD and Base N+OD must be connected together
   PPOD_H_BJT_PNP_9 INTERACT HVESD_EOD_BOD_PNP_9 BY NET > 1
}
HVESD.R.8_PNP_12
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.8_PNP_12 { @ The Emitter P+OD and Base N+OD must be connected together
   PPOD_H_BJT_PNP_12 INTERACT HVESD_EOD_BOD_PNP_12 BY NET > 1
}
HVESD.R.9_PNP_12
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.9_PNP_12 { @ For PNP_12 Collector P+OD for ESD clamp-1 should be connected to the Emittor P+OD of ESD clamp-2
   HVESD1DMY INTERACT COL_EMI_ESD_PNP_12_STACK BY NET > 1
   HVESD1DMY INTERACT PPOD_R_BJT_PNP_12 BY NET > 1
}
HVESD.R.9_PNP_20
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.9_PNP_20 { @ For PNP_20 Collector P+OD for ESD clamp-1 should be connected to the Emittor P+OD of ESD clamp-2
   HVESD1DMY INTERACT COL_EMI_ESD_PNP_20_STACK BY NET > 1
   HVESD1DMY INTERACT PPOD_R_BJT_PNP_20 BY NET > 1
}
HVESD.R.10_PNP_12_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.10_PNP_12_PDD { @ Collector PP and Emitter PP share the same OD for PNP_12_PDD
   BASOD_ESD_PNP_12_PDD_H INTERACT COL_EMI_ESD_merge_PNP_12_PDD > 1
}
HVESD.R.10_PNP_16
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.10_PNP_16 { @ Collector PP and Emitter PP share the same OD for PNP_16
   BASOD_ESD_PNP_16_H INTERACT COL_EMI_ESD_merge_PNP_16 > 1
}
HVESD.R.10_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.10_PNP_20 { @ Collector PP and Emitter PP share the same OD for PNP_20
   BASOD_ESD_PNP_20_H INTERACT COL_EMI_ESD_merge_PNP_20 > 1
}
HVESD.R.10_PNP_20_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.10_PNP_20_PDD { @ Collector PP and Emitter PP share the same OD for PNP_20_PDD
   BASOD_ESD_PNP_20_PDD_H INTERACT COL_EMI_ESD_merge_PNP_20_PDD > 1
}
HVESD.R.10_PNP_24
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.10_PNP_24 { @ Collector PP and Emitter PP share the same OD for PNP_24
   BASOD_ESD_PNP_24_H INTERACT COL_EMI_ESD_merge_PNP_24 > 1
}
HVESD.R.11_PNP_12_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.11_PNP_12_PDD { @ Collector/Emitter OD must be overlap with RPO for PNP_12_PDD
   COLOD_ESD_PNP_12_PDD NOT CUT RPO
   EMIOD_ESD_PNP_12_PDD NOT CUT RPO
}
HVESD.R.11_PNP_16
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.11_PNP_16 { @ Collector/Emitter OD must be overlap with RPO for PNP_16
   COLOD_ESD_PNP_16 NOT CUT RPO
   EMIOD_ESD_PNP_16 NOT CUT RPO
}
HVESD.R.11_PNP_20
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.11_PNP_20 { @ Collector/Emitter OD must be overlap with RPO for PNP_20
   COLOD_ESD_PNP_20 NOT CUT RPO
   EMIOD_ESD_PNP_20 NOT CUT RPO
}
HVESD.R.11_PNP_20_PDD
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.11_PNP_20_PDD { @ Collector/Emitter OD must be overlap with RPO for PNP_20_PDD
   COLOD_ESD_PNP_20_PDD NOT CUT RPO
   EMIOD_ESD_PNP_20_PDD NOT CUT RPO
}
HVESD.R.11_PNP_24
0 0 4 Jan  2 03:30:57 2022                     
HVESD.R.11_PNP_24 { @ Collector/Emitter OD must be overlap with RPO for PNP_24
   COLOD_ESD_PNP_24 NOT CUT RPO
   EMIOD_ESD_PNP_24 NOT CUT RPO
}
HVESD.R.12_PNP_12_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.12_PNP_12_PDD { @ Emitter PP amd Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_12_PDD INTERACT HVESD_EOD_BOD_PNP_12_PDD BY NET > 1
}
HVESD.R.12_PNP_16
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.12_PNP_16 { @ Emitter PP amd Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_16 INTERACT HVESD_EOD_BOD_PNP_16 BY NET > 1
}
HVESD.R.12_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.12_PNP_20 { @ Emitter PP amd Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_20 INTERACT HVESD_EOD_BOD_PNP_20 BY NET > 1
}
HVESD.R.12_PNP_20_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.12_PNP_20_PDD { @ Emitter PP amd Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_20_PDD INTERACT HVESD_EOD_BOD_PNP_20_PDD BY NET > 1
}
HVESD.R.12_PNP_24
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.12_PNP_24 { @ Emitter PP amd Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_24 INTERACT HVESD_EOD_BOD_PNP_24 BY NET > 1
}
HVESD.R.13_PNP_29
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.13_PNP_29 { @ Emitter OD and Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_29 INTERACT HVESD_EOD_BOD_PNP_29 BY NET > 1
}
HVESD.R.13_PNP_36
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.13_PNP_36 { @ Emitter OD and Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_36 INTERACT HVESD_EOD_BOD_PNP_36 BY NET > 1
}
HVESD.R.13_PNP_45
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.13_PNP_45 { @ Emitter OD and Base N+OD ring must be connected together
   PPOD_H_BJT_PNP_45 INTERACT HVESD_EOD_BOD_PNP_45 BY NET > 1
}
HVESD.R.14
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.14 { @ PDD must cover Emitter P+OD for 29V_ESD_GA
    EMIOD_ESD_PNP_29 NOT PDD
}
HVESD.R.18.1_PNP_6
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_6 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_6 NOT INSIDE PPOD_H_BJT_PNP_6
}
HVESD.R.18.1_PNP_9
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_9 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_9 NOT INSIDE PPOD_H_BJT_PNP_9
}
HVESD.R.18.1_PNP_12
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_12 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_12 NOT INSIDE PPOD_H_BJT_PNP_12
}
HVESD.R.18.1_PNP_12_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_12_PDD { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_12_PDD NOT INSIDE PPOD_H_BJT_PNP_12_PDD
}
HVESD.R.18.1_PNP_16
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_16 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_16 NOT INSIDE PPOD_H_BJT_PNP_16
}
HVESD.R.18.1_PNP_20
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_20 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_20 NOT INSIDE PPOD_H_BJT_PNP_20
}
HVESD.R.18.1_PNP_20_PDD
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_20_PDD { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_20_PDD NOT INSIDE PPOD_H_BJT_PNP_20_PDD
}
HVESD.R.18.1_PNP_24
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_24 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_24 NOT INSIDE PPOD_H_BJT_PNP_24
}
HVESD.R.18.1_PNP_29
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_29 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_29 NOT INSIDE PPOD_H_BJT_PNP_29
}
HVESD.R.18.1_PNP_36
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_36 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_36 NOT INSIDE PPOD_H_BJT_PNP_36
}
HVESD.R.18.1_PNP_45
0 0 3 Jan  2 03:30:57 2022                     
HVESD.R.18.1_PNP_45 { @ HVESD BJT must be surrounded by P+ isolation ring
  COL_EMI_ESD_merge_PNP_45 NOT INSIDE PPOD_H_BJT_PNP_45
}
HVESD.R.34_PNP_20_PDD
0 0 5 Jan  2 03:30:57 2022                     
HVESD.R.34_PNP_20_PDD { @ PDD must be interact with Emitter PP for 20V_ESD_GA_PDD
   A = PP AND EMIOD_ESD_PNP_20_PDD
   B = PDD INTERACT BASOD_ESD_PNP_20_PDD_H
   B NOT INTERACT A
}
HVESD.S.10_5V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.10_5V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except:Two SH_N with one HVMOS device) >= 5 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interacted with same HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_10_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_10_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1  
  B INTERACT HVDMY == 1
}
HVESD.S.11_5V
0 0 11 Jan  2 03:30:57 2022                    
HVESD.S.11_5V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 5 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_11_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  ERR = A INTERACT HVDMY == 1
  ERR NOT HVESD1DMY
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_11_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  ERR1 = B INTERACT HVDMY == 1
  ERR1 NOT HVESD1DMY
}
HVESD.S.12_5V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.12_5V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except: Two SH_N within one HVMOS device) >= 5 um
             @ 1. One of the SH_Ns interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. One of the SH_Ns is inside NBL ,the other of SH_N is not inside NBL 
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_12_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  A2 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_12_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B1 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_12_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY == 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_12_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY == 1
}
HVESD.S.13_5V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.13_5V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 5 um
			 @ 1. one of these two SH_Ns is interacted by HVGA
			 @ 2. Both of two SH_Ns are interacted with different HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_13_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_13_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B INTERACT HVDMY > 1
}
HVESD.S.14_5V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.14_5V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 5 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_14_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_14_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY > 1
}
HVESD.S.15_5V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.15_5V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions. (Except: Two SH_N within one HVMOS device) >= 5 um
             @ 1. One of the SH_Ns interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. One of the SH_Ns is inside NBL ,the other of SH_N is not inside NBL 
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_15_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY > 1
  A2 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_15_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY > 1
  B1 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_15_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY > 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_5V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_15_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY > 1
}
HVESD.S.10_6_9_12_16_20_24V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.10_6_9_12_16_20_24V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except:Two SH_N with one HVMOS device) >= 28 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interacted with same HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_10_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_10_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1  
  B INTERACT HVDMY == 1
}
HVESD.S.11_6_9_12_16_20_24V
0 0 11 Jan  2 03:30:57 2022                    
HVESD.S.11_6_9_12_16_20_24V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 18 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_11_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  ERR = A INTERACT HVDMY == 1
  ERR NOT HVESD1DMY
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_11_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  ERR1 = B INTERACT HVDMY == 1
  ERR1 NOT HVESD1DMY
}
HVESD.S.12_6_9_12_16_20_24V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.12_6_9_12_16_20_24V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except: Two SH_N within one HVMOS device) >= 28 um
             @ 1. One of the SH_Ns interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. One of the SH_Ns is inside NBL ,the other of SH_N is not inside NBL 
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_12_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  A2 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_12_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B1 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_12_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY == 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_12_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY == 1
}
HVESD.S.13_6_9_12_16_20_24V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.13_6_9_12_16_20_24V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 28 um
			 @ 1. one of these two SH_Ns is interacted by HVGA
			 @ 2. Both of two SH_Ns are interacted with different HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_13_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_13_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B INTERACT HVDMY > 1
}
HVESD.S.14_6_9_12_16_20_24V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.14_6_9_12_16_20_24V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 18 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_14_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_14_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY > 1
}
HVESD.S.15_6_9_12_16_20_24V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.15_6_9_12_16_20_24V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions. (Except: Two SH_N within one HVMOS device) >= 28 um
             @ 1. One of the SH_Ns interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. One of the SH_Ns is inside NBL ,the other of SH_N is not inside NBL 
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_15_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY > 1
  A2 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_15_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY > 1
  B1 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_15_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY > 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_6_9_12_16_20_24V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_15_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY > 1
}
HVESD.S.10_29V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.10_29V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except:Two SH_N with one HVMOS device) >= 48 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interacted with same HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_10_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_10_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1  
  B INTERACT HVDMY == 1
}
HVESD.S.11_29V
0 0 11 Jan  2 03:30:57 2022                    
HVESD.S.11_29V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 30 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_11_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  ERR = A INTERACT HVDMY == 1
  ERR NOT HVESD1DMY
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_11_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  ERR1 = B INTERACT HVDMY == 1
  ERR1 NOT HVESD1DMY
}
HVESD.S.12_29V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.12_29V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except: Two SH_N within one HVMOS device) >= 48 um
             @ 1. One of the SH_Ns interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. One of the SH_Ns is inside NBL ,the other of SH_N is not inside NBL 
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_12_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  A2 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_12_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B1 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_12_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY == 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_12_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY == 1
}
HVESD.S.13_29V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.13_29V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 48 um
			 @ 1. one of these two SH_Ns is interacted by HVGA
			 @ 2. Both of two SH_Ns are interacted with different HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_13_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_13_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B INTERACT HVDMY > 1
}
HVESD.S.14_29V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.14_29V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 30 um
			 @ 1. One of the SH_Ns is interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_14_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_14_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY > 1
}
HVESD.S.15_29V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.15_29V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions. (Except: Two SH_N within one HVMOS device) >= 48 um
             @ 1. One of the SH_Ns interacted with HVGA
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. One of the SH_Ns is inside NBL ,the other of SH_N is not inside NBL 
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_15_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY > 1
  A2 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_15_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY > 1
  B1 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGA_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_15_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY > 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_29V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA < HVESD_S_15_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY > 1
}
HVESD.S.16_36V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.16_36V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except:Two SH_N with one HVMOS device) >= 50 um
			 @ 1. one of these two SH_Ns is interact by HVGB .
			 @ 2. Both of two SH_Ns are interacted with same HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB_36V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_16_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_36V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_16_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY == 1
}
HVESD.S.17_36V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.17_36V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 35 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_17_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_36V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_17_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY == 1
} 
HVESD.S.18_36V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.18_36V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 50 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. One of the SH_Ns is inside NBL and the other one of SH_N is not inside NBL
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_18_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  A2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_36V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_18_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_18_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY == 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_36V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_18_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY == 1
} 
HVESD.S.19_36V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.19_36V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except:Two SH_N with one HVMOS device) >= 50 um
			 @ 1. one of these two SH_Ns is interacted by HVGB .
			 @ 2. Both of two SH_Ns are interacted with different HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB_36V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_19_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_36V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_19_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY > 1
}
HVESD.S.20_36V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.20_36V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 35 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_20_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_36V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_20_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY > 1
} 
HVESD.S.21_36V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.21_36V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 50 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. One of the SH_Ns is inside NBL and the other one of SH_N is not inside NBL
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_21_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY > 1
  A2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_36V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_21_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY > 1
  B1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB_36V < HVESD_S_21_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY > 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_36V < HVESD_S_21_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY > 1
} 
HVESD.S.16_45V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.16_45V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except:Two SH_N with one HVMOS device) >= 58 um
			 @ 1. one of these two SH_Ns is interact by HVGB .
			 @ 2. Both of two SH_Ns are interacted with same HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB_45V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_16_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_45V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_16_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY == 1
}
HVESD.S.17_45V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.17_45V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 48 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_17_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_45V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_17_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY == 1
} 
HVESD.S.18_45V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.18_45V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 58 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with same HVDMY
			 @ 3. One of the SH_Ns is inside NBL and the other one of SH_N is not inside NBL
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_18_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  A2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_45V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_18_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_18_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY == 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_45V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_18_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY == 1
} 
HVESD.S.19_45V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.19_45V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except:Two SH_N with one HVMOS device) >= 58 um
			 @ 1. one of these two SH_Ns is interacted by HVGB .
			 @ 2. Both of two SH_Ns are interacted with different HVDMY
			 @ 3. Both of two SH_Ns are NOT inside NBL
  A = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB_45V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_19_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_45V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_19_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY > 1
}
HVESD.S.20_45V
0 0 9 Jan  2 03:30:57 2022                     
HVESD.S.20_45V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 48 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. Both of two SH_Ns are inside NBL 
  A = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD < HVESD_S_20_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY > 1
  B = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_45V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_20_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B INTERACT HVDMY > 1
} 
HVESD.S.21_45V
0 0 13 Jan  2 03:30:57 2022                    
HVESD.S.21_45V { @ Min space between two SH_N connected to different-potential PADs and meet following conditions.(Except Two SH_N within one HVMOS device) >= 58 um
			 @ 1. One of the SH_Ns is interacted with HVGB
			 @ 2. Both of two SH_Ns are interact with different HVDMY
			 @ 3. One of the SH_Ns is inside NBL and the other one of SH_N is not inside NBL
  A1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD < HVESD_S_21_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY > 1
  A2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_45V HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB < HVESD_S_21_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY > 1
  B1 = EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB_45V < HVESD_S_21_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 INTERACT HVDMY > 1
  B2 = EXT HVSHN_INTERACT_HVDMY_NOTINSIDE_NBL_PAD_INTERACT_HVGB HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_45V < HVESD_S_21_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 INTERACT HVDMY > 1
} 
HVESD.S.22_5V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.22_5V { @ Min space between two NDD connected to different-potential PADs in the same HVDMY region >= 10 um
							  @ Both of two NDD are in the same HVDMY
  A = EXT NDD_INSIDE_HVDMY_PAD_5V NDD_INSIDE_HVDMY_PAD < HVESD_S_22_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
}
HVESD.S.23_5V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.23_5V { @ Min space between two NDD connected to different-potential PADs  >= 10 um
							  @ one of the NDDs is inside HVDMY
  EXT NDD_INSIDE_HVDMY_PAD_5V NDD_PAD < HVESD_S_23_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  EXT NDD_PAD_5V NDD_INSIDE_HVDMY_PAD < HVESD_S_23_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.24_5V
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.24_5V { @ Min space between SH_N and NW connected to different-potential PADs  >= 5 um
			 @ When SH_N is interacted with (HVGA and HVDMY) NOT INSIDE NBL.(Except:LV Device isolation with NBL)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_5V NWEL_PAD < HVESD_S_24_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.22_6_9_12_16_20_24V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.22_6_9_12_16_20_24V { @ Min space between two NDD connected to different-potential PADs in the same HVDMY region >= 25 um
							  @ Both of two NDD are in the same HVDMY
  A = EXT NDD_INSIDE_HVDMY_PAD_6_9_12_16_20_24V NDD_INSIDE_HVDMY_PAD < HVESD_S_22_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
}
HVESD.S.23_6_9_12_16_20_24V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.23_6_9_12_16_20_24V { @ Min space between two NDD connected to different-potential PADs  >= 25 um
							  @ one of the NDDs is inside HVDMY
  EXT NDD_INSIDE_HVDMY_PAD_6_9_12_16_20_24V NDD_PAD < HVESD_S_23_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
  EXT NDD_PAD_6_9_12_16_20_24V NDD_INSIDE_HVDMY_PAD < HVESD_S_23_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.24_6_9_12_16_20_24V
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.24_6_9_12_16_20_24V { @ Min space between SH_N and NW connected to different-potential PADs  >= 28 um
			 @ When SH_N is interacted with (HVGA and HVDMY) NOT INSIDE NBL.(Except:LV Device isolation with NBL)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NWEL_PAD < HVESD_S_24_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.22_29V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.22_29V { @ Min space between two NDD connected to different-potential PADs in the same HVDMY region >= 60 um
							  @ Both of two NDD are in the same HVDMY
  A = EXT NDD_INSIDE_HVDMY_PAD_29V NDD_INSIDE_HVDMY_PAD < HVESD_S_22_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
}
HVESD.S.23_29V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.23_29V { @ Min space between two NDD connected to different-potential PADs  >= 60 um
							  @ one of the NDDs is inside HVDMY
  EXT NDD_INSIDE_HVDMY_PAD_29V NDD_PAD < HVESD_S_23_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  EXT NDD_PAD_29V NDD_INSIDE_HVDMY_PAD < HVESD_S_23_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.24_29V
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.24_29V { @ Min space between SH_N and NW connected to different-potential PADs  >= 48 um
			 @ When SH_N is interacted with (HVGA and HVDMY) NOT INSIDE NBL.(Except:LV Device isolation with NBL)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_29V NWEL_PAD < HVESD_S_24_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.25_36V
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.25_36V { @ Min space between SH_N and NW connected to different-potential PADs  >= 50 um
			 @ When SH_N is interacted with (HVGB and HVDMY) NOT INSIDE NBL.(Except:LV Device isolation with NBL)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_36V NWEL_PAD < HVESD_S_25_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.25_45V
0 0 4 Jan  2 03:30:57 2022                     
HVESD.S.25_45V { @ Min space between SH_N and NW connected to different-potential PADs  >= 58 um
			 @ When SH_N is interacted with (HVGB and HVDMY) NOT INSIDE NBL.(Except:LV Device isolation with NBL)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_45V NWEL_PAD < HVESD_S_25_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.26_5V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.26_5V { @ Min space between SH_N and NDD connected to different-potential PADs >= 10 um
			 @ When SH_N is interact with (HVGA and HVDMY) NOT INSIDE NBL (Except:SH_N to N+OD within one HVMOS device or LV device isolation)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_5V NDD_PAD < HVESD_S_26_5V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA NDD_PAD_5V < HVESD_S_26_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.26_6_9_12_16_20_24V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.26_6_9_12_16_20_24V { @ Min space between SH_N and NDD connected to different-potential PADs >= 25 um
			 @ When SH_N is interact with (HVGA and HVDMY) NOT INSIDE NBL (Except:SH_N to N+OD within one HVMOS device or LV device isolation)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NDD_PAD < HVESD_S_26_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA NDD_PAD_6_9_12_16_20_24V < HVESD_S_26_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.26_29V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.26_29V { @ Min space between SH_N and NDD connected to different-potential PADs >= 60 um
			 @ When SH_N is interact with (HVGA and HVDMY) NOT INSIDE NBL (Except:SH_N to N+OD within one HVMOS device or LV device isolation)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_29V NDD_PAD < HVESD_S_26_29V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA NDD_PAD_29V < HVESD_S_26_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.27_36V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.27_36V { @ Min space between SH_N and NDD connected to different-potential PADs  >= 50 um
			 @ When SH_N is interacted by (HVGB and HVDMY) NOT INSIDE NBL (Except:SH_N to N+OD within one HVMOS device or LV device isolation)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_36V NDD_PAD < HVESD_S_27_36V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB NDD_PAD_36V < HVESD_S_27_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.27_45V
0 0 5 Jan  2 03:30:57 2022                     
HVESD.S.27_45V { @ Min space between SH_N and NDD connected to different-potential PADs  >= 58 um
			 @ When SH_N is interacted by (HVGB and HVDMY) NOT INSIDE NBL (Except:SH_N to N+OD within one HVMOS device or LV device isolation)
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_45V NDD_PAD < HVESD_S_27_45V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB NDD_PAD_45V < HVESD_S_27_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.28_5V
0 0 3 Jan  2 03:30:57 2022                     
HVESD.S.28_5V { @ Min space between {NDD inside HVDMY} and {NP AND (OD AND NW)} connected to different-potential PADs  >= 10 um
  EXT NDD_INSIDE_HVDMY_PAD_5V NPOD_NWEL_PAD < HVESD_S_28_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.29_5V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.29_5V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 5 um
             @ When SH_N is interacted by (HVGA and HVDMY) NOT INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_5V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_29_5V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_5V < HVESD_S_29_5V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_5V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_29_5V NOT CONNECTED SINGULAR REGION
}
HVESD.S.31_5V
0 0 3 Jan  2 03:30:58 2022                     
HVESD.S.31_5V { @ Min space between {((SH_N INTERACT HVGA) INTERACT HVDMY) INSIDE NBL} and NW connected to different-potential PADs(Except:LV Device Isolation with NBL) >= 5 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V NWEL_PAD < HVESD_S_31_5V ABUT < 90  NOT CONNECTED SINGULAR REGION 
}
HVESD.S.33_5V
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.33_5V { @ Min space between {((SH_N INTERACT HVGA) INTERACT HVDMY) INSIDE NBL} and NDD connected to different-potential PADs(Except:SH_N to NDD within one HVMOS device or LV Device isolation) >= 5 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V NDD_PAD < HVESD_S_33_5V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA NDD_PAD_5V < HVESD_S_33_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
} 
HVESD.S.35_5V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.35_5V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 10 um
             @ When SH_N is interacted by (HVGA and HVDMY) INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_35_5V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_5V < HVESD_S_35_5V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_5V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_35_5V NOT CONNECTED SINGULAR REGION
}
HVESD.S.28_6_9_12_16_20_24V
0 0 3 Jan  2 03:30:58 2022                     
HVESD.S.28_6_9_12_16_20_24V { @ Min space between {NDD inside HVDMY} and {NP AND (OD AND NW)} connected to different-potential PADs  >= 25 um
  EXT NDD_INSIDE_HVDMY_PAD_6_9_12_16_20_24V NPOD_NWEL_PAD < HVESD_S_28_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.29_6_9_12_16_20_24V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.29_6_9_12_16_20_24V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 28 um
             @ When SH_N is interacted by (HVGA and HVDMY) NOT INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_29_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_6_9_12_16_20_24V < HVESD_S_29_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_29_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
}
HVESD.S.31_6_9_12_16_20_24V
0 0 3 Jan  2 03:30:58 2022                     
HVESD.S.31_6_9_12_16_20_24V { @ Min space between {((SH_N INTERACT HVGA) INTERACT HVDMY) INSIDE NBL} and NW connected to different-potential PADs(Except:LV Device Isolation with NBL) >= 18 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NWEL_PAD < HVESD_S_31_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION 
}
HVESD.S.33_6_9_12_16_20_24V
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.33_6_9_12_16_20_24V { @ Min space between {((SH_N INTERACT HVGA) INTERACT HVDMY) INSIDE NBL} and NDD connected to different-potential PADs(Except:SH_N to NDD within one HVMOS device or LV Device isolation) >= 18 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NDD_PAD < HVESD_S_33_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA NDD_PAD_6_9_12_16_20_24V < HVESD_S_33_6_9_12_16_20_24V ABUT < 90  NOT CONNECTED SINGULAR REGION
} 
HVESD.S.35_6_9_12_16_20_24V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.35_6_9_12_16_20_24V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 18 um
             @ When SH_N is interacted by (HVGA and HVDMY) INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_35_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_6_9_12_16_20_24V < HVESD_S_35_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_6_9_12_16_20_24V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_35_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
}
HVESD.S.37_6_9_12_16_20_24V
0 0 5 Jan  2 03:30:58 2022                     
HVESD.S.37_6_9_12_16_20_24V { @ Min space between two SH_N connected to different-potential PADs >= 40 um
			 @ when one of these is covered by SDI and HVGA.
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGA_6_9_12_16_20_24V HVSHN_PAD < HVESD_S_37_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGA HVSHN_PAD_6_9_12_16_20_24V < HVESD_S_37_6_9_12_16_20_24V NOT CONNECTED SINGULAR REGION
}
HVESD.S.28_29V
0 0 3 Jan  2 03:30:58 2022                     
HVESD.S.28_29V { @ Min space between {NDD inside HVDMY} and {NP AND (OD AND NW)} connected to different-potential PADs  >= 60 um
  EXT NDD_INSIDE_HVDMY_PAD_29V NPOD_NWEL_PAD < HVESD_S_28_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.29_29V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.29_29V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 48 um
             @ When SH_N is interacted by (HVGA and HVDMY) NOT INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_29V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_29_29V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_29V < HVESD_S_29_29V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGA_29V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_29_29V NOT CONNECTED SINGULAR REGION
}
HVESD.S.31_29V
0 0 3 Jan  2 03:30:58 2022                     
HVESD.S.31_29V { @ Min space between {((SH_N INTERACT HVGA) INTERACT HVDMY) INSIDE NBL} and NW connected to different-potential PADs(Except:LV Device Isolation with NBL) >= 30 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V NWEL_PAD < HVESD_S_31_29V ABUT < 90  NOT CONNECTED SINGULAR REGION 
}
HVESD.S.33_29V
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.33_29V { @ Min space between {((SH_N INTERACT HVGA) INTERACT HVDMY) INSIDE NBL} and NDD connected to different-potential PADs(Except:SH_N to NDD within one HVMOS device or LV Device isolation) >= 30 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V NDD_PAD < HVESD_S_33_29V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA NDD_PAD_29V < HVESD_S_33_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
} 
HVESD.S.35_29V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.35_29V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 30 um
             @ When SH_N is interacted by (HVGA and HVDMY) INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_35_29V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_29V < HVESD_S_35_29V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGA_29V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_35_29V NOT CONNECTED SINGULAR REGION
}
HVESD.S.37_29V
0 0 5 Jan  2 03:30:58 2022                     
HVESD.S.37_29V { @ Min space between two SH_N connected to different-potential PADs >= 40 um
			 @ when one of these is covered by SDI and HVGA.
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGA_29V HVSHN_PAD < HVESD_S_37_29V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGA HVSHN_PAD_29V < HVESD_S_37_29V NOT CONNECTED SINGULAR REGION
}
HVESD.S.30_36V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.30_36V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs >= 50 um
             @ When SH_N is covered by (HVGB and HVDMY) NOT INSIDE NBL.
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_36V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_30_36V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_36V < HVESD_S_30_36V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_36V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_30_36V NOT CONNECTED SINGULAR REGION
}
HVESD.S.32_36V
0 0 3 Jan  2 03:30:58 2022                     
HVESD.S.32_36V { @ Min space between {((SH_N INTERACT HVGB) INTERACT HVDMY) INSIDE NBL} and NW connected to different-potential PADs(Except:LV Device Isolation with NBL) >= 35 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V NWEL_PAD < HVESD_S_32_36V ABUT < 90  NOT CONNECTED SINGULAR REGION 
}
HVESD.S.34_36V
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.34_36V { @ Min space between {((SH_N INTERACT HVGB) INTERACT HVDMY) INSIDE NBL} and NDD connected to different-potential PADs(Except:SH_N to NDD within one HVMOS device or LV Device isolation) >= 35 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V NDD_PAD < HVESD_S_34_36V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB NDD_PAD_36V < HVESD_S_34_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.36_36V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.36_36V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 35 um
             @ When SH_N is interacted by (HVGB and HVDMY) INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_36_36V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_36V < HVESD_S_36_36V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_36V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_36_36V NOT CONNECTED SINGULAR REGION
}
HVESD.S.38_36V
0 0 5 Jan  2 03:30:58 2022                     
HVESD.S.38_36V { @ Min space between two SH_N connected to different-potential PADs >= 60 um
			 @ when one of these is covered by SDI and HVGB.
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGB_36V HVSHN_PAD < HVESD_S_38_36V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGB HVSHN_PAD_36V < HVESD_S_38_36V NOT CONNECTED SINGULAR REGION
}
HVESD.S.30_45V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.30_45V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs >= 58 um
             @ When SH_N is covered by (HVGB and HVDMY) NOT INSIDE NBL.
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_45V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_30_45V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_45V < HVESD_S_30_45V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_NOT_INSIDE_NBL_PAD_INTERACT_HVGB_45V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_30_45V NOT CONNECTED SINGULAR REGION
}
HVESD.S.32_45V
0 0 3 Jan  2 03:30:58 2022                     
HVESD.S.32_45V { @ Min space between {((SH_N INTERACT HVGB) INTERACT HVDMY) INSIDE NBL} and NW connected to different-potential PADs(Except:LV Device Isolation with NBL) >= 48 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V NWEL_PAD < HVESD_S_32_45V ABUT < 90  NOT CONNECTED SINGULAR REGION 
}
HVESD.S.34_45V
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.34_45V { @ Min space between {((SH_N INTERACT HVGB) INTERACT HVDMY) INSIDE NBL} and NDD connected to different-potential PADs(Except:SH_N to NDD within one HVMOS device or LV Device isolation) >= 48 um
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V NDD_PAD < HVESD_S_34_45V ABUT < 90  NOT CONNECTED SINGULAR REGION 
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB NDD_PAD_45V < HVESD_S_34_45V ABUT < 90  NOT CONNECTED SINGULAR REGION
}
HVESD.S.36_45V
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.36_45V { @ Min space between SH_N and {((NP AND OD) INSIDE ((SH_P OR PDD) OR HVPW)) OR (((NP AND OD) NOT (PO OR RPDUMMY)) INSIDE PW)} connected to different-potential PADs  >= 48 um
             @ When SH_N is interacted by (HVGB and HVDMY) INSIDE NBL 
			 @ Except:SH_N to N+OD within one HVMOS device or LV device isolation
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V NPOD_INSIDE_HVSHP_PDD_HVPW_PAD < HVESD_S_36_45V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB NPOD_INSIDE_HVSHP_PDD_HVPW_PAD_45V < HVESD_S_36_45V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INTERACT_HVDMY_INSIDE_NBL_PAD_INTERACT_HVGB_45V NPOD_NOT_PO_RPDUMMY_INSIDE_PWEL_PAD < HVESD_S_36_45V NOT CONNECTED SINGULAR REGION
}
HVESD.S.38_45V
0 0 5 Jan  2 03:30:58 2022                     
HVESD.S.38_45V { @ Min space between two SH_N connected to different-potential PADs >= 90 um
			 @ when one of these is covered by SDI and HVGB.
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGB_45V HVSHN_PAD < HVESD_S_38_45V NOT CONNECTED SINGULAR REGION
  EXT HVSHN_INSIDE_SDI_PAD_INTERACT_HVGB HVSHN_PAD_45V < HVESD_S_38_45V NOT CONNECTED SINGULAR REGION
}
HVESD.W.9.2_ESDDIO_GA
0 0 3 Jan  2 03:30:58 2022                     
HVESD.W.9.2_ESDDIO_GA { @ Min width of P+ isolation ring >= 1 
  INT PPOD_R_ESD_DIO_GA < HVESD_W_9_2_GA ABUT < 90 SINGULAR REGION
}
HVESD.W.9.2_ESDDIO_GB
0 0 3 Jan  2 03:30:58 2022                     
HVESD.W.9.2_ESDDIO_GB { @ Min width of P+ isolation ring >= 1
  INT PPOD_R_ESD_DIO_GB < HVESD_W_9_2_GB ABUT < 90 SINGULAR REGION
}
HVESD.W.15_ESDDIO_GA
0 0 6 Jan  2 03:30:58 2022                     
HVESD.W.15_ESDDIO_GA { @ Total perimeter of HV ESD diodes . >= 1200
  NET AREA RATIO ANOOD_ESD_DIO_GA < HVESD_W_15_ESDDIO_GA
      [
       PERIMETER(ANOOD_ESD_DIO_GA)
      ] RDB HVESD.W.15.rep ANOOD_ESD_DIO_GA
}
HVESD.W.15_ESDDIO_GB
0 0 6 Jan  2 03:30:58 2022                     
HVESD.W.15_ESDDIO_GB { @ Total perimeter of HV ESD diodes . >= 1200
  NET AREA RATIO ANOOD_ESD_DIO_GB < HVESD_W_15_ESDDIO_GB
      [
       PERIMETER(ANOOD_ESD_DIO_GB)
      ] RDB HVESD.W.15.rep ANOOD_ESD_DIO_GB
}
HVESD.W.16_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.W.16_ESDDIO_GA { @ Min and Max width of Anode P+OD == 2
  INT ANOOD_ESD_DIO_GA < HVESD_W_16_ESDDIO_GA ABUT < 90 SINGULAR REGION
  SIZE ANOOD_ESD_DIO_GA BY HVESD_W_16_ESDDIO_GA/2 UNDEROVER
}
HVESD.W.16_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.W.16_ESDDIO_GB { @ Min and Max width of Anode P+OD == 2
  INT ANOOD_ESD_DIO_GB < HVESD_W_16_ESDDIO_GB ABUT < 90 SINGULAR REGION
  SIZE ANOOD_ESD_DIO_GB BY HVESD_W_16_ESDDIO_GB/2 UNDEROVER
}
HVESD.W.17_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.W.17_ESDDIO_GA { @ Min and Max width of Cathod N+OD == 2
  INT CATHOD_ESD_DIO_GA < HVESD_W_17_ESDDIO_GA ABUT < 90 SINGULAR REGION
  SIZE CATHOD_ESD_DIO_GA BY HVESD_W_17_ESDDIO_GA/2 UNDEROVER
}
HVESD.W.17_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.W.17_ESDDIO_GB { @ Min and Max width of Cathod N+OD == 2
  INT CATHOD_ESD_DIO_GB < HVESD_W_17_ESDDIO_GB ABUT < 90 SINGULAR REGION
  SIZE CATHOD_ESD_DIO_GB BY HVESD_W_17_ESDDIO_GB/2 UNDEROVER
}
HVESD.W.18_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.W.18_ESDDIO_GA { @ Min and Max width of Cathod N+ OD ring == 2
  INT NPOD_R_ESD_DIO_GA < HVESD_W_18_ESDDIO_GA ABUT < 90 SINGULAR REGION
  SIZE NPOD_R_ESD_DIO_GA BY HVESD_W_18_ESDDIO_GA/2 UNDEROVER
}
HVESD.W.18_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.W.18_ESDDIO_GB { @ Min and Max width of Cathod N+ OD ring == 2
  INT NPOD_R_ESD_DIO_GB < HVESD_W_18_ESDDIO_GB ABUT < 90 SINGULAR REGION
  SIZE NPOD_R_ESD_DIO_GB BY HVESD_W_18_ESDDIO_GB/2 UNDEROVER
}
HVESD.W.19_ESDDIO_GA
0 0 6 Jan  2 03:30:58 2022                     
HVESD.W.19_ESDDIO_GA { @ Min width of Anode P+OD and Cathode N+OD >= 100
  A = ANOOD_ESD_DIO_GA LENGTH != HVESD_W_16_ESDDIO_GA
  A LENGTH < HVESD_W_19_ESDDIO_GA
  B = CATHOD_ESD_DIO_GA LENGTH != HVESD_W_16_ESDDIO_GA
  B LENGTH < HVESD_W_19_ESDDIO_GA
}
HVESD.W.19_ESDDIO_GB
0 0 6 Jan  2 03:30:58 2022                     
HVESD.W.19_ESDDIO_GB { @ Min width of Anode P+OD and Cathode N+OD >= 100
  A = ANOOD_ESD_DIO_GB LENGTH != HVESD_W_16_ESDDIO_GB
  A LENGTH < HVESD_W_19_ESDDIO_GB
  B = CATHOD_ESD_DIO_GB LENGTH != HVESD_W_16_ESDDIO_GB
  B LENGTH < HVESD_W_19_ESDDIO_GB
}
HVESD.W.20_ESDDIO_GA
0 0 6 Jan  2 03:30:58 2022                     
HVESD.W.20_ESDDIO_GA { @ Min and Max width of outermost PDD ring toward Cathod N+OD ring in finger width direction == 3
  A = EXPAND EDGE ANOOD_ESD_DIO_GA_outmostedge_width OUTSIDE BY HVESD_W_20_ESDDIO_GA + HVESD_E_27_ESDDIO_GA
  A NOT TOUCH HVSHN
  B = HOLES (HVSHN INTERACT CATHOD_ESD_DIO_GA)
  NOT RECTANGLE B
}
HVESD.W.20.1_ESDDIO_GA
0 0 5 Jan  2 03:30:58 2022                     
HVESD.W.20.1_ESDDIO_GA { @ Min and max width of PDD ring in finger width direction (Except HVESD.W.20) == 2
  NPOD_H_ESD_DIO_GA INTERACT ANO_CATH_ESD_merge_DIO_GA > 1
  A = EXPAND EDGE ANOOD_ESD_DIO_GA_innermostedge_width OUTSIDE BY HVESD_W_20_1_ESDDIO_GA + HVESD_E_27_ESDDIO_GA
  A NOT TOUCH HVSHN
}
HVESD.W.21_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.W.21_ESDDIO_GA { @ Min and max width of PDD ring in finger length direction == 4
  A = EXPAND EDGE ANOOD_ESD_DIO_GA_edge_length OUTSIDE BY HVESD_W_21_ESDDIO_GA + HVESD_E_27_ESDDIO_GA
  A NOT TOUCH HVSHN
}
HVESD.W.22.2_ESDDIO_GB
0 0 5 Jan  2 03:30:58 2022                     
HVESD.W.22.2_ESDDIO_GB { @ Min and Max width of NBLSLOT == 0.6
  A = NBLSLOT INTERACT (DIO3TDMY INTERACT ANOOD_ESD_DIO_GB)
  INT A < HVESD_W_22_2_ESDDIO_GB ABUT < 90 SINGULAR REGION
  SIZE A BY HVESD_W_22_2_ESDDIO_GB/2 UNDEROVER
}
HVESD.S.7.2_ESDDIO_GB
0 0 7 Jan  2 03:30:58 2022                     
HVESD.S.7.2_ESDDIO_GB { @ Min and max space between two NBLSLOT == 0.6
  A1 = NBLSLOT INTERACT ANO_CATH_ESD_DIO_GB
  A = SIZE A1 BY HVESD_S_7_2_ESDDIO_GB/2 OVERUNDER
  B = HOLES (HVSHN INTERACT NPOD_R_ESD_DIO_GB)
  B INTERACT A > 1
  EXT A1 < HVESD_S_7_2_ESDDIO_GB ABUT < 90 SINGULAR REGION
}
HVESD.S.8_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.8_ESDDIO_GA { @ Min space between Anode P+OD space to Cathode N+OD ring in finger width direction >= 5.9
  A = EXPAND EDGE ANOOD_ESD_DIO_GA_outmostedge_width INSIDE BY GRID
  EXT A NPOD_R_ESD_DIO_GA < HVESD_S_8_ESDDIO_GA ABUT < 90 SINGULAR REGION
}
HVESD.S.8_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.8_ESDDIO_GB { @ Min space between Anode P+OD space to Cathode N+OD ring in finger width direction >= 7.4
  A = EXPAND EDGE ANOOD_ESD_DIO_GB_outmostedge_width INSIDE BY GRID
  EXT A NPOD_R_ESD_DIO_GB < HVESD_S_8_ESDDIO_GB ABUT < 90 SINGULAR REGION
}
HVESD.S.9_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.9_ESDDIO_GA { @ Min space between {Anode P+OD OR Cathode N+OD} space to Cathode N+OD ring in finger length direction >= 6.9
  A = EXPAND EDGE CATHOD_ESD_DIO_GA_edge_length INSIDE BY GRID
  EXT A NPOD_R_ESD_DIO_GA < HVESD_S_9_ESDDIO_GA ABUT < 90 SINGULAR REGION
}
HVESD.S.9_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.S.9_ESDDIO_GB { @ Min space between {Anode P+OD OR Cathode N+OD} space to Cathode N+OD ring in finger length direction >= 8.4
  A = EXPAND EDGE CATHOD_ESD_DIO_GB_edge_length INSIDE BY GRID
  EXT A NPOD_R_ESD_DIO_GB < HVESD_S_9_ESDDIO_GB ABUT < 90 SINGULAR REGION
}
HVESD.C.1.2_ESDDIO_GA
0 0 6 Jan  2 03:30:58 2022                     
HVESD.C.1.2_ESDDIO_GA { @ Min and max clearance from SH_N to P+ isolation ring == 4
  A1 = HVSHN INTERACT NPOD_R_ESD_DIO_GA
  A2 = (HOLES A1) OR A1
  A = SIZE A2 BY HVESD_C_1_2_ESDDIO_GA
  A XOR PPOD_H_ESD_DIO_GA
}
HVESD.C.1.2_ESDDIO_GB
0 0 6 Jan  2 03:30:58 2022                     
HVESD.C.1.2_ESDDIO_GB { @ Min and max clearance from SH_N to P+ isolation ring == 8
  A1 = HVSHN INTERACT NPOD_R_ESD_DIO_GB
  A2 = (HOLES A1) OR A1
  A = SIZE A2 BY HVESD_C_1_2_ESDDIO_GB
  A XOR PPOD_H_ESD_DIO_GB
}
HVESD.E.39.2_ESDDIO_GB
0 0 7 Jan  2 03:30:58 2022                     
HVESD.E.39.2_ESDDIO_GB { @ Min and max extension of HVNW beyond NBL slot in finger length direction == 0
  A = EXPAND EDGE ANOOD_ESD_DIO_GB_edge_length OUTSIDE BY HVESD_E_30_ESDDIO_GB
  B1 = HVNW TOUCH EDGE A
  B = EXPAND EDGE B1 OUTSIDE BY GRID
  (NBLSLOT INSIDE NPOD_H_ESD_DIO_GB) TOUCH B != 2
  (NBLSLOT INSIDE NPOD_H_ESD_DIO_GB) NOT INSIDE HVNW
}
HVESD.E.40.2_ESDDIO_GB
0 0 3 Jan  2 03:30:58 2022                     
HVESD.E.40.2_ESDDIO_GB { @ Min extension of HVNW beyond NBLSLOT in finger width direction >= 0
  (NBLSLOT INTERACT PPOD_H_ESD_DIO_GB) NOT INSIDE HVNW
}
HVESD.E.41.2_ESDDIO_GB
0 0 8 Jan  2 03:30:58 2022                     
HVESD.E.41.2_ESDDIO_GB { @ Max extension of HVNW beyond NBLSLOT in finger width direction < 0.6
  A1 = EXPAND EDGE HVPB_ESD_DIO_GB_outmostedge_width OUTSIDE BY HVESD_C_8_1_ESDDIO_GB
  A2 = EXPAND EDGE HVPB_ESD_DIO_GB_innermostedge_width OUTSIDE BY HVESD_C_8_ESDDIO_GB
  A = A1 OR A2
  B1 = HVNW TOUCH EDGE A
  B = EXPAND EDGE B1 INSIDE BY HVESD_E_41_2_ESDDIO_GB - GRID
  B NOT INTERACT NBLSLOT 
}
HVESD.C.6_ESDDIO_GA
0 0 7 Jan  2 03:30:58 2022                     
HVESD.C.6_ESDDIO_GA { @ Min and max clearance from SH_N to PDD for HVESD DIODE for GA HV ESD Diode == 0
  A1 = HVSHN INTERACT NPOD_R_ESD_DIO_GA
  A = HOLES A1
  B1 = PDD INTERACT (DIO3TDMY INTERACT ANOOD_ESD_DIO_GA)
  B = (HOLES B1) OR B1
  A XOR B
}
HVESD.C.7_ESDDIO_GA
0 0 6 Jan  2 03:30:58 2022                     
HVESD.C.7_ESDDIO_GA { @ Min and max clearance from SH_P to PDD for HVESD DIODE for GA HV ESD Diode == 0
  A1 = PDD INTERACT (DIO3TDMY INTERACT ANOOD_ESD_DIO_GA)
  A = HOLES A1
  B = SH_P INTERACT ANOOD_ESD_DIO_GA
  A XOR B
}
HVESD.C.8_ESDDIO_GB
0 0 5 Jan  2 03:30:58 2022                     
HVESD.C.8_ESDDIO_GB { @ Min and max clearance from SH_N to HVPB for GB HV ESD diode (except HVESD.C.8.1) == 3.5
  NPOD_H_ESD_DIO_GB INTERACT ANO_CATH_ESD_merge_DIO_GB > 1
  A = EXPAND EDGE HVPB_ESD_DIO_GB_innermostedge_width OUTSIDE BY HVESD_C_8_ESDDIO_GB
  A NOT TOUCH HVSHN
}
HVESD.C.8.1_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.C.8.1_ESDDIO_GB { @ Min and max clearance from outermost HVPB to HVSHN for Cathode N+PD ring for GB HV ESD diode == 4
  A = EXPAND EDGE HVPB_ESD_DIO_GB_outmostedge_width OUTSIDE BY HVESD_C_8_1_ESDDIO_GB
  A NOT TOUCH HVSHN
}
HVESD.E.3_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.E.3_ESDDIO_GA { @ Min extension of {Anode P+OD OR Cathode N+OD} beyond CO in finger length direction >= 4
  ENC CO ANOOD_ESD_DIO_GA_edge_length < HVESD_E_3_ESDDIO_GA ABUT < 90 REGION
  ENC CO CATHOD_ESD_DIO_GA_edge_length < HVESD_E_3_ESDDIO_GA ABUT < 90 REGION 
}
HVESD.E.3_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.E.3_ESDDIO_GB { @ Min extension of {Anode P+OD OR Cathode N+OD} beyond CO in finger length direction >= 4
  ENC CO ANOOD_ESD_DIO_GB_edge_length < HVESD_E_3_ESDDIO_GB ABUT < 90 REGION
  ENC CO CATHOD_ESD_DIO_GB_edge_length < HVESD_E_3_ESDDIO_GB ABUT < 90 REGION
}
HVESD.E.6.2_ESDDIO_GA
0 0 7 Jan  2 03:30:58 2022                     
HVESD.E.6.2_ESDDIO_GA { @ Min and max extension of PSUB beyond SH_N == 3
  A = PSUB INTERACT CATHOD_ESD_DIO_GA
  B1 = HVSHN INTERACT CATHOD_ESD_DIO_GA
  B2 = (HOLES B1) OR B1
  B = SIZE B2 BY HVESD_E_6_2_ESDDIO_GA
  A XOR B
}
HVESD.E.6.2_ESDDIO_GB
0 0 7 Jan  2 03:30:58 2022                     
HVESD.E.6.2_ESDDIO_GB { @ Min and max extension of PSUB beyond SH_N == 5
  A = PSUB INTERACT CATHOD_ESD_DIO_GB
  B1 = HVSHN INTERACT CATHOD_ESD_DIO_GB
  B2 = (HOLES B1) OR B1
  B = SIZE B2 BY HVESD_E_6_2_ESDDIO_GB
  A XOR B
}
HVESD.E.8.2_ESDDIO_GA
0 0 3 Jan  2 03:30:58 2022                     
HVESD.E.8.2_ESDDIO_GA { @ Min extension of HVDMY beyond P+ isolation ring >= 3
  ENC PPOD_R_ESD_DIO_GA HVDMY < HVESD_E_8_2_ESDDIO_GA ABUT < 90 SINGULAR REGION
}
HVESD.E.8.2_ESDDIO_GB
0 0 3 Jan  2 03:30:58 2022                     
HVESD.E.8.2_ESDDIO_GB { @ Min extension of HVDMY beyond P+ isolation ring >= 3
  ENC PPOD_R_ESD_DIO_GB HVDMY < HVESD_E_8_2_ESDDIO_GB ABUT < 90 SINGULAR REGION
}
HVESD.E.9.2_ESDDIO_GA
0 0 6 Jan  2 03:30:58 2022                     
HVESD.E.9.2_ESDDIO_GA { @ Min and max extension of NBL beyond SH_N to which is inside NBL == 0
  A = NBL INTERACT ANOOD_ESD_DIO_GA
  B1 = HVSHN INTERACT CATHOD_ESD_DIO_GA
  B = (HOLES B1) OR B1
  A XOR B
}
HVESD.E.9.2_ESDDIO_GB
0 0 6 Jan  2 03:30:58 2022                     
HVESD.E.9.2_ESDDIO_GB { @ Min and max extension of NBL beyond SH_N to which is inside NBL == 0
  A = NBL INTERACT ANOOD_ESD_DIO_GB
  B1 = HVSHN INTERACT CATHOD_ESD_DIO_GB
  B = (HOLES B1) OR B1
  A XOR B
}
HVESD.E.24_ESDDIO_GA
0 0 3 Jan  2 03:30:58 2022                     
HVESD.E.24_ESDDIO_GA { @ Min extension of SH_N beyond Cathode N+OD ring >= 2.5
  ENC NPOD_R_ESD_DIO_GA HVSHN < HVESD_E_24_ESDDIO_GA ABUT < 90 SINGULAR REGION
}
HVESD.E.24_ESDDIO_GB
0 0 3 Jan  2 03:30:58 2022                     
HVESD.E.24_ESDDIO_GB { @ Min extension of SH_N beyond Cathode N+OD ring >= 3
  ENC NPOD_R_ESD_DIO_GB HVSHN < HVESD_E_24_ESDDIO_GB ABUT < 90 SINGULAR REGION
}
HVESD.E.25_ESDDIO_GA
0 0 7 Jan  2 03:30:58 2022                     
HVESD.E.25_ESDDIO_GA { @ Min and max extension of SH_N beyond Cathode N+OD in finger width direction == 0.4
  NPOD_H_ESD_DIO_GA INTERACT ANO_CATH_ESD_merge_DIO_GA > 1
  A = EXPAND EDGE CATHOD_ESD_DIO_GA_edge_width OUTSIDE BY HVESD_E_25_ESDDIO_GA
  B1 = HVSHN INTERACT CATHOD_ESD_DIO_GA
  B = HOLES B1
  A NOT TOUCH B
}
HVESD.E.25_ESDDIO_GB
0 0 7 Jan  2 03:30:58 2022                     
HVESD.E.25_ESDDIO_GB { @ Min and max extension of SH_N beyond Cathode N+OD in finger width direction == 0.4
  NPOD_H_ESD_DIO_GB INTERACT ANO_CATH_ESD_merge_DIO_GB > 1
  A = EXPAND EDGE CATHOD_ESD_DIO_GB_edge_width OUTSIDE BY HVESD_E_25_ESDDIO_GB
  B1 = HVSHN INTERACT CATHOD_ESD_DIO_GB
  B = HOLES B1
  A NOT TOUCH B
}
HVESD.E.26_ESDDIO_GA
0 0 8 Jan  2 03:30:58 2022                     
HVESD.E.26_ESDDIO_GA { @ Min and max extension of SH_N beyond Cathode N+OD in finger length direction == 6.9
  A1 = HVSHN INTERACT CATHOD_ESD_DIO_GA
  A = A1 NOT NPOD_R_ESD_DIO_GA
  B1 = EXPAND EDGE CATHOD_ESD_DIO_GA_edge_length OUTSIDE BY HVESD_E_26_ESDDIO_GA
  B2 = EXPAND EDGE CATHOD_ESD_DIO_GA_edge_length OUTSIDE BY (HVESD_E_26_ESDDIO_GA + GRID)
  B = B2 NOT B1
  B NOT TOUCH A
}
HVESD.E.26_ESDDIO_GB
0 0 8 Jan  2 03:30:58 2022                     
HVESD.E.26_ESDDIO_GB { @ Min and max extension of SH_N beyond Cathode N+OD in finger length direction == 8.4
  A1 = HVSHN INTERACT CATHOD_ESD_DIO_GB
  A = A1 NOT NPOD_R_ESD_DIO_GB
  B1 = EXPAND EDGE CATHOD_ESD_DIO_GB_edge_length OUTSIDE BY HVESD_E_26_ESDDIO_GB
  B2 = EXPAND EDGE CATHOD_ESD_DIO_GB_edge_length OUTSIDE BY (HVESD_E_26_ESDDIO_GB + GRID)
  B = B2 NOT B1
  B NOT TOUCH A
}
HVESD.E.27_ESDDIO_GA
0 0 5 Jan  2 03:30:58 2022                     
HVESD.E.27_ESDDIO_GA { @ Min and max extension of SHP beyond Anode P+OD == 0.4
  A = HVSHP INTERACT ANOOD_ESD_DIO_GA
  B = SIZE ANOOD_ESD_DIO_GA BY HVESD_E_27_ESDDIO_GA
  A XOR B
}
HVESD.E.28_ESDDIO_GB
0 0 5 Jan  2 03:30:58 2022                     
HVESD.E.28_ESDDIO_GB { @ Min and max extension of HVPB beyond Anode P+OD == 0.4
  A = HVPB INTERACT ANOOD_ESD_DIO_GB
  B = SIZE ANOOD_ESD_DIO_GB BY HVESD_E_28_ESDDIO_GB
  A XOR B
}
HVESD.E.29.2_ESDDIO_GA
0 0 3 Jan  2 03:30:58 2022                     
HVESD.E.29.2_ESDDIO_GA { @ Min extension of HVGA beyond P+ isolation ring >= 3
  ENC PPOD_R_ESD_DIO_GA HVGA < HVESD_E_29_2_ESDDIO_GA ABUT < 90 SINGULAR REGION
}
HVESD.E.30_ESDDIO_GB
0 0 6 Jan  2 03:30:58 2022                     
HVESD.E.30_ESDDIO_GB { @ Min and max extension of HVNW beyond Anode P+OD in finger width direction == 5.4
  A1 = EXPAND EDGE ANOOD_ESD_DIO_GB_edge_length OUTSIDE BY HVESD_E_30_ESDDIO_GB 
  A2 = EXPAND EDGE ANOOD_ESD_DIO_GB_edge_length OUTSIDE BY HVESD_E_30_ESDDIO_GB + GRID
  A = A2 NOT A1
  A NOT TOUCH HVNW
}
HVESD.E.31.2_ESDDIO_GB
0 0 3 Jan  2 03:30:58 2022                     
HVESD.E.31.2_ESDDIO_GB { @ Min extension of HVGB beyond P+ isolation ring >= 3
  ENC PPOD_R_ESD_DIO_GB HVGB < HVESD_E_31_2_ESDDIO_GB ABUT < 90 SINGULAR REGION
}
HVESD.E.32_ESDDIO_GB
0 0 6 Jan  2 03:30:58 2022                     
HVESD.E.32_ESDDIO_GB { @ Min and max extension of HVNW beyond Anode P+OD in finger length direction == 4.4
  A1 = EXPAND EDGE ANOOD_ESD_DIO_GB_outmostedge_width OUTSIDE BY HVESD_E_32_ESDDIO_GB
  A2 = EXPAND EDGE ANOOD_ESD_DIO_GB_outmostedge_width OUTSIDE BY HVESD_E_32_ESDDIO_GB + GRID
  A = A2 NOT A1
  A NOT TOUCH HVNW
}
HVESD.R.16_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.R.16_ESDDIO_GA { @ Min finger number of Anode P+OD(Anode = Cathode + 1) >= 3
  HVESD_merge_ESD_DIO_GA INTERACT ANOOD_ESD_DIO_GA < HVESD_R_16_ESDDIO_GA 
  HVESD_merge_ESD_DIO_GA INTERACT CATHOD_ESD_DIO_GA < HVESD_R_16_ESDDIO_GA -1
}
HVESD.R.16_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.R.16_ESDDIO_GB { @ Min finger number of Anode P+OD(Anode = Cathode + 1) >= 3
  HVESD_merge_ESD_DIO_GB INTERACT ANOOD_ESD_DIO_GB < HVESD_R_16_ESDDIO_GB 
  HVESD_merge_ESD_DIO_GB INTERACT CATHOD_ESD_DIO_GB < HVESD_R_16_ESDDIO_GB -1
}
HVESD.R.17_ESDDIO_GA
0 0 3 Jan  2 03:30:58 2022                     
HVESD.R.17_ESDDIO_GA { @ Max finger number of Anode P+OD(Anode = Cathode + 1) <= 6
  HVESD_merge_ESD_DIO_GA INTERACT ANOOD_ESD_DIO_GA > HVESD_R_17_ESDDIO_GA
}
HVESD.R.17_ESDDIO_GB
0 0 3 Jan  2 03:30:58 2022                     
HVESD.R.17_ESDDIO_GB { @ Max finger number of Anode P+OD(Anode = Cathode + 1) <= 6
  HVESD_merge_ESD_DIO_GB INTERACT ANOOD_ESD_DIO_GB > HVESD_R_17_ESDDIO_GB
}
HVESD.R.18.2_ESDDIO_GA
0 0 4 Jan  2 03:30:58 2022                     
HVESD.R.18.2_ESDDIO_GA { @ HVESD DIODE must be surround by P+ isolation ring
  ANOOD_ESD_DIO_GA NOT INSIDE PPOD_H_ESD_DIO_GA
  CATHOD_ESD_DIO_GA NOT INSIDE PPOD_H_ESD_DIO_GA
}
HVESD.R.18.2_ESDDIO_GB
0 0 4 Jan  2 03:30:58 2022                     
HVESD.R.18.2_ESDDIO_GB { @ HVESD DIODE must be surround by P+ isolation ring
  ANOOD_ESD_DIO_GB NOT INSIDE PPOD_H_ESD_DIO_GB
  CATHOD_ESD_DIO_GB NOT INSIDE PPOD_H_ESD_DIO_GB
}
FGDOD.W.1
0 0 4 Jan  2 03:30:58 2022                     
FGDOD.W.1 { @ Min and max width of {LV ACTIVE AND FGDDMY} in channel width direction == 10 OR 15
  A = PATH LENGTH 5V_FGD_GATE_W != FGDOD_W_1A
  PATH LENGTH A != FGDOD_W_1B
}
FGDOD.W.2
0 0 3 Jan  2 03:30:58 2022                     
FGDOD.W.2 { @ Min width of {OD AND FGDDMY} >= 0.42
  INT FGD_OD < FGDOD_W_2 ABUT < 90 SINGULAR REGION
}
FGDOD.S.1
0 0 3 Jan  2 03:30:58 2022                     
FGDOD.S.1 { @ Min space between {LV ACTIVE OD AND FGDDMY} and P+ bulk ring >= 0.44 
  EXT LV_NACT 5V_FGD_PPOD_BULK_R < FGDOD_S_1 ABUT < 90 SINGULAR REGION
}
FGDPO.W.1
0 0 4 Jan  2 03:30:58 2022                     
FGDPO.W.1 { @ Min and max width of {PO AND FGDDMY} for the channel length of 5V FGD MOS == 10 OR 15
  A = NOT RECTANGLE 5V_FGD_GATE == FGDPO_W_1A BY == FGDPO_W_1A ORTHOGONAL ONLY
  NOT RECTANGLE A == FGDPO_W_1B BY == FGDPO_W_1B ORTHOGONAL ONLY
}
FGD.R.2
0 0 3 Jan  2 03:30:58 2022                     
FGD.R.2 { @ Min and max clearance from {(NP INTERACT PO) AND FGDDMY} to {(PP INTERACT PO) AND FGDDMY} for 5V FGD MOS == 0
  5V_FGD_NGATE_NP NOT TOUCH 5V_FGD_NGATE_PP
}
FGDPO.C.1
0 0 5 Jan  2 03:30:58 2022                     
FGDPO.C.1 { @ Min and max clearance from {(PP INTERACT PO) and FGDDMY} to PO edge in chennel length direction for 5V FGD NMOS == 0.25
  ENC 5V_FGD_NGATE_PP POLY < FGDPO_C_1 ABUT < 90 SINGULAR REGION
  A = 5V_FGD_NGATE NOT PP
  SIZE A BY FGDPO_C_1/2 UNDEROVER
}
FGDPO.C.2
0 0 3 Jan  2 03:30:58 2022                     
FGDPO.C.2 { @ Min clearance from P+ bulk ring to {FGDDMY AND PO} for 5V FGD MOS and 5V NGD MOS >= 0.75
  EXT POLY 5V_FGD_PPOD_BULK_R < FGDPO_C_2 ABUT < 90 SINGULAR REGION
}
FGDPO.E.1
0 0 4 Jan  2 03:30:58 2022                     
FGDPO.E.1 { @ Min extension of {PO AND FGDDMY} in channel width direction beyond {LV ACTIVE AND FGDDMY} for 5V FGD MOS and 5V NGD MOS >= 1.24
  A = LV_ACT AND FGDDMY
  ENC A POLY < FGDPO_E_1 ABUT < 90 SINGULAR REGION
}
FGDPP.E.1
0 0 3 Jan  2 03:30:58 2022                     
FGDPP.E.1 { @ Min extension of Flipped PP beyond {PO AND FGDDMY} for 5V FGD NMOS >= 0.13
  ENC POLY 5V_FGD_NGATE_PP < FGDPP_E_1 ABUT < 90 SINGULAR REGION
}
FGDNP.E.1
0 0 3 Jan  2 03:30:58 2022                     
FGDNP.E.1 { @ Min extension of Source/Drain NP beyond {PO AND FGDDMY} for 5V FGD MOS and 5V NGD NMOS >= 0.13
  ENC POLY 5V_FGD_NGATE_NP < FGDNP_E_1 ABUT < 90 SINGULAR REGION
}
FGDNP.E.2
0 0 3 Jan  2 03:30:58 2022                     
FGDNP.E.2 { @ Min extension of NP beyond {PO AND FGDDMY} for 5V FGD MOS and 5V NGD NMOS >= 0.13
  ENC POLY 5V_NGD_NGATE_NP < FGDNP_E_2 ABUT < 90 SINGULAR REGION
}
FGDCO.R.1
0 0 4 Jan  2 03:30:58 2022                     
FGDCO.R.1 { @ Min num of CO on {FGDDMY AND PO} >= 2
  A = POLY AND FGDDMY
  A NOT INTERACT CO >= FGDCO_R_1
}
FGDOD2.E.1
0 0 3 Jan  2 03:30:58 2022                     
FGDOD2.E.1 { @ Min extension of {OD2 AND FGDDMY} beyond P+ bulk ring for 5V FGD MOS and 5V NGD MOS >= 0.32
  ENC 5V_FGD_PPOD_BULK_R OD2 < FGDOD2_E_1 ABUT < 90 SINGULAR REGION
}
SBD.W.1_SBD.W.1.1
0 0 5 Jan  2 03:30:58 2022                     
SBD.W.1_SBD.W.1.1 { @ Minimum width of an OD region to define the width of the
          @ P+ active OD region of the SBD. >=1.0um <= 16.0um
    LENGTH PPOD_SBD_W > 0 < 1
    PATH LENGTH PPOD_SBD_W > 16 < 999
}
SBD.W.2_SBD.W.2.1
0 0 5 Jan  2 03:30:58 2022                     
SBD.W.2_SBD.W.2.1 { @ Minimum length of an OD region to define the length of the
          @ P+ active OD region of the SBD. >=1.0um <=4.0um
    LENGTH PPOD_SBD_L > 0 < 1
    PATH LENGTH PPOD_SBD_L > 4 < 999 
}
SBD.W.3
0 0 6 Jan  2 03:30:58 2022                     
SBD.W.3 { @ Minimum and Maximum length of an OD region to define
          @ the length of the NP OD region of the SBD.==0.42um
    NOT RECTANGLE NPOD_SBD	      
    INT NPOD_SBD < 0.42 ABUT <90 SINGULAR REGION
    SIZE NPOD_SBD BY 0.42/2 UNDEROVER
}
SBD.W.4
0 0 5 Jan  2 03:30:58 2022                     
SBD.W.4 { @ The width of NP OD region of the SBD must be equal to P+
          @ active OD region of the SBD.
    NPOD_SBD_W NOT COIN OUTSIDE EDGE PPOD_SBD_G	      
    PPOD_SBD_W NOT COIN OUTSIDE EDGE NPOD_SBD_G        
}
SBD.S.1
0 0 9 Jan  2 03:30:58 2022                     
SBD.S.1 { @ Space between P+ active OD region and NP OD region of the SBD ==0.48um
    EXT PPOD_SBD NPOD_SBD < 0.48 ABUT < 90 SINGULAR REGION
    PPOD_SBD INTERACT NPOD
    PPOD_SBD NOT TOUCH PPOD_SBD_G == 2
    A = PPOD_SBD TOUCH PPOD_SBD_G == 2
    B = A TOUCH OUTSIDE EDGE PPOD_SBD_G 
    C = INT B < 0.48 ABUT == 90 INTERSECTING ONLY REGION 
    PPOD_SBD INTERACT C 
}
SBD.E.1
0 0 6 Jan  2 03:30:58 2022                     
SBD.E.1 { @ Minimum and maximum extension from NW edge to an OD
          @ region used for the SBD. ==0.80um
    X = PPOD_SBD OR NPOD_SBD
    Y = SIZE X BY 0.8
    Y XOR NW_SBD
}
SBD.E.2
0 0 5 Jan  2 03:30:58 2022                     
SBD.E.2 { @ Minimum and maximum extension of a PP region beyond
          @ an enclosed P+ active OD region of the SBD.==0.22um
    X = SIZE PPOD_SBD BY 0.22
    X XOR PP_SBD_ALL
}
SBD.O.1
0 0 5 Jan  2 03:30:58 2022                     
SBD.O.1 { @ Minimum and maximum overlap from a PP edge to a P+
          @ active OD region of the SBD.==0.22um
    X = SIZE PPOD_SBD BY -0.22
    X XOR PP_SBD_HOLE
}
SBD.E.3
0 0 3 Jan  2 03:30:58 2022                     
SBD.E.3 { @ Maximum and Minimum extension of SBDDMY beyond NW==0.00um
    SBDDMY XOR NW_SBD
}
SBD.R.2
0 0 5 Jan  2 03:30:58 2022                     
SBD.R.2 { @ Maximum Finger Number of the P+ active OD region of the SBD should be <=16um
    X = SBDDMY INTERACT PPOD_SBD < 17
    Y = SBDDMY NOT X 
    PPOD_SBD INTERACT Y
}
SBD.R.3
0 0 5 Jan  2 03:30:58 2022                     
SBD.R.3 { @ The each NW of SBD should be surrounded by the P+ Guard Ring (P+ pickup ring).
    NW_SBD NOT PPOD_SBD_H 
    PPOD_SBD_H INTERACT SBDOD_ALL >1
    PPOD_SBD_H INTERACT NW_SBD > 1
}
SBD.R.4
0 0 5 Jan  2 03:30:58 2022                     
SBD.R.4 { @ Use RFDUMMY to fully cover SBD and P+ Guard Ring for LVS to recognize RF Device.
          @// for P+ guard Ring part is checked by SBD.R.3
    SBDDMY NOT RFDUMMY
    NW_SBD NOT RFDUMMY
}
SBD.R.5
0 0 4 Jan  2 03:30:58 2022                     
SBD.R.5 { @ PP for SBD must be a rectangle ring. PP rectangle ring must surround OD. Other shape is not allowed.
    NOT RECTANGLE PP_SBD_HOLE	
    NOT RECTANGLE PP_SBD_ALL
}
SBD.E.4
0 0 3 Jan  2 03:30:58 2022                     
SBD.E.4 { @ Maximum and Minimum extension of SBDDMY beyond OD2 ==0.00um
    SBDDMY XOR (OD2 INTERACT SBDDMY)
}
BJT.O.1
0 0 5 Jan  2 03:30:58 2022                     
BJT.O.1 { @ Min.& Max.overlap of RPO and emitter OD for 5V PNP BJT == 0.3
   A = RPO AND PNP_E    
   INT RPO PNP_E < BJT_O_1 SINGULAR ABUT < 90 REGION 
   SIZE A BY BJT_O_1/2 UNDEROVER
}
BJT.O.1_18
0 0 5 Jan  2 03:30:58 2022                     
BJT.O.1_18 { @ Min.& Max.overlap of RPO and emitter OD for 1.8V PNP BJT == 0.3
   A = RPO AND PNP_18_E    
   INT RPO PNP_18_E < BJT_O_1 SINGULAR ABUT < 90 REGION 
   SIZE A BY BJT_O_1/2 UNDEROVER
}
BJT.E.1
0 0 7 Jan  2 03:30:58 2022                     
BJT.E.1 { @ Min.& Max. extension of RPO beyond Emitter OD fro 5V PNP BJT == 0.3
   RPO_E0 = RPO INTERACT PNP_E
   RPO_EH = HOLES RPO_E0 INNER
   RPO_E = RPO_EH OR RPO_E0
   A = SIZE RPO_E BY -0.3
   A XOR PNP_E
}
BJT.E.1_18
0 0 7 Jan  2 03:30:58 2022                     
BJT.E.1_18 { @ Min.& Max. extension of RPO beyond Emitter OD fro 1.8V PNP BJT == 0.3
   RPO_18_E0 = RPO INTERACT PNP_18_E
   RPO_18_EH = HOLES RPO_18_E0 INNER
   RPO_18_E = RPO_18_EH OR RPO_18_E0
   A = SIZE RPO_18_E BY -0.3
   A XOR PNP_18_E
}
BJT.E.4
0 0 4 Jan  2 03:30:58 2022                     
BJT.E.4 { @ Min. extension of OD2 beyond the Collector OD for 5V PNP BJT >= 0
	PNP_C_OR_H NOT OD2
	PNP_PB_C_OR_H NOT OD2
}
BJT.E.5
0 0 4 Jan  2 03:30:58 2022                     
BJT.E.5 { @ Min. extension of BJTDMY beyond the Collector OD for 5V PNP BJT >= 1
	ENC PNP_C BJTDUMMY < BJT_E_5 SINGULAR ABUT < 90 REGION 
	ENC PNP_PB_C BJTDUMMY < BJT_E_5 SINGULAR ABUT < 90 REGION
}
BJT.E.5_18
0 0 3 Jan  2 03:30:58 2022                     
BJT.E.5_18 { @ Min. extension of BJTDMY beyond the Collector OD for 1.8V PNP BJT >= 1
	ENC PNP_18_C BJTDUMMY < BJT_E_5 SINGULAR ABUT < 90 REGION 
}
BJT.E.6
0 0 5 Jan  2 03:30:58 2022                     
BJT.E.6 { @ Min and max extension of PP beyond PO hole for PNP (5V BJT) (poly boundary) == 0.25
  INT PNP_PB_PP PNP_PB_PO < BJT_E_6 SINGULAR ABUT < 90 REGION
  A = PNP_PB_PP AND PNP_PB_PO
  SIZE A BY BJT_E_6/2 UNDEROVER
}
BJT.E.7
0 0 5 Jan  2 03:30:58 2022                     
BJT.E.7 { @ Min and max extension of OD beyond PO for PNP (5V BJT) (poly boundary) == 0.5
  A = (HOLES PNP_PB_PO) OR PNP_PB_PO 
  B = SIZE A BY BJT_E_7
  B XOR PNP_PB_OD
}
BJT.C.3
0 0 6 Jan  2 03:30:58 2022                     
BJT.C.3 { @ Min and max clearance between NP and PP on PO for PNP (5V BJT) (poly boundary) == 0
  A = NP INTERACT PNP_PB_PO
  B = HOLES A 
  C = PP INTERACT PNP_PB_PO
  B XOR C
}
BJT.C.4
0 0 8 Jan  2 03:30:58 2022                     
BJT.C.4 { @ Min and max clearance between Base NW and collect P+ OD for 1.8/5V PNP BJT == 1
  A = SIZE (PNP_NW OR PNP_PB_NW) BY BJT_C_4
  B = HOLES PNP_C INNER
  A XOR B
  A1 = SIZE PNP_18_NW BY BJT_C_4
  B1 = (HOLES PNP_18_C INNER) INTERACT RPO
  A1 XOR B1
}
BJT.O.6
0 0 5 Jan  2 03:30:58 2022                     
BJT.O.6 { @ Min and max overlap NP and PO for PNP (5V BJT) (poly boundary) == 0.25
  INT NP PNP_PB_PO < BJT_O_6 SINGULAR ABUT < 90 REGION
  A = NP AND PNP_PB_PO
  SIZE A BY BJT_O_6/2 UNDEROVER
}
LVTOD.W.1
0 0 5 Jan  2 03:30:58 2022                     
LVTOD.W.1{ @ min width of (LV N+ ACTIVE AND (OD2 AND NDD)) in channel width direction of 5V LV NMOS >= 1.2
    A = LVT_N_PLUS_ACTIVE AND (OD2 AND NDD)
    B = GATE_L TOUCH EDGE A
    INT B < LVTOD_W_1 ABUT < 90 REGION
}
LVTOD.W.2
0 0 4 Jan  2 03:30:58 2022                     
LVTOD.W.2{ @ min width of Bulk ring for 5V LVT NMOS and 5V LVT PMOS >= 0.42
	INT PPOD_BULK_R_NCH5_LVT_DD < LVTOD_W_2
	INT NPOD_BULK_R_PCH5_LVT_DD < LVTOD_W_2
}
LVTOD.W.4
0 0 5 Jan  2 03:30:58 2022                     
LVTOD.W.4{ @ min width of LV P+ ACTIVE AND (OD2 AND PDD) in channel width direction of 5V LVT PMOS >= 1.2
    A = LVT_P_PLUS_ACTIVE AND (OD2 AND PDD)
    B = GATE_L TOUCH EDGE A
    INT B < LVTOD_W_4 ABUT < 90 REGION
}
LVTOD.S.1
0 0 4 Jan  2 03:30:58 2022                     
LVTOD.S.1{ @ min space between P+ bulk ring to (LV N+ ACTIVE AND (OD2 AND NDD)) for 5V LVT NMOS >= 0.8
    A = LVT_N_PLUS_ACTIVE AND (OD2 AND NDD)
	EXT PPOD_BULK_R_NCH5_LVT_DD A < LVTOD_S_1
}
LVTOD.S.2
0 0 5 Jan  2 03:30:58 2022                     
LVTOD.S.2{ @ min space between N+ bulk ring to (LV P+ ACTIVE AND ((OD2 AND NW) AND PDD)) for 5V LVT PMOS >= 0.8
    A = LVT_P_PLUS_ACTIVE AND ((OD2 AND NWEL) AND PDD)
	B = A NOT INTERACT NPOD_BULK_R_PCH5_LVT_DD
	EXT NPOD_BULK_R_PCH5_LVT_DD B < LVTOD_S_2 ABUT < 90 SINGULAR REGION
}
LVTPO.W.1
0 0 5 Jan  2 03:30:58 2022                     
LVTPO.W.1{ @ min width of (PO AND (OD2 AND NDD)) for the channel length of 5V LVT NMOS >= 1.6
	A = POLY AND (OD2 AND NDD)
	B = A TOUCH EDGE GATE_W
	INT B < LVTPO_W_1 ABUT < 90 REGION
}
LVTPO.W.2
0 0 5 Jan  2 03:30:58 2022                     
LVTPO.W.2{ @ min width of (PO AND ((OD2 AND NW) AND NDD)) for the channel length of 5V LVT PMOS >= 1.6
	A = POLY AND ((OD2 AND NWEL) AND PDD)
	B = A TOUCH EDGE GATE_W
	INT B < LVTPO_W_2 ABUT < 90 REGION
}
LVTPO.E.1
0 0 5 Jan  2 03:30:58 2022                     
LVTPO.E.1 { @ min extension of (PO AND (OD2 AND NDD)) in channel width direction beyond (LV N+ ACTIVE AND (OD2 AND NDD)) for 5V LVT NMOS >= 0.92
	A = POLY AND (OD2 AND NDD)
	B = LVT_N_PLUS_ACTIVE AND (OD2 AND NDD)
	ENC B A < LVTPO_E_1 ABUT < 90 SINGULAR REGION
}
LVTPO.E.2
0 0 5 Jan  2 03:30:58 2022                     
LVTPO.E.2 { @ min extension of (PO AND ((OD2 AND NW) AND PDD)) in channel width direction beyond (LV P+ ACTIVE AND ((OD2 AND NW) AND PDD)) for 5V LVT PMOS >= 0.92
	A = POLY AND ((OD2 AND NWEL) AND PDD)
	B = LVT_P_PLUS_ACTIVE AND ((OD2 AND NWEL) AND PDD)
	ENC B A < LVTPO_E_2 ABUT < 90 SINGULAR REGION
}
LVTNP.E.1
0 0 5 Jan  2 03:30:58 2022                     
LVTNP.E.1 { @ min extension of NP beyond (PO AND (OD2 AND NDD)) in channel width direction for 5V LVT NMOS >=0.18
	A = POLY AND (OD2 AND NDD)
	B = A NOT TOUCH EDGE (A INSIDE EDGE OD)
	ENC B NP < LVTNP_E_1 ABUT < 90 REGION
}
LVTPP.E.1
0 0 5 Jan  2 03:30:58 2022                     
LVTPP.E.1 { @ min extension of PP beyond (PO AND ((OD2 AND NW) AND PDD)) in channel width direction for 5V LVT PMOS >=0.18
	A = POLY AND ((OD2 AND NWEL) AND PDD)
	B = A NOT TOUCH EDGE (A INSIDE EDGE OD)
	ENC B PP < LVTPP_E_1 ABUT < 90 REGION
}
LVTOD2.E.1
0 0 4 Jan  2 03:30:58 2022                     
LVTOD2.E.1{ @ min extension of (OD2 AND NDD) beyond P+ Bulk ring for 5V LVT NMOS >=0.8
	A = OD2 AND NDD 
	ENC PPOD_BULK_R_NCH5_LVT_DD A < LVTOD2_E_1
}
LVTOD2.E.2
0 0 5 Jan  2 03:30:58 2022                     
LVTOD2.E.2{ @ min extension of OD2 beyond NDD for 5V LVT NMOS >= 0
    A = OD2 INTERACT PPOD_BULK_R_NCH5_LVT_DD
    B = NDD INTERACT PPOD_BULK_R_NCH5_LVT_DD
    B NOT A 
}
LVTOD2.E.3
0 0 4 Jan  2 03:30:58 2022                     
LVTOD2.E.3{ @ min extension of ((OD2 AND NW) AND PDD) beyond N+ Bulk ring for 5V LVT PMOS >=0.8
	A = (OD2 AND NWEL) AND PDD 
	ENC NPOD_BULK_R_PCH5_LVT_DD A < LVTOD2_E_3
}
LVTOD2.E.4
0 0 5 Jan  2 03:30:58 2022                     
LVTOD2.E.4{ @ min extension of OD2 beyond PDD for 5V LVT PMOS >= 0
    A = OD2 INTERACT NPOD_BULK_R_PCH5_LVT_DD
    B = PDD INTERACT NPOD_BULK_R_PCH5_LVT_DD
    B NOT A 
}
LVTNDD.E.1
0 0 3 Jan  2 03:30:58 2022                     
LVTNDD.E.1{ @ min extension of NDD beyond P+ bulk ring for 5V LVT NMOS >= 0.8
    ENC PPOD_BULK_R_NCH5_LVT_DD NDD < LVTNDD_E_1 ABUT < 90 SINGULAR REGION 
}
LVTPDD.E.1
0 0 3 Jan  2 03:30:58 2022                     
LVTPDD.E.1{ @ min extension of PDD beyond N+ bulk ring for 5V LVT PMOS >= 0.8
    ENC NPOD_BULK_R_PCH5_LVT_DD PDD < LVTPDD_E_1 ABUT < 90 SINGULAR REGION 
}
LVTCO.R.1
0 0 4 Jan  2 03:30:58 2022                     
LVTCO.R.1 { @ min number of CO on(PO AND (OD2 AND NDD)) >=2
	A = POLY AND (OD2 AND NDD)
	A ENCLOSE CO < LVTCO_R_1
}
LVTCO.R.2
0 0 4 Jan  2 03:30:58 2022                     
LVTCO.R.2 { @ min number of CO on(PO AND ((OD2 AND NW) AND PDD)) >=2
	A = POLY AND ((OD2 AND NWEL) AND PDD)
	A ENCLOSE CO < LVTCO_R_2
}
LVTNW.E.1
0 0 3 Jan  2 03:30:58 2022                     
LVTNW.E.1 { @ min extension of NW beyond N+ bulk ring for 5V LVT PMOS >=0.8
    ENC NPOD_BULK_R_PCH5_LVT_DD NWEL < LVTNW_E_1 
}
LVT.R.1
0 0 6 Jan  2 03:30:58 2022                     
LVT.R.1{ @ 5V LVT NMOS or 5V LVT PMOS is not allowed to share its own bulk ring with other devices
    A = OTHER_DEVICE NOT (((POLY AND OD) AND OD2) AND PDD)
	B = OTHER_DEVICE NOT (((POLY AND OD) AND OD2) AND NDD)
    (HOLES NPOD_BULK_R_PCH5_LVT_DD INNER) INTERACT  A
    (HOLES PPOD_BULK_R_NCH5_LVT_DD INNER) INTERACT  B
}
LVT.R.2
0 0 5 Jan  2 03:30:58 2022                     
LVT.R.2 { @ NDD must be fully inside OD2 for 5V LVT NMOS
    A = OD2 INTERACT PPOD_BULK_R_NCH5_LVT_DD
    B = NDD INTERACT PPOD_BULK_R_NCH5_LVT_DD
    B NOT A
}
LVT.R.3
0 0 3 Jan  2 03:30:58 2022                     
LVT.R.3 { @ PDD inside (OD2 AND NDD) is not allowed
    PDD INSIDE (OD2 AND NDD)
}
LVT.R.4
0 0 5 Jan  2 03:30:58 2022                     
LVT.R.4 { @ PDD must be fully inside (OD2 AND NW) for 5V LVT PMOS
    A = (OD2 AND NWEL) INTERACT NPOD_BULK_R_PCH5_LVT_DD
    B = PDD INTERACT NPOD_BULK_R_PCH5_LVT_DD
    B NOT A
}
LVT.R.5
0 0 3 Jan  2 03:30:58 2022                     
LVT.R.5 { @ NDD inside (OD2 AND PDD) is not allowed
    NDD INSIDE (OD2 AND PDD)
}
HVBJT.W.1_PNDDSHPNBL
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.W.1_PNDDSHPNBL { @ min and max width of (OD INTERACT PO) for PNP ==5
  A = (OD INTERACT POLY) INTERACT BJT_PNDDSHPNBL_E
  INT A < HVBJT_W_1_PNDDSHPNBL
  SIZE A UNDEROVER BY HVBJT_W_1_PNDDSHPNBL/2
}
HVBJT.W.2_PNDDSHPNBL
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.W.2_PNDDSHPNBL { @ min width of Base OD for PNP >=0.42
  INT BJT_PNDDSHPNBL_B < HVBJT_W_2_PNDDSHPNBL ABUT < 90 SINGULAR REGION
}
HVBJT.W.3A
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.W.3A { @ min and max width of Collector OD for HV BJTs == 0.42
  INT (HVBJT_C NOT BJT_PNDDSHPNBL_C)  < HVBJT_W_3A
  SIZE (HVBJT_C NOT BJT_PNDDSHPNBL_C) UNDEROVER BY HVBJT_W_3A/2
}
HVBJT.W.3B
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.W.3B { @ min and max width of Collector OD for HV BJTs == 0.48
  INT BJT_PNDDSHPNBL_C  < HVBJT_W_3B
  SIZE BJT_PNDDSHPNBL_C UNDEROVER BY HVBJT_W_3B/2
}
HVBJT.W.4_NPDDSHNNBL_PO_BOUNDARY
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.W.4_NPDDSHNNBL_PO_BOUNDARY { @ min and max width of P+ iso ring for HVBJT == 0.42
   INT PPOD_ISO_R_BJT < HVBJT_W_4_NPDDSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
   SIZE (PPOD_ISO_R_BJT_NPDDSHNNBL_PO_BOUNDARY AND HVBJT_DMY) BY HVBJT_W_4_NPDDSHNNBL_PO_BOUNDARY/2 UNDEROVER
}
HVBJT.W.4_NPWSHNNBL_PO_BOUNDARY
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.W.4_NPWSHNNBL_PO_BOUNDARY { @ min and max width of P+ iso ring for HVBJT == 0.42
   INT PPOD_ISO_R_BJT < HVBJT_W_4_NPWSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
   SIZE (PPOD_ISO_R_BJT_NPWSHNNBL_PO_BOUNDARY AND HVBJT_DMY) BY HVBJT_W_4_NPWSHNNBL_PO_BOUNDARY/2 UNDEROVER
}
HVBJT.W.4_PNDDSHPNBL
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.W.4_PNDDSHPNBL { @ min and max width of P+ iso ring for HVBJT == 0.42
   INT PPOD_ISO_R_BJT < HVBJT_W_4_PNDDSHPNBL ABUT < 90 SINGULAR REGION
   SIZE (PPOD_ISO_R_BJT_PNDDSHPNBL AND HVBJT_DMY) BY HVBJT_W_4_PNDDSHPNBL/2 UNDEROVER
}
HVBJT.W.4_NPDDSHNNBL_BGR8
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.W.4_NPDDSHNNBL_BGR8 { @ min and max width of P+ iso ring for HVBJT == 0.42
   INT PPOD_ISO_R_BJT < HVBJT_W_4_NPDDSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
   SIZE (PPOD_ISO_R_BJT_NPDDSHNNBL_BGR8 AND HVBJT_DMY) BY HVBJT_W_4_NPDDSHNNBL_BGR8/2 UNDEROVER
}
HVBJT.W.4_NPWSHNNBL_BGR8
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.W.4_NPWSHNNBL_BGR8 { @ min and max width of P+ iso ring for HVBJT == 0.42
   INT PPOD_ISO_R_BJT < HVBJT_W_4_NPWSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
   SIZE (PPOD_ISO_R_BJT_NPWSHNNBL_BGR8 AND HVBJT_DMY) BY HVBJT_W_4_NPWSHNNBL_BGR8/2 UNDEROVER
}
HVBJT.W.5
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.W.5 { @ min and max width of EMITTER size == 2*2 5*5 10*10
	A = NOT RECTANGLE ((HVBJT_E NOT BJT_PNDDSHPNBL_E) NOT POLY) == 2 BY == 2 ORTHOGONAL ONLY
	B = NOT RECTANGLE A == 5 BY == 5 ORTHOGONAL ONLY
	NOT RECTANGLE B == 10 BY == 10 ORTHOGONAL ONLY
}
HVBJT.W.6
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.W.6 { @ min width of Base OD >= 0.48
    INT ((HVBJT_B NOT BJT_PNDDSHPNBL_B) NOT POLY) < HVBJT_W_6 ABUT < 90 SINGULAR REGION
}
HVBJT.W.7_PNDDSHPNBL
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.W.7_PNDDSHPNBL { @ Min and Max width of {((OD AND NDD) NOT PO) NOT NP} (Emitter length) for PNP BJT(Wtihin poly inside edge) == 2.88
   A = ((OD AND (NDD INTERACT BJT_PNDDSHPNBL_E)) NOT POLY) NOT NP
   INT A < HVBJT_W_7_PNDDSHPNBL ABUT < 90 SINGULAR REGION
   SIZE A BY HVBJT_W_7_PNDDSHPNBL/2 UNDEROVER
}
HVBJT.W.8_PNDDSHPNBL
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.W.8_PNDDSHPNBL { @ Min and Max width of {((OD AND NDD) NOT PO) NOT PP}(Base length) for PNP BJT(Wtihin poly inside edge) == 0.62
   A = ((OD AND (NDD INTERACT BJT_PNDDSHPNBL_E)) NOT POLY) NOT PP
   INT A < HVBJT_W_8_PNDDSHPNBL ABUT < 90 SINGULAR REGION
   SIZE A BY HVBJT_W_8_PNDDSHPNBL/2 UNDEROVER
}
HVBJT.S.2_PNDDSHPNBL
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.S.2_PNDDSHPNBL{ @ min and max space between Emitter OD and Collector OD for PNP BJT == 5.6
   A = SIZE (OD CUT BJT_PNDDSHPNBL_E) BY HVBJT_S_2_PNDDSHPNBL
   A XOR BJT_PNDDSHPNBL_C_H
}
HVBJT.S.3_NPDDSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.S.3_NPDDSHNNBL_PO_BOUNDARY{ @ min and max space between Base OD and Collector OD == 2.4
  A = BJT_NPDDSHNNBL_PO_BOUNDARY_B OR BJT_NPDDSHNNBL_PO_BOUNDARY_B_H
  B = SIZE A BY HVBJT_S_3_NPDDSHNNBL_PO_BOUNDARY
  B XOR BJT_NPDDSHNNBL_PO_BOUNDARY_C_H
}
HVBJT.S.3_NPWSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.S.3_NPWSHNNBL_PO_BOUNDARY{ @ min and max space between Base OD and Collector OD == 2.5
  A = BJT_NPWSHNNBL_PO_BOUNDARY_B OR BJT_NPWSHNNBL_PO_BOUNDARY_B_H
  B = SIZE A BY HVBJT_S_3_NPWSHNNBL_PO_BOUNDARY
  B XOR BJT_NPWSHNNBL_PO_BOUNDARY_C_H
}
HVBJT.S.3_PNDDSHPNBL
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.S.3_PNDDSHPNBL { @ min and max space between Base OD and Collector OD == 2.6
  A = BJT_PNDDSHPNBL_C OR BJT_PNDDSHPNBL_C_H
  B = SIZE A BY HVBJT_S_3_PNDDSHPNBL
  B XOR BJT_PNDDSHPNBL_B_H
}
HVBJT.S.3_NPDDSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.S.3_NPDDSHNNBL_BGR8{ @ min and max space between Base OD and Collector OD == 2.4
  A = BJT_NPDDSHNNBL_BGR8_B OR BJT_NPDDSHNNBL_BGR8_B_H
  B = SIZE A BY HVBJT_S_3_NPDDSHNNBL_BGR8
  B XOR BJT_NPDDSHNNBL_BGR8_C_H
}
HVBJT.S.3_NPWSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.S.3_NPWSHNNBL_BGR8{ @ min and max space between Base OD and Collector OD == 2.5
  A = BJT_NPWSHNNBL_BGR8_B OR BJT_NPWSHNNBL_BGR8_B_H
  B = SIZE A BY HVBJT_S_3_NPWSHNNBL_BGR8
  B XOR BJT_NPWSHNNBL_BGR8_C_H
}
HVBJT.C.1_NPDDSHNNBL_PO_BOUNDARY
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.C.1_NPDDSHNNBL_PO_BOUNDARY { @ min and max clearance from Collector OD to SH_P extended Base OD == 2
  A = SH_P INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_B
  B = A OR (HOLES A INNER)
  C = SIZE B BY HVBJT_C_1_NPDDSHNNBL_PO_BOUNDARY
  C XOR BJT_NPDDSHNNBL_PO_BOUNDARY_C_H
}
HVBJT.C.1_NPWSHNNBL_PO_BOUNDARY
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.C.1_NPWSHNNBL_PO_BOUNDARY { @ min and max clearance from Collector OD to SH_P extended Base OD == 2
  A = SH_P INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_B
  B = A OR (HOLES A INNER)
  C = SIZE B BY HVBJT_C_1_NPWSHNNBL_PO_BOUNDARY
  C XOR BJT_NPWSHNNBL_PO_BOUNDARY_C_H
}
HVBJT.C.1_NPDDSHNNBL_BGR8
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.C.1_NPDDSHNNBL_BGR8 { @ min and max clearance from Collector OD to SH_P extended Base OD == 2
  A = SH_P INTERACT BJT_NPDDSHNNBL_BGR8_B
  B = A OR (HOLES A INNER)
  C = SIZE B BY HVBJT_C_1_NPDDSHNNBL_BGR8
  C XOR BJT_NPDDSHNNBL_BGR8_C_H
}
HVBJT.C.1_NPWSHNNBL_BGR8
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.C.1_NPWSHNNBL_BGR8 { @ min and max clearance from Collector OD to SH_P extended Base OD == 2
  A = SH_P INTERACT BJT_NPWSHNNBL_BGR8_B
  B = A OR (HOLES A INNER)
  C = SIZE B BY HVBJT_C_1_NPWSHNNBL_BGR8
  C XOR BJT_NPWSHNNBL_BGR8_C_H
}
HVBJT.C.3:NPN
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.C.3:NPN { @ Min and Max clearance between NP and PP region under PO for HV Poly boundary == 0.0                   
    X = OD INTERACT HVBJT_E_NPN
    A = NP INTERACT X                                                                               
	B1 = PP INTERACT X                                                                                          
	B = HOLES B1                                                                                                        
	A XOR B                                                                                                             
}
HVBJT.C.3:PNP
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.C.3:PNP { @ Min and Max clearance between NP and PP region under PO for HV Poly boundary == 0.0                   
    X = OD INTERACT HVBJT_E_PNP
    A = PP INTERACT X                                                                               
	B1 = NP INTERACT X                                                                                          
	B = HOLES B1                                                                                                        
	A XOR B                                                                                                             
}
HVBJT.C.4_PNDDPSUB
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.C.4_PNDDPSUB{ @ min and max clearance from Collector OD to NDD for PNP(P+/NDD/Psub)(GA) ==0.5
    A = NDD INTERACT BJT_PNDDPSUB_E
	B = SIZE A BY HVBJT_C_4_PNDDPSUB
	B XOR BJT_PNDDPSUB_C_H 
}
HVBJT.C.5_PHVNWPSUB_GB
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.C.5_PHVNWPSUB_GB{ @ min and max clearance from Collector OD to HVNW for PNP(P+/HVNW/Psub)(GB) ==0.5
    A = HVNW INTERACT BJT_PHVNWPSUB_GB_E
	B = SIZE A BY HVBJT_C_5_PHVNWPSUB_GB
	B XOR BJT_PHVNWPSUB_GB_C_H 
}
HVBJT.C.6_PNDDSHPNBL
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.C.6_PNDDSHPNBL { @ Min and Max clearance between NP and PP region under PO for PNP == 0.0                   
    X = OD INTERACT BJT_PNDDSHPNBL_E 
    A = NP INTERACT X                                                                               
	B1 = PP INTERACT X                                                                                          
	B = HOLES B1                                                                                                        
	A XOR B                                                                                                             
}
HVBJT.C.7_PNDDSHPNBL
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.C.7_PNDDSHPNBL{ @ min and max clearance between poly to OD edge except Poly overlay with Emitter OD and Base OD within NDD == 0.22
    A = POLY INTERACT BJT_PNDDSHPNBL_E
	B = A NOT TOUCH EDGE (A INSIDE EDGE (BJT_PNDDSHPNBL_B_NDD OR BJT_PNDDSHPNBL_E))
	C = EXPAND EDGE B OUTSIDE BY HVBJT_C_7_PNDDSHPNBL
	C NOT TOUCH OD
}
HVBJT.C.8_NPDDSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.C.8_NPDDSHNNBL_BGR8 {@ min and max clearance between the PSUB of {BJT1 OR BJT8} to P+ isolation-ring for 8:1 NPN == 2
    A = PSUB INTERACT BJT_NPDDSHNNBL_BGR8_E
	B = SIZE A BY HVBJT_C_8_NPDDSHNNBL_BGR8
    B XOR PPOD_ISO_H_BJT_NPDDSHNNBL_BGR8
}
HVBJT.C.9_NPWSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.C.9_NPWSHNNBL_BGR8 {@ min and max clearance between the PSUB of {BJT1 OR BJT8} to P+ isolation-ring for 8:1 NPN == 2
    A = PSUB INTERACT BJT_NPWSHNNBL_BGR8_E
	B = SIZE A BY HVBJT_C_9_NPWSHNNBL_BGR8
    B XOR PPOD_ISO_H_BJT_NPWSHNNBL_BGR8
}
HVBJT.E.1_PNDDPSUB
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.E.1_PNDDPSUB {@ min and max extension of NDD beyond the Emitter and Base OD for HV poly boundary BJT PNP(P+/NDD/Psub(GA)) == 0.6 
    A = NDD INTERACT BJT_PNDDPSUB_E
	B = BJT_PNDDPSUB_B OR BJT_PNDDPSUB_B_H
	C = SIZE B BY HVBJT_E_1_PNDDPSUB
	C XOR A
}
HVBJT.E.3_NPDDSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.E.3_NPDDSHNNBL_PO_BOUNDARY { @ min and max extension of SH_N beyond Collector OD for HV BJT == 2
   A = HVSHN INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_C
   B = SIZE BJT_NPDDSHNNBL_PO_BOUNDARY_C BY HVBJT_E_3_NPDDSHNNBL_PO_BOUNDARY
   A XOR B
}
HVBJT.E.3_NPWSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.E.3_NPWSHNNBL_PO_BOUNDARY { @ min and max extension of SH_N beyond Collector OD for HV BJT == 2
   A = HVSHN INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_C
   B = SIZE BJT_NPWSHNNBL_PO_BOUNDARY_C BY HVBJT_E_3_NPWSHNNBL_PO_BOUNDARY
   A XOR B
}
HVBJT.E.3_NPDDSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.E.3_NPDDSHNNBL_BGR8 { @ min and max extension of SH_N beyond Collector OD for HV BJT == 2
   A = HVSHN INTERACT BJT_NPDDSHNNBL_BGR8_C
   B = SIZE BJT_NPDDSHNNBL_BGR8_C BY HVBJT_E_3_NPDDSHNNBL_BGR8
   A XOR B
}
HVBJT.E.3_NPWSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.E.3_NPWSHNNBL_BGR8 { @ min and max extension of SH_N beyond Collector OD for HV BJT == 2
   A = HVSHN INTERACT BJT_NPWSHNNBL_BGR8_C
   B = SIZE BJT_NPWSHNNBL_BGR8_C BY HVBJT_E_3_NPWSHNNBL_BGR8
   A XOR B
}
HVBJT.E.4_PNDDSHPNBL
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.E.4_PNDDSHPNBL {@ min and max extension of SH_N beyond Collector OD for PNP == 2
    A = HVSHN INTERACT BJT_PNDDSHPNBL_B
	B = SIZE BJT_PNDDSHPNBL_B BY HVBJT_E_4_PNDDSHPNBL
	A XOR B
}
HVBJT.E.5_PHVNWPSUB_GB
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.E.5_PHVNWPSUB_GB {@ min and max extension of HVNW beyond the Emitter and Base OD HvV poly boundary BJT PNP P+/HVNW/Psub(GB) == 0.6
    A = HVNW INTERACT  BJT_PHVNWPSUB_GB_E
    B = BJT_PHVNWPSUB_GB_B OR BJT_PHVNWPSUB_GB_B_H
	C = SIZE B BY HVBJT_E_5_PHVNWPSUB_GB
	A XOR C
}
HVBJT.E.6
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.6 {@ min and max extension of poly to Emitter PP for HV poly boundary PNP BJT == 0.22
    A = PP INTERACT  HVBJT_E_PNP
    B = SIZE A BY HVBJT_E_6
	C = POLY INTERACT HVBJT_E_PNP
	D = C OR (HOLES C INNER)
	B XOR D
}
HVBJT.E.7_PNDDPSUB
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.E.7_PNDDPSUB{ @ min extension of HVDMY beyond Collector OD >=2
   A = HVDMY INTERACT BJT_PNDDPSUB_E
   ENC BJT_PNDDPSUB_C A < HVBJT_E_7_PNDDPSUB ABUT < 90 SINGULAR REGION
}
HVBJT.E.7_PHVNWPSUB_GB
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.E.7_PHVNWPSUB_GB{ @ min extension of HVDMY beyond Collector OD >=2
   A = HVDMY INTERACT BJT_PHVNWPSUB_GB_E
   ENC BJT_PHVNWPSUB_GB_C A < HVBJT_E_7_PHVNWPSUB_GB ABUT < 90 SINGULAR REGION
}
HVBJT.E.8_NPDDSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.E.8_NPDDSHNNBL_PO_BOUNDARY { @ min extension of HVDMY beyond P+ isolation-ring == 2
   ENC PPOD_ISO_R_BJT_NPDDSHNNBL_PO_BOUNDARY HVDMY < HVBJT_E_8_NPDDSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
}
HVBJT.E.8_NPWSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.E.8_NPWSHNNBL_PO_BOUNDARY { @ min extension of HVDMY beyond P+ isolation-ring == 2
   ENC PPOD_ISO_R_BJT_NPWSHNNBL_PO_BOUNDARY HVDMY < HVBJT_E_8_NPWSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
}
HVBJT.E.8_PNDDSHPNBL
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.E.8_PNDDSHPNBL { @ min extension of HVDMY beyond P+ isolation-ring == 2
   ENC PPOD_ISO_R_BJT_PNDDSHPNBL HVDMY < HVBJT_E_8_PNDDSHPNBL ABUT < 90 SINGULAR REGION
}
HVBJT.E.8_NPDDSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.E.8_NPDDSHNNBL_BGR8 { @ min extension of HVDMY beyond P+ isolation-ring == 2
   ENC PPOD_ISO_R_BJT_NPDDSHNNBL_BGR8 HVDMY < HVBJT_E_8_NPDDSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
}
HVBJT.E.8_NPWSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.E.8_NPWSHNNBL_BGR8 { @ min extension of HVDMY beyond P+ isolation-ring == 2
   ENC PPOD_ISO_R_BJT_NPWSHNNBL_BGR8 HVDMY < HVBJT_E_8_NPWSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
}
HVBJT.E.9_PNDDPSUB
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.E.9_PNDDPSUB{ @ min extension of HVGA beyond Collector OD >=2
   ENC BJT_PNDDPSUB_C HVGA < HVBJT_E_9_PNDDPSUB
}
HVBJT.E.10_PHVNWPSUB_GB
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.E.10_PHVNWPSUB_GB{ @ min extension of HVGB beyond Collector OD >=2
   ENC BJT_PHVNWPSUB_GB_C HVGB < HVBJT_E_10_PHVNWPSUB_GB
}
HVBJT.E.13_PNDDSHPNBL
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.E.13_PNDDSHPNBL { @ min and max extension of SH_P beyond Collector OD PNP == 0.6
    A = SH_P INTERACT BJT_PNDDSHPNBL_C
	B = SIZE BJT_PNDDSHPNBL_C BY HVBJT_E_13_PNDDSHPNBL
	A XOR B
}
HVBJT.E.16_PNDDSHPNBL
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.E.16_PNDDSHPNBL { @ min and max extension of NDD beyond Emitter OD for PNP == 5
    A = NDD INTERACT BJT_PNDDSHPNBL_E
    B = SIZE (OD CUT BJT_PNDDSHPNBL_E) BY HVBJT_E_16_PNDDSHPNBL
	A XOR B
}
HVBJT.E.18
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.E.18 { @ min and max extension of SH_N beyond BJTSNDMY == 0
    A = HVSHN OR (HOLES HVSHN INNER)
	BJTSNDMY NOT TOUCH EDGE A 
}
HVBJT.E.21_NPDDSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.21_NPDDSHNNBL_PO_BOUNDARY { @ min and max extension of poly beyond Emitter NP for HV poly boundary NPN BJT == 0.4
  A = POLY INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_E
  B = A OR (HOLES A INNER)
  C = NP INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_E 
  D = SIZE C BY HVBJT_E_21_NPDDSHNNBL_PO_BOUNDARY
  B XOR D
}
HVBJT.E.21_NPWSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.21_NPWSHNNBL_PO_BOUNDARY { @ min and max extension of poly beyond Emitter NP for HV poly boundary NPN BJT == 0.22
  A = POLY INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_E
  B = A OR (HOLES A INNER)
  C = NP INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_E 
  D = SIZE C BY HVBJT_E_21_NPWSHNNBL_PO_BOUNDARY
  B XOR D
}
HVBJT.E.21_NPDDSHNNBL_BGR8
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.21_NPDDSHNNBL_BGR8 { @ min and max extension of poly beyond Emitter NP for HV poly boundary NPN BJT == 0.4
  A = POLY INTERACT BJT_NPDDSHNNBL_BGR8_E
  B = A OR (HOLES A INNER)
  C = NP INTERACT BJT_NPDDSHNNBL_BGR8_E 
  D = SIZE C BY HVBJT_E_21_NPDDSHNNBL_BGR8
  B XOR D
}
HVBJT.E.21_NPWSHNNBL_BGR8
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.21_NPWSHNNBL_BGR8 { @ min and max extension of poly beyond Emitter NP for HV poly boundary NPN BJT == 0.22
  A = POLY INTERACT BJT_NPWSHNNBL_BGR8_E
  B = A OR (HOLES A INNER)
  C = NP INTERACT BJT_NPWSHNNBL_BGR8_E 
  D = SIZE C BY HVBJT_E_21_NPWSHNNBL_BGR8
  B XOR D
}
HVBJT.E.23_NPDDSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.23_NPDDSHNNBL_PO_BOUNDARY{ @ min and max extension of SH_P beyond the Emitter and Base OD for HV poly boundary NPN BJT == 0.4
  A = BJT_NPDDSHNNBL_PO_BOUNDARY_B OR BJT_NPDDSHNNBL_PO_BOUNDARY_B_H
  B = SIZE A BY HVBJT_E_23_NPDDSHNNBL_PO_BOUNDARY
  C = SH_P INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_B
  D = C OR (HOLES C INNER)
  B XOR D
}
HVBJT.E.23_NPWSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.23_NPWSHNNBL_PO_BOUNDARY{ @ min and max extension of SH_P beyond the Emitter and Base OD for HV poly boundary NPN BJT == 0.5
  A = BJT_NPWSHNNBL_PO_BOUNDARY_B OR BJT_NPWSHNNBL_PO_BOUNDARY_B_H
  B = SIZE A BY HVBJT_E_23_NPWSHNNBL_PO_BOUNDARY
  C = SH_P INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_B
  D = C OR (HOLES C INNER)
  B XOR D
}
HVBJT.E.23_NPDDSHNNBL_BGR8
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.23_NPDDSHNNBL_BGR8{ @ min and max extension of SH_P beyond the Emitter and Base OD for HV poly boundary NPN BJT == 0.4
  A = BJT_NPDDSHNNBL_BGR8_B OR BJT_NPDDSHNNBL_BGR8_B_H
  B = SIZE A BY HVBJT_E_23_NPDDSHNNBL_BGR8
  C = SH_P INTERACT BJT_NPDDSHNNBL_BGR8_B
  D = C OR (HOLES C INNER)
  B XOR D
}
HVBJT.E.23_NPWSHNNBL_BGR8
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.E.23_NPWSHNNBL_BGR8{ @ min and max extension of SH_P beyond the Emitter and Base OD for HV poly boundary NPN BJT == 0.5
  A = BJT_NPWSHNNBL_BGR8_B OR BJT_NPWSHNNBL_BGR8_B_H
  B = SIZE A BY HVBJT_E_23_NPWSHNNBL_BGR8
  C = SH_P INTERACT BJT_NPWSHNNBL_BGR8_B
  D = C OR (HOLES C INNER)
  B XOR D
}
HVBJT.O.1
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.O.1 { @ min and max overlap of Poly and inside PP region(Emitter area) for HV poly boundary PNP BJT == 0.22
  A = POLY INTERACT HVBJT_E_PNP
  B = PP INTERACT HVBJT_E_PNP
  INT A B < HVBJT_O_1 ABUT < 90 SINGULAR REGION
  C = A AND B
  SIZE C BY HVBJT_O_1/2 UNDEROVER
}
HVBJT.O.2_NPDDSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.O.2_NPDDSHNNBL_PO_BOUNDARY { @ min and max overlap of Poly and inside NP region(Emitter area) for HV poly boundary NPN BJT == 0.4
  A = POLY AND BJT_NPDDSHNNBL_PO_BOUNDARY_E
  INT A < HVBJT_O_2_NPDDSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
  SIZE A BY HVBJT_O_2_NPDDSHNNBL_PO_BOUNDARY/2 UNDEROVER
}
HVBJT.O.2_NPWSHNNBL_PO_BOUNDARY
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.O.2_NPWSHNNBL_PO_BOUNDARY { @ min and max overlap of Poly and inside NP region(Emitter area) for HV poly boundary NPN BJT == 0.22
  A = POLY AND BJT_NPWSHNNBL_PO_BOUNDARY_E
  INT A < HVBJT_O_2_NPWSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
  SIZE A BY HVBJT_O_2_NPWSHNNBL_PO_BOUNDARY/2 UNDEROVER
}
HVBJT.O.2_NPDDSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.O.2_NPDDSHNNBL_BGR8 { @ min and max overlap of Poly and inside NP region(Emitter area) for HV poly boundary NPN BJT == 0.4
  A = POLY AND BJT_NPDDSHNNBL_BGR8_E
  INT A < HVBJT_O_2_NPDDSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
  SIZE A BY HVBJT_O_2_NPDDSHNNBL_BGR8/2 UNDEROVER
}
HVBJT.O.2_NPWSHNNBL_BGR8
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.O.2_NPWSHNNBL_BGR8 { @ min and max overlap of Poly and inside NP region(Emitter area) for HV poly boundary NPN BJT == 0.22
  A = POLY AND BJT_NPWSHNNBL_BGR8_E
  INT A < HVBJT_O_2_NPWSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
  SIZE A BY HVBJT_O_2_NPWSHNNBL_BGR8/2 UNDEROVER
}
HVBJT.O.3_PNDDSHPNBL
0 0 8 Jan  2 03:30:58 2022                     
HVBJT.O.3_PNDDSHPNBL { @ min and max overlap of Poly and NP inside (OD and NDD) direction for PNP == 0.22
  A = POLY INTERACT BJT_PNDDSHPNBL_E
  B = NP INTERACT BJT_PNDDSHPNBL_E
  C = B AND (OD AND NDD)
  D = A AND C 
  INT D < HVBJT_O_3_PNDDSHPNBL ABUT < 90 SINGULAR REGION
  SIZE D BY HVBJT_O_3_PNDDSHPNBL/2 UNDEROVER
}
HVBJT.O.4_PNDDSHPNBL
0 0 8 Jan  2 03:30:58 2022                     
HVBJT.O.4_PNDDSHPNBL { @ min and max overlap of Poly and NP outside (OD and NDD) direction for PNP == 2.58
  A = POLY INTERACT BJT_PNDDSHPNBL_E
  B = NP INTERACT BJT_PNDDSHPNBL_E
  C = B TOUCH EDGE (B INSIDE EDGE (OD INTERACT BJT_PNDDSHPNBL_E))
  D = (B NOT (HOLES A INNER)) NOT (EXPAND EDGE C INSIDE BY HVBJT_O_3_PNDDSHPNBL)
  INT D < HVBJT_O_4_PNDDSHPNBL ABUT < 90 OPPOSITE REGION
  SIZE D BY HVBJT_O_4_PNDDSHPNBL/2 UNDEROVER
}
HVBJT.O.5_PNDDSHPNBL
0 0 6 Jan  2 03:30:58 2022                     
HVBJT.O.5_PNDDSHPNBL { @ min and max overlap of Poly finger and (OD and NDD) for PNP == 0.44
  A = POLY INTERACT BJT_PNDDSHPNBL_E
  B = A AND (OD AND NDD)
  INT B < HVBJT_O_5_PNDDSHPNBL ABUT < 90 SINGULAR REGION
  SIZE B BY HVBJT_O_5_PNDDSHPNBL/2 UNDEROVER
}
HVBJT.O.23_NPDDSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.O.23_NPDDSHNNBL_PO_BOUNDARY{ @ min and max overlap of Poly and inside SH_P of Base OD for NPN BJT (N+/PDD/SH_N+NBL(GA)) == 0.4
  A = SH_P INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_B 
  B = POLY INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_B
  C = A AND B 
  INT C < HVBJT_O_23_NPDDSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
  SIZE C BY HVBJT_O_23_NPDDSHNNBL_PO_BOUNDARY/2 UNDEROVER
}
HVBJT.O.23_NPDDSHNNBL_BGR8
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.O.23_NPDDSHNNBL_BGR8{ @ min and max overlap of Poly and inside SH_P of Base OD for NPN BJT (N+/PDD/SH_N+NBL(GA)) == 0.4
  A = SH_P INTERACT BJT_NPDDSHNNBL_BGR8_B 
  B = POLY INTERACT BJT_NPDDSHNNBL_BGR8_B
  C = A AND B 
  INT C < HVBJT_O_23_NPDDSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
  SIZE C BY HVBJT_O_23_NPDDSHNNBL_BGR8/2 UNDEROVER
}
HVBJT.O.24_NPDDSHNNBL_PO_BOUNDARY
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.O.24_NPDDSHNNBL_PO_BOUNDARY{ @ min and max overlap of Poly and inside PDD of Base OD for NPN BJT (N+/PDD/SH_N+NBL(GA)) == 0.4
  A = PDD INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_E 
  B = POLY INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_B
  C = A AND B 
  INT C < HVBJT_O_24_NPDDSHNNBL_PO_BOUNDARY ABUT < 90 SINGULAR REGION
  SIZE C BY HVBJT_O_24_NPDDSHNNBL_PO_BOUNDARY/2 UNDEROVER
}
HVBJT.O.24_NPDDSHNNBL_BGR8
0 0 7 Jan  2 03:30:58 2022                     
HVBJT.O.24_NPDDSHNNBL_BGR8{ @ min and max overlap of Poly and inside PDD of Base OD for NPN BJT (N+/PDD/SH_N+NBL(GA)) == 0.4
  A = PDD INTERACT BJT_NPDDSHNNBL_BGR8_E 
  B = POLY INTERACT BJT_NPDDSHNNBL_BGR8_B
  C = A AND B 
  INT C < HVBJT_O_24_NPDDSHNNBL_BGR8 ABUT < 90 SINGULAR REGION
  SIZE C BY HVBJT_O_24_NPDDSHNNBL_BGR8/2 UNDEROVER
}
HVBJT.R.7
0 0 9 Jan  2 03:30:58 2022                     
HVBJT.R.7 { @ Poly must be connected with Emitter by metal for HV poly boundary BJT
  A = ILP1_mf INTERACT  (((((BJT_NPDDSHNNBL_PO_BOUNDARY_E OR BJT_NPWSHNNBL_PO_BOUNDARY_E) OR BJT_NPDDSHNNBL_BGR8_E) OR BJT_NPWSHNNBL_BGR8_E) OR BJT_PNDDPSUB_E) OR BJT_PHVNWPSUB_GB_E)
  NET AREA RATIO BJT_NPDDSHNNBL_PO_BOUNDARY_E_c A == 0
  NET AREA RATIO BJT_NPWSHNNBL_PO_BOUNDARY_E_c A == 0 
  NET AREA RATIO BJT_NPDDSHNNBL_BGR8_E_c A == 0  
  NET AREA RATIO BJT_NPWSHNNBL_BGR8_E_c A == 0
  NET AREA RATIO BJT_PNDDPSUB_E_c A == 0
  NET AREA RATIO BJT_PHVNWPSUB_GB_E_c A == 0
}
HVBJT.R.8_PNDDSHPNBL
0 0 4 Jan  2 03:30:58 2022                     
HVBJT.R.8_PNDDSHPNBL { @ Poly must be connected with Emitter by metal for PNP
  A = ILP1_mf INTERACT BJT_PNDDSHPNBL_E
  NET AREA RATIO BJT_PNDDSHPNBL_E_c A == 0 
}
HVBJT.R.9
0 0 5 Jan  2 03:30:58 2022                     
HVBJT.R.9 { @ Emitter Od within NDD must be connected with Base OD within SH_N by metal for LPNP
  BJT_PNDDSHPNBL_Bc = STAMP BJT_PNDDSHPNBL_B BY NTAP_mf
  BJT_PNDDSHPNBL_B_NDDc = STAMP BJT_PNDDSHPNBL_B_NDD BY NTAP_mf
  NET AREA RATIO BJT_PNDDSHPNBL_Bc BJT_PNDDSHPNBL_B_NDDc == 0 
}
HVBJT.R.10
0 0 9 Jan  2 03:30:58 2022                     
HVBJT.R.10 { @ 1. 3 poly hole interact with {OD AND NDD} for PNP(P+/NDD/SHP with NBL)(GA).The edge 2 holes are Base N+OD within NDD and center hole is Emitter P+OD
			 @ 2. PO interact more than one OD is not allowed for PNP(P+/NDD/SHP with NBL)(GA)
  A = HOLES POLY INNER
  ((OD AND NDD) AND HVBJTDMY4) INTERACT A != 3
  (POLY AND HVBJTDMY4) INTERACT OD > 1 
  (BJT_PNDDSHPNBL_B_NDD NOT POLY) NOT INSIDE A 
 ((OD AND NDD) AND HVBJTDMY4) INTERACT BJT_PNDDSHPNBL_B_NDD != 2
 ((OD AND NDD) AND HVBJTDMY4) INTERACT BJT_PNDDSHPNBL_E != 1
}
HVBJT.R.1_NPDDSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.1_NPDDSHNNBL_PO_BOUNDARY {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_E != 1
}
HVBJT.R.1_NPWSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.1_NPWSHNNBL_PO_BOUNDARY {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_E != 1
}
HVBJT.R.1_PNDDPSUB
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.1_PNDDPSUB {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PNDDPSUB_E != 1
}
HVBJT.R.1_PHVNWPSUB_GB
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.1_PHVNWPSUB_GB {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PHVNWPSUB_GB_E != 1
}
HVBJT.R.1_PNDDSHPNBL
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.1_PNDDSHPNBL {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PNDDSHPNBL_E != 1
}
HVBJT.R.1_NPDDSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.1_NPDDSHNNBL_BGR8 {@Minimum and maximum number of Emitter OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPDDSHNNBL_BGR8_E != 9
}
HVBJT.R.1_NPWSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.1_NPWSHNNBL_BGR8 {@Minimum and maximum number of Emitter OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPWSHNNBL_BGR8_E != 9
}
HVBJT.R.5_NPDDSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.5_NPDDSHNNBL_PO_BOUNDARY {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_B != 1
}
HVBJT.R.5_NPWSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.5_NPWSHNNBL_PO_BOUNDARY {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_B != 1
}
HVBJT.R.5_PNDDPSUB
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.5_PNDDPSUB {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PNDDPSUB_B != 1
}
HVBJT.R.5_PHVNWPSUB_GB
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.5_PHVNWPSUB_GB {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PHVNWPSUB_GB_B != 1
}
HVBJT.R.5_PNDDSHPNBL
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.5_PNDDSHPNBL {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PNDDSHPNBL_B != 1
}
HVBJT.R.5_NPDDSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.5_NPDDSHNNBL_BGR8 {@Minimum and maximum number of Base OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPDDSHNNBL_BGR8_B != 9
}
HVBJT.R.5_NPWSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.5_NPWSHNNBL_BGR8 {@Minimum and maximum number of Base OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPWSHNNBL_BGR8_B != 9
}
HVBJT.R.6_NPDDSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.6_NPDDSHNNBL_PO_BOUNDARY {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPDDSHNNBL_PO_BOUNDARY_C != 1
}
HVBJT.R.6_NPWSHNNBL_PO_BOUNDARY
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.6_NPWSHNNBL_PO_BOUNDARY {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWSHNNBL_PO_BOUNDARY_C != 1
}
HVBJT.R.6_PNDDSHPNBL
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.6_PNDDSHPNBL {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PNDDSHPNBL_C != 1
}
HVBJT.R.6_NPDDSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.6_NPDDSHNNBL_BGR8 {@Minimum and maximum number of Collector OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPDDSHNNBL_BGR8_C != 9
}
HVBJT.R.6_NPWSHNNBL_BGR8
0 0 3 Jan  2 03:30:58 2022                     
HVBJT.R.6_NPWSHNNBL_BGR8 {@Minimum and maximum number of Collector OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPWSHNNBL_BGR8_C != 9
}
HVHRI.R.4
0 0 5 Jan  2 03:30:58 2022                     
HVHRI.R.4 { @ RLPPDMY RPO are must for HV HRI poly resisitor.
    PO_HRI = (POLY INTERACT HRI) INTERACT HVDMY
    PO_HRI NOT INTERACT RLPPDMY
    PO_HRI NOT INTERACT RPO
}
SLITDMY.E.1_NLD6G5_DE_FULLY_ISO
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD6G5_DE_FULLY_ISO { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD6G5_DE_FULLY_ISO_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD6G5_SA_FULLY_ISO
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD6G5_SA_FULLY_ISO { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD6G5_SA_FULLY_ISO_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD9G5_FULLY_ISO
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD9G5_FULLY_ISO { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD9G5_FULLY_ISO_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD12G5_FULLY_ISO
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD12G5_FULLY_ISO { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD12G5_FULLY_ISO_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD16G5_FULLY_ISO
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD16G5_FULLY_ISO { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD16G5_FULLY_ISO_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD20G5_FULLY_ISO
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD20G5_FULLY_ISO { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD20G5_FULLY_ISO_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD24G5_FULLY_ISO
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD24G5_FULLY_ISO { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD24G5_FULLY_ISO_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD24G5_ISO_SWITCH { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD24G5_ISO_SWITCH_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD36G5_GB
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD36G5_GB { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD36G5_GB_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD45G5_GB
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD45G5_GB { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD45G5_GB_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NA45G3_DEP_GB
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NA45G3_DEP_GB { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NA45G3_DEP_GB_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_PA12G5_SLIT_BL
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_PA12G5_SLIT_BL { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT PA12G5_SLIT_BL_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_PA20G5_SLIT_BL
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_PA20G5_SLIT_BL { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT PA20G5_SLIT_BL_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_PA16G5_SLIT_NBL
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_PA16G5_SLIT_NBL { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT PA16G5_SLIT_NBL_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_PA9G5_SLIT_NBL
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_PA9G5_SLIT_NBL { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT PA9G5_SLIT_NBL_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.1_NLD5G5_ISO_SWITCH
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.1_NLD5G5_ISO_SWITCH { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for slit MOS(except low side slit MOS) >= 0 um
  A = ((OD2 OR NBL) INTERACT NLD5G5_ISO_SWITCH_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD9G5
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD9G5 { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD9G5_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD12G5
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD12G5 { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD12G5_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD16G5
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD16G5 { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD16G5_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD20G5
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD20G5 { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD20G5_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD6G5_SA
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD6G5_SA { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD6G5_SA_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD6G5_DE
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD6G5_DE { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD6G5_DE_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD24G5
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD24G5 { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD24G5_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
SLITDMY.E.2_NLD24G5_SWITCH
0 0 4 Jan  2 03:30:58 2022                     
SLITDMY.E.2_NLD24G5_SWITCH { @ Min extension of SLITDMY region beyond (OD2 OR NDD) for low side slit MOS >= 0 um
  A = ((OD2 OR NDD) INTERACT NLD24G5_SWITCH_CH)  INTERACT SLITDMY
  A NOT SLITDMY
}
HVLOWR.E.1_NLD24G5_ISO_SWITCH
0 0 3 Jan  2 03:30:58 2022                     
HVLOWR.E.1_NLD24G5_ISO_SWITCH { @ Min extension of HVLOWR region beyond P+ isolation-ring for HV switch MOS >= 0.5
  ENC PPOD_ISO_R_NLD24G5_ISO_SWITCH HVLOWR < HVLOWR_E_1 ABUT < 90 SINGULAR REGION
}
HVLOWR.E.1_NLD24G5_SWITCH
0 0 3 Jan  2 03:30:58 2022                     
HVLOWR.E.1_NLD24G5_SWITCH { @ Min extension of HVLOWR region beyond P+ isolation-ring for HV switch MOS >= 0.5
  ENC PPOD_ISO_R_NLD24G5_SWITCH HVLOWR < HVLOWR_E_1 ABUT < 90 SINGULAR REGION
}
HVLOWR.R.2_NLD24G5_ISO_SWITCH
0 0 4 Jan  2 03:30:58 2022                     
HVLOWR.R.2_NLD24G5_ISO_SWITCH { @ HVLOWR must cover the hole of the P+ isolation ring and P+ isolation ring for HV switch MOS
  PPOD_ISO_H_NLD24G5_ISO_SWITCH NOT HVLOWR
  PPOD_ISO_R_NLD24G5_ISO_SWITCH NOT HVLOWR
}
HVLOWR.R.2_NLD24G5_SWITCH
0 0 4 Jan  2 03:30:58 2022                     
HVLOWR.R.2_NLD24G5_SWITCH { @ HVLOWR must cover the hole of the P+ isolation ring and P+ isolation ring for HV switch MOS
  PPOD_ISO_H_NLD24G5_SWITCH NOT HVLOWR
  PPOD_ISO_R_NLD24G5_SWITCH NOT HVLOWR
}
HVSLITPP.W.1
0 0 5 Jan  2 03:30:58 2022                     
HVSLITPP.W.1 { @ Min and Max width of {SLIT PP AND HVDMY} in channel width direction for SLIT HVMOS >= 0.47 um  <= 0.63 um
  A = (HVNGATE INTERACT HVNGATE_6_9_12_45) INSIDE EDGE SLIT_PP_HV
  LENGTH A < HVSLITPP_W_1_1
  LENGTH A > HVSLITPP_W_1_2
}
HVSLITPP.W.2
0 0 5 Jan  2 03:30:58 2022                     
HVSLITPP.W.2 { @ Min and Max width of {SLIT PP AND HVDMY} in channel width direction for SLIT HVMOS >= 0.47 um  <= 0.56 um
  A = (HVNGATE INTERACT HVNGATE_20_24) INSIDE EDGE SLIT_PP_HV
  LENGTH A < HVSLITPP_W_2_1
  LENGTH A > HVSLITPP_W_2_2
}
HVSLITNP.W.1
0 0 5 Jan  2 03:30:58 2022                     
HVSLITNP.W.1 { @ Min and Max width of {SLIT NP AND HVDMY} in channel width direction for SLIT HVMOS >= 0.47 um  <= 0.63 um
  A = (HVPGATE INTERACT HVPGATE_12_20) INSIDE EDGE SLIT_NP_HV
  LENGTH A < HVSLITNP_W_1_1
  LENGTH A > HVSLITNP_W_1_2
}
HVSLITPP.S.1
0 0 5 Jan  2 03:30:58 2022                     
HVSLITPP.S.1 { @ Min and Max space between two SLIT PP in channel width direction for slit HVMOS >= 0.94 um <= 1.26 um
  LENGTH (SLIT_PP_S_HV TOUCH EDGE HVNGATE_6_9_12_45) < HVSLITPP_S_1_1 
  LENGTH (SLIT_PP_S_HV TOUCH EDGE HVNGATE_6_9_12_45) > HVSLITPP_S_1_2
  NOT RECTANGLE (SLIT_PP_S_pre1_HV INTERACT HVNGATE_6_9_12_45)
}
HVSLITPP.S.2
0 0 5 Jan  2 03:30:58 2022                     
HVSLITPP.S.2 { @ Min and Max space between two SLIT PP in channel width direction for slit HVMOS >= 0.47 um <= 0.56 um
  LENGTH (SLIT_PP_S_HV TOUCH EDGE HVNGATE_20_24) < HVSLITPP_S_2_1 
  LENGTH (SLIT_PP_S_HV TOUCH EDGE HVNGATE_20_24) > HVSLITPP_S_2_2
  NOT RECTANGLE (SLIT_PP_S_pre1_HV INTERACT HVNGATE_20_24)
}
HVSLITNP.S.1
0 0 5 Jan  2 03:30:58 2022                     
HVSLITNP.S.1 { @ Min and Max space between two SLIT NP in channel width direction for slit HVMOS >= 0.94 um <= 1.26 um
  LENGTH (SLIT_NP_S_HV TOUCH EDGE HVPGATE_12_20) < HVSLITNP_S_1_1 
  LENGTH (SLIT_NP_S_HV TOUCH EDGE HVPGATE_12_20) > HVSLITNP_S_1_2
  NOT RECTANGLE (SLIT_NP_S_pre1_HV INTERACT HVPGATE_12_20)
}
HVSLITPP.R.1
0 0 6 Jan  2 03:30:58 2022                     
HVSLITPP.R.1 { @ Slit PP must overlap regions {SLITDMY AND OD AND HVPB} for slit HVNMOS
  A = (ALL_HVNMOS_OD1 INTERACT (HVNGATE_6_9_12_45 OR HVNGATE_20_24)) NOT INTERACT NA45G3_DEP_GB_GATE
  B = (A AND SLITDMY) AND HVPB
  C = SLIT_PP_HV INTERACT A
  C OUTSIDE B
}
HVSLITPP.R.2
0 0 7 Jan  2 03:30:58 2022                     
HVSLITPP.R.2 { @ min and max ratio of the space between two {Slit PP and HVDMY} to the width of {Slit PP and HVDMY} in channel width direction for Slit HVMOS == 2
   SLIT_PP_W_region_6_9_12_45 = SLIT_PP_W_region INTERACT HVNGATE_6_9_12_45
   SLIT_PP_S_region_6_9_12_45 = SLIT_PP_S_region INTERACT HVNGATE_6_9_12_45
   NET AREA RATIO  SLIT_PP_W_region_6_9_12_45 SLIT_PP_S_region_6_9_12_45 != HVSLITPP_R_2
     [(AREA(SLIT_PP_S_region_6_9_12_45)/COUNT(SLIT_PP_S_region_6_9_12_45)) / (AREA(SLIT_PP_W_region_6_9_12_45)/COUNT(SLIT_PP_W_region_6_9_12_45))] 
  RDB HVSLITPP_R_2.db  SLIT_PP_W_region_6_9_12_45 SLIT_PP_S_region_6_9_12_45 
}
HVSLITPP.R.3
0 0 7 Jan  2 03:30:58 2022                     
HVSLITPP.R.3 { @ min and max ratio of the space between two {Slit PP and HVDMY} to the width of {Slit PP and HVDMY} in channel width direction for Slit HVMOS == 1
   SLIT_PP_W_region_20_24 = SLIT_PP_W_region INTERACT HVNGATE_20_24
   SLIT_PP_S_region_20_24 = SLIT_PP_S_region INTERACT HVNGATE_20_24
   NET AREA RATIO  SLIT_PP_W_region_20_24 SLIT_PP_S_region_20_24 != HVSLITPP_R_3
     [(AREA(SLIT_PP_S_region_20_24)/COUNT(SLIT_PP_S_region_20_24)) / (AREA(SLIT_PP_W_region_20_24)/COUNT(SLIT_PP_W_region_20_24))] 
  RDB HVSLITPP_R_3.db  SLIT_PP_W_region_20_24 SLIT_PP_S_region_20_24 
}
HVSLITNP.R.1
0 0 7 Jan  2 03:30:58 2022                     
HVSLITNP.R.1 { @ min and max ratio of the space between two {Slit NP and HVDMY} to the width of {Slit NP and HVDMY} in channel width direction for Slit HVMOS == 2
   SLIT_NP_W_region_12_20 = SLIT_NP_W_region INTERACT HVPGATE_12_20
   SLIT_NP_S_region_12_20 = SLIT_NP_S_region INTERACT HVPGATE_12_20
   NET AREA RATIO  SLIT_NP_W_region_12_20 SLIT_NP_S_region_12_20 != HVSLITNP_R_1
     [(AREA(SLIT_NP_S_region_12_20)/COUNT(SLIT_NP_S_region_12_20)) / (AREA(SLIT_NP_W_region_12_20)/COUNT(SLIT_NP_W_region_12_20))] 
  RDB HVSLITPP_R_1.db  SLIT_NP_W_region_12_20 SLIT_NP_S_region_12_20
}
HVSLITNP.C.1
0 0 4 Jan  2 03:30:58 2022                     
HVSLITNP.C.1 { @ min clearance between SLitNP and OD in channel width direction >= 0
   A = ALL_HVPMOS_OD1 INTERACT HVPGATE_12_20
   (SLIT_NP_HV INTERACT A) NOT INSIDE A
}
HVSLITNP.C.2
0 0 6 Jan  2 03:30:58 2022                     
HVSLITNP.C.2 { @ max clearance between SLitNP and OD in channel width direction < 0.945
   A = ALL_HVPMOS_OD1 INTERACT HVPGATE_12_20
   B = A TOUCH EDGE (A INSIDE EDGE POLY)
   C = EXPAND EDGE B INSIDE BY HVSLITNP_C_2
   C NOT INTERACT SLIT_NP_HV
}
HVSLITPP.C.1
0 0 4 Jan  2 03:30:58 2022                     
HVSLITPP.C.1 { @ min clearance between SLitPP and OD in channel width direction >= 0
   A = ALL_HVNMOS_OD1 INTERACT HVNGATE_6_9_12_45
   (SLIT_PP_HV INTERACT A) NOT INSIDE A
}
HVSLITPP.C.2
0 0 6 Jan  2 03:30:58 2022                     
HVSLITPP.C.2 { @ max clearance between SLitPP and OD in channel width direction < 0.945
   A = ALL_HVNMOS_OD1 INTERACT HVNGATE_6_9_12_45
   B = A TOUCH EDGE (A INSIDE EDGE POLY)
   C = EXPAND EDGE B INSIDE BY HVSLITPP_C_2
   C NOT INTERACT SLIT_PP_HV
}
HVSLITPP.C.3
0 0 4 Jan  2 03:30:58 2022                     
HVSLITPP.C.3 { @ min clearance between SLitPP and OD in channel width direction >= 0
   A = ALL_HVNMOS_OD1 INTERACT HVNGATE_20_24
   (SLIT_PP_HV INTERACT A) NOT INSIDE A
}
HVSLITPP.C.4
0 0 6 Jan  2 03:30:58 2022                     
HVSLITPP.C.4 { @ max clearance between SLitPP and OD in channel width direction < 0.56
   A = ALL_HVNMOS_OD1 INTERACT HVNGATE_20_24
   B = A TOUCH EDGE (A INSIDE EDGE POLY)
   C = EXPAND EDGE B INSIDE BY HVSLITPP_C_4
   C NOT INTERACT SLIT_PP_HV
}
HVSLITPP.O.1
0 0 5 Jan  2 03:30:58 2022                     
HVSLITPP.O.1 { @ Min and Max overlap of SLIT PP and ((PO AND SLITDMY) AND HVDMY) in channel length direction for HVMOS == 0.15 um
  INT SLIT_PP_HV HVNGATE < HVSLITPP_O_1 ABUT < 90 SINGULAR REGION
  A = SLIT_PP_HV AND HVNGATE
  SIZE A BY HVSLITPP_O_1/2 UNDEROVER
}
HVSLITNP.O.1
0 0 5 Jan  2 03:30:58 2022                     
HVSLITNP.O.1 { @ Min and Max overlap of Slit NP and {(PO AND SLITDMY) AND HVDMY} in channel length direction for HVMOS == 0.15 um
  INT SLIT_NP_HV HVPGATE < HVSLITNP_O_1 ABUT < 90 SINGULAR REGION
  A = SLIT_NP_HV AND HVPGATE
  SIZE A BY HVSLITNP_O_1/2 UNDEROVER
}
HVRPO.O.1
0 0 6 Jan  2 03:30:58 2022                     
HVRPO.O.1 { @ Min and Max overlap of RPO and PO == 0.2
   A = POLY INTERACT HVGATE
   INT RPO A  < HVRPO_O_1 ABUT < 90 SINGULAR REGION
   B = RPO AND A 
   SIZE B BY HVRPO_O_1/2 UNDEROVER
}
HVRPO.O.2
0 0 11 Jan  2 03:30:58 2022                    
HVRPO.O.2 { @ min and max overlap of RPO and NP == 0.1
   A = HOLES (NP INTERACT HVGATE) 
   B = EXPAND EDGE A OUTSIDE BY GRID
   C = B NOT INTERACT POLY
   D = A TOUCH OUTSIDE EDGE C
   INT RPO D < HVRPO_O_2 ABUT < 90 REGION
   E1 = EXPAND EDGE D OUTSIDE BY HVRPO_O_2 + GRID
   E2 = EXPAND EDGE D OUTSIDE BY HVRPO_O_2 
   E = E1 NOT E2
   E NOT TOUCH RPO
}
HVRPO.O.3
0 0 11 Jan  2 03:30:58 2022                    
HVRPO.O.3 { @ min and max overlap of RPO and PP ==0.1
   A = HOLES (PP INTERACT HVGATE)
   B = EXPAND EDGE A OUTSIDE BY GRID
   C = B NOT INTERACT POLY
   D = A TOUCH OUTSIDE EDGE C
   INT RPO D < HVRPO_O_3 ABUT < 90 REGION
   E1 = EXPAND EDGE D OUTSIDE BY HVRPO_O_3 + GRID
   E2 = EXPAND EDGE D OUTSIDE BY HVRPO_O_3 
   E = E1 NOT E2
   E NOT TOUCH RPO
}
HVRPO.E.1_SBD_12V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.E.1_SBD_12V { @ min and max extension of RPO outside edge beyond inside CFP for HV SBD_12V diode == 0.6
   A =  RPO INTERACT DIO_SBD_12V_M  
   B = A NOT TOUCH EDGE (HOLES A INNER)
   C = EXPAND EDGE B INSIDE BY HVRPO_E_1_SBD_12V EXTEND BY -HVRPO_E_1_SBD_12V -CFP_S_2_SBD_12V -CFP_W_3_SBD_12V
   D = CFP INSIDE A 
   D NOT TOUCH C
}
HVRPO.E.2_SBD_12V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.E.2_SBD_12V { @ min and max extension of RPO inside edge beyond inside CFP for HV SBD_12V diode == 0.3
   A =  RPO INTERACT DIO_SBD_12V_M  
   B = A TOUCH EDGE (HOLES A INNER)
   C = EXPAND EDGE B INSIDE BY HVRPO_E_2_SBD_12V
   D = CFP INSIDE A 
   D NOT TOUCH C
}
HVRPO.C.3_SBD_12V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.C.3_SBD_12V { @ Minimum and maximum clearance from RPO to CO on Cathode OD == 0.12
    A = RPO INTERACT DIO_SBD_12V_M
    B = CO INTERACT (NPOD INTERACT DIO_SBD_12V_M)
    EXT B A < HVRPO_C_3_SBD_12V ABUT < 90 SINGULAR REGION
    C = SIZE B BY HVRPO_C_3_SBD_12V
    C NOT TOUCH A
}
HVRPO.E.1_SBD_16V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.E.1_SBD_16V { @ min and max extension of RPO outside edge beyond inside CFP for HV SBD_16V diode == 0.6
   A =  RPO INTERACT DIO_SBD_16V_M  
   B = A NOT TOUCH EDGE (HOLES A INNER)
   C = EXPAND EDGE B INSIDE BY HVRPO_E_1_SBD_16V EXTEND BY -HVRPO_E_1_SBD_16V -CFP_S_2_SBD_16V -CFP_W_3_SBD_16V
   D = CFP INSIDE A 
   D NOT TOUCH C
}
HVRPO.E.2_SBD_16V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.E.2_SBD_16V { @ min and max extension of RPO inside edge beyond inside CFP for HV SBD_16V diode == 0.4
   A =  RPO INTERACT DIO_SBD_16V_M  
   B = A TOUCH EDGE (HOLES A INNER)
   C = EXPAND EDGE B INSIDE BY HVRPO_E_2_SBD_16V
   D = CFP INSIDE A 
   D NOT TOUCH C
}
HVRPO.C.3_SBD_16V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.C.3_SBD_16V { @ Minimum and maximum clearance from RPO to CO on Cathode OD == 0.12
    A = RPO INTERACT DIO_SBD_16V_M
    B = CO INTERACT (NPOD INTERACT DIO_SBD_16V_M)
    EXT B A < HVRPO_C_3_SBD_16V ABUT < 90 SINGULAR REGION
    C = SIZE B BY HVRPO_C_3_SBD_16V
    C NOT TOUCH A
}
HVRPO.E.1_SBD_24V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.E.1_SBD_24V { @ min and max extension of RPO outside edge beyond inside CFP for HV SBD_24V diode == 0.6
   A =  RPO INTERACT DIO_SBD_24V_M  
   B = A NOT TOUCH EDGE (HOLES A INNER)
   C = EXPAND EDGE B INSIDE BY HVRPO_E_1_SBD_24V EXTEND BY -HVRPO_E_1_SBD_24V -CFP_S_2_SBD_24V -CFP_W_3_SBD_24V
   D = CFP INSIDE A 
   D NOT TOUCH C
}
HVRPO.E.2_SBD_24V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.E.2_SBD_24V { @ min and max extension of RPO inside edge beyond inside CFP for HV SBD_24V diode == 0.4
   A =  RPO INTERACT DIO_SBD_24V_M  
   B = A TOUCH EDGE (HOLES A INNER)
   C = EXPAND EDGE B INSIDE BY HVRPO_E_2_SBD_24V
   D = CFP INSIDE A 
   D NOT TOUCH C
}
HVRPO.C.3_SBD_24V
0 0 7 Jan  2 03:30:58 2022                     
HVRPO.C.3_SBD_24V { @ Minimum and maximum clearance from RPO to CO on Cathode OD == 0.12
    A = RPO INTERACT DIO_SBD_24V_M
    B = CO INTERACT (NPOD INTERACT DIO_SBD_24V_M)
    EXT B A < HVRPO_C_3_SBD_24V ABUT < 90 SINGULAR REGION
    C = SIZE B BY HVRPO_C_3_SBD_24V
    C NOT TOUCH A
}
HVRPO.C.1
0 0 5 Jan  2 03:30:58 2022                     
HVRPO.C.1 { @ min clearance from RPO to CO for all HVMOS in channel length direction >= 0.12
   A = RPO INTERACT HVGATE
   B = A TOUCH EDGE (A AND OD)
   EXT B CO < HVRPO_C_1 ABUT < 90 REGION
}
SERRES.W.1
0 0 4 Jan  2 03:30:58 2022                     
SERRES.W.1 { @ Min and max poly width of serpentine type resistor under RPO == 0.18
  INT PORES_SERP < SERRES_W_1 ABUT < 90 SINGULAR REGION
  SIZE PORES_SERP BY SERRES_W_1/2 UNDEROVER
}
SERRES.S.1
0 0 4 Jan  2 03:30:58 2022                     
SERRES.S.1 { @ Min and max poly space of serpentine type resistor under RPO == 0.25
  A = CONVEX EDGE PORES_SERP ANGLE1 == 270 ANGLE2 == 270
  NOT LENGTH A == SERRES_S_1
}
SERRES.L.1
0 0 5 Jan  2 03:30:58 2022                     
SERRES.L.1 { @ Min height of the serpentine type body(excludes terminal side poly) >= 3.6
  A = CONVEX EDGE PORES_SERP ANGLE1 == 90 ANGLE2 == 90
  B = LENGTH A == SERRES_S_1 + SERRES_W_1 * 2
  INT B < SERRES_L_1 ABUT < 90 OPPOSITE REGION
}
SERRES.R.4
0 0 3 Jan  2 03:30:58 2022                     
SERRES.R.4 { @ The min resistor SQ (= total length /0.18um) of the serpentine type resistor >= 88
 NET AREA RATIO PORES_SERP_L PORES_SERP_W < SERRES_R_4 
}
SERRES.C.1
0 0 5 Jan  2 03:30:58 2022                     
SERRES.C.1 { @ Min and max clearance from DMP2V to RPO for serpentine poly resistor on field oxide == 0
  A = DMP2V INTERACT SERPDMY
  B = RPO INTERACT A
  A XOR B
}
SERRES.E.1
0 0 6 Jan  2 03:30:58 2022                     
SERRES.E.1 { @ Min extension of DMP2V or RPDUMMY(54;0 or 54;1) beyond the serpentine poly resistor on field oxide (except terminal side poly) >= 0.32
  A = ((POLY INTERACT SERPDMY) INTERACT DMP2V) NOT RPO 
  B = (PORES_SERP INTERACT DMP2V) NOT COIN OUTSIDE EDGE A
  ENC B RPDUMMY < SERRES_E_1 ABUT < 90 REGION
  ENC B DMP2V < SERRES_E_1 ABUT < 90 REGION
}
SERRES.E.2
0 0 5 Jan  2 03:30:58 2022                     
SERRES.E.2 { @ Min and max extension of RPDUMMY beyond DMP2V == 0
  A = (RPDUMMY INTERACT SERPDMY) INTERACT DMP2V
  B = (DMP2V INTERACT SERPDMY) INTERACT RPDUMMY
  A XOR B
}
SERRES.E.3
0 0 6 Jan  2 03:30:58 2022                     
SERRES.E.3 { @ Min extension of RLPPDMY OR RPDUMMY(54;0 or 54;1) to the serpentine poly resistor on filed oxide (except terminal side poly) >= 0.32
  A = ((POLY INTERACT SERPDMY) INTERACT RLPPDMY) NOT RPO 
  B = (PORES_SERP INTERACT RLPPDMY) NOT COIN OUTSIDE EDGE A
  ENC B RPDUMMY < SERRES_E_3 ABUT < 90 REGION
  ENC B RLPPDMY < SERRES_E_3 ABUT < 90 REGION
}
SERRES.E.4
0 0 5 Jan  2 03:30:58 2022                     
SERRES.E.4 { @ Min and max extension of RPDUMMY beyond RLPPDMY == 0
  A = RLPPDMY INTERACT SERPDMY
  B = RPDUMMY INTERACT A
  A XOR B
}
SERRES.E.5
0 0 5 Jan  2 03:30:58 2022                     
SERRES.E.5 { @ Min extension of the RPO to the serpentine type poly resistor body >= 0.32
  A = (POLY INTERACT SERPDMY) NOT RPO
  B = PORES_SERP NOT COIN OUTSIDE EDGE A
  ENC B RPO < SERRES_E_5 ABUT < 90 REGION
}
SERRES.E.6
0 0 5 Jan  2 03:30:58 2022                     
SERRES.E.6 { @ Min extension of SERPDMY to the serpentine type poly resistor body(except terminal side poly) >= 0.32
  A = ((POLY INTERACT SERPDMY) INTERACT RLPPDMY) NOT RPO 
  B = (PORES_SERP INTERACT RLPPDMY) NOT COIN OUTSIDE EDGE A
  ENC B SERPDMY < SERRES_E_6 ABUT < 90 REGION
}
SERRES.C.2
0 0 5 Jan  2 03:30:58 2022                     
SERRES.C.2 { @ Min clearance from the RPO of serpentine type poly resistor to terminal side poly >= 0.3
  A = RPO INTERACT SERPDMY
  B = FPO1 INTERACT RPDUMMY
  EXT A B < SERRES_C_2 ABUT < 90 SINGULAR REGION 
}
SERRES.C.4
0 0 3 Jan  2 03:30:58 2022                     
SERRES.C.4 { @ Min clearance from the Poly of serpentine type poly resistor to he out-side edge of un-related OD >= 0.6
  EXT PORES_SERP OD < SERRES_C_4 ABUT < 90 SINGULAR REGION
}
SERRES.C.6
0 0 4 Jan  2 03:30:58 2022                     
SERRES.C.6 { @ Min extension of HRI3D3KDMY to the poly of serpentine poly resistor on field oxide >= 0.32
  A = (POLY INTERACT SERPDMY) INTERACT RLPPDMY
  ENC A HRI3D3KDMY < SERRES_C_6 ABUT < 90 SINGULAR REGION
}
SERRES.R.5
0 0 4 Jan  2 03:30:58 2022                     
SERRES.R.5 { @ Min and max clearance from SERPDMY to RPDMY for serpentine poly resistor on field oxide == 0
  A = RPDUMMY INTERACT SERPDMY
  A XOR SERPDMY
}
SERRES.R.6
0 0 3 Jan  2 03:30:58 2022                     
SERRES.R.6 { @ The min of contact number for the serpentine type poly resistor >= 2
  PORES_SERP_T NOT INTERACT CO >= SERRES_R_6
}
SERRES.R.8
0 0 4 Jan  2 03:30:58 2022                     
SERRES.R.8 { @ PO INTERACT RPLPPDMY(134;0) must be fully covered by HRI3D3KDMY
  A = (POLY INTERACT SERPDMY) INTERACT RLPPDMY
  A NOT HRI3D3KDMY
}
SERRES.E.7
0 0 4 Jan  2 03:30:58 2022                     
SERRES.E.7 { @ EXtension of RSEPDUMMY (dummy) (CAD layer:54;4) beyond the poly of serpentine poly resistor on field oxide.	>= 0.32
	A = POLY INTERACT PORES_SERP
	ENC A RSEPDUMMY < SERRES_E_7 ABUT < 90 SINGULAR REGION
}
SERRES.W.2.1
0 0 5 Jan  2 03:30:58 2022                     
SERRES.W.2.1 { @ Width of RSEPDUMMY (dummy) (CAD layer:54;4) for Serpentine Type P+ Poly Resistor	= 0.45
    A = RSEPDUMMY NOT INTERACT HRI3D3KDMY
    INT A < SERRES_W_2_1 ABUT < 90 SINGULAR REGION
    SIZE A BY SERRES_W_2_1/2 UNDEROVER 
}
SERRES.W.2.2
0 0 5 Jan  2 03:30:58 2022                     
SERRES.W.2.2 { @ Width of RSEPDUMMY (dummy) (CAD layer:54;4) for Serpentine Type 3.3K HRI poly Resistor	= 0.55
    A = RSEPDUMMY INTERACT HRI3D3KDMY
    INT A < SERRES_W_2_2 ABUT < 90 SINGULAR REGION
    SIZE A BY SERRES_W_2_2/2 UNDEROVER 
}
SERRES.R.10
0 0 3 Jan  2 03:30:58 2022                     
SERRES.R.10	 { @ Serpentine type poly resistor NOT INSIDE RSEPDUMMY (dummy) (CAD layer:54;4) is not allowed
	PORES_SERP OUTSIDE RSEPDUMMY
}
SERRES.R.9
0 0 5 Jan  2 03:30:58 2022                     
SERRES.R.9	 { @ 90-degree (RSEPDUMMY AND PO) is not allowed
	A = POLY INSIDE EDGE RSEPDUMMY
	EXT A < SERRES_W_1 ABUT == 90 INTERSECTING ONLY
	INT A < SERRES_W_1 ABUT == 90 INTERSECTING ONLY
}
NET_AREA_RATIO_RDBS
0 0 70 Jan  2 03:30:58 2022
HVOD.R.20_SBD_12V.rep 0
HVOD.R.20_SBD_16V.rep 0
HVOD.R.20_SBD_24V.rep 0
HVPO.W.4_NLD6G5_DE.rep 0
HVPO.W.4_NLD6G5_DE_FULLY_ISO.rep 0
HVPO.W.4_NLD6G5_SA_FULLY_ISO.rep 0
HVPO.W.4_NLD6G5_SA.rep 0
HVPO.W.4_NLD5G5_ISO_SWITCH.rep 0
HVPO.W.4_NA6G5_NBL.rep 0
HVPO.W.4_PA6G5_DE_BL.rep 0
HVPO.W.4_PA6G5_SA_BL.rep 0
HVPO.W.4_PCH5_AS_SWITCH_MAC.rep 0
HVPO.W.4_NLD9G5.rep 0
HVPO.W.4_NLD9G5_FULLY_ISO.rep 0
HVPO.W.4_NLD12G5.rep 0
HVPO.W.4_NLD12G5_FULLY_ISO.rep 0
HVPO.W.4_NLD16G5.rep 0
HVPO.W.4_NLD16G5_FULLY_ISO.rep 0
HVPO.W.4_NLD20G5.rep 0
HVPO.W.4_NLD20G5_FULLY_ISO.rep 0
HVPO.W.4_NLD24G5_ISO_SWITCH.rep 0
HVPO.W.4_NLD24G5.rep 0
HVPO.W.4_NLD24G5_SWITCH.rep 0
HVPO.W.4_NLD24G5_FULLY_ISO.rep 0
HVPO.W.4_NA20G5.rep 0
HVPO.W.4_NA20G5_NBL.rep 0
HVPO.W.4_NA29G5.rep 0
HVPO.W.4_NA29G5_NBL.rep 0
HVPO.W.4_NA29G3_DEP_NBL.rep 0
HVPO.W.4_PA9G5_SLIT_NBL.rep 0
HVPO.W.4_PA9G5_NBL.rep 0
HVPO.W.4_PA16G5_SLIT_NBL.rep 0
HVPO.W.4_PA16G5_NBL.rep 0
HVPO.W.4_PA12G5_SLIT_BL.rep 0
HVPO.W.4_PA12G5_NBL.rep 0
HVPO.W.4_PA20G5_SLIT_BL.rep 0
HVPO.W.4_PA20G5_BL.rep 0
HVPO.W.4_PA29G5_BL.rep 0
HVPO.W.4_NLD36G5_GB.rep 0
HVPO.W.4_NLD45G5_GB.rep 0
HVPO.W.4_NA45G3_DEP_GB.rep 0
HVPO.W.4_PA36G5_BL_GB.rep 0
HVPO.W.4_PA45G5_BL_GB.rep 0
M1Hole.density2 0
M2Hole.density2 0
M3Hole.density2 0
M4Hole.density2 0
M5Hole.density2 0
MDHole.density2 0
VIA4_DENSITY.log 0
ESD.1g.hv_n.rep 0
ESD.1g.hv_p.rep 0
ESD.5g.rep 0
ESD.5.1g.rep 0
ESD.5.2g.rep 0
HVESD.W.2_PNP_6.rep 0
HVESD.W.2_PNP_9.rep 0
HVESD.W.2_PNP_12.rep 0
HVESD.W.2_PNP_29.rep 0
HVESD.W.2_PNP_36.rep 0
HVESD.W.2_PNP_45.rep 0
HVESD.W.2_PNP_20.rep 0
HVESD.W.2_PNP_12_PDD.rep 0
HVESD.W.2_PNP_16.rep 0
HVESD.W.2_PNP_20_PDD.rep 0
HVESD.W.2_PNP_24.rep 0
HVESD.W.15.rep 0
HVSLITPP_R_2.db 0
HVSLITPP_R_3.db 0
HVSLITPP_R_1.db 0
DENSITY_PRINT_FILES
0 0 11 Jan  2 03:30:58 2022
POLY_DENSITY.log
M1_DENSITY.log
M2_DENSITY.log
M3_DENSITY.log
M4_DENSITY.log
CTM3i.density
CTM4i.density
M5T_DENSITY.log
M5T_DENSITY_MAX.log
OD_R_1.density
OD_R_2.density
DFM_RDBS
0 0 1 Jan  2 03:30:58 2022
MOM.A.1.a.rep
