Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  3 14:25:15 2021
| Host         : DESKTOP-HEGMK6F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsk_top_control_sets_placed.rpt
| Design       : fsk_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           18 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+--------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         | Enable Signal |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_gen_inst/inst/clk_sample |               | ad9767_inst/da_data[13]_i_2_n_0                  |                4 |             14 |         3.50 |
|  clk_gen_inst/inst/clk_sample |               | fsk_mod_inst/dds_compiler_inst/U0/i_synth/sclr_i |                4 |             16 |         4.00 |
|  clk_gen_inst/inst/clk_sample |               |                                                  |               18 |             58 |         3.22 |
+-------------------------------+---------------+--------------------------------------------------+------------------+----------------+--------------+


