module Mux(sinalA, sinalB, controle, out);

input[7:0] sinalA, sinalB;
input controle;
output reg[7:0] out;

always @(sinalA, sinalB, controle)
	begin
		if(controle == 1'b0)	out <= sinalA;
		else if(controle == 1'b1)	out <= sinalB;	
	end

endmodule
