<profile>

<section name = "Vitis HLS Report for 'IFFT_AP'" level="0">
<item name = "Date">Fri Dec  9 11:05:14 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.262 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">54, 8734370, 0.270 us, 43.672 ms, 55, 8734371, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc21_U0">entry_proc21, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="vr_ifft_U0">vr_ifft, 54, 8734370, 0.270 us, 43.672 ms, 54, 8734370, no</column>
<column name="Block_entry6_proc_U0">Block_entry6_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="buffer_write_U0">buffer_write, 20, 2015803, 0.100 us, 10.079 ms, 20, 2015803, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, 792, 536, -</column>
<column name="Instance">160, 226, 32130, 35371, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">25, 13, 7, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_entry6_proc_U0">Block_entry6_proc, 0, 0, 58, 56, 0</column>
<column name="buffer_write_U0">buffer_write, 32, 2, 3057, 3678, 0</column>
<column name="ctrl_bus_s_axi_U">ctrl_bus_s_axi, 0, 0, 436, 744, 0</column>
<column name="entry_proc21_U0">entry_proc21, 0, 0, 2, 29, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 811, 1485, 0</column>
<column name="vr_ifft_U0">vr_ifft, 128, 224, 27766, 29379, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="out1_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="out2_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="out_st_U">0, 99, 0, -, 2, 64, 128</column>
<column name="trunc_ln372_1_loc_channel_U">0, 99, 0, -, 2, 8, 16</column>
<column name="trunc_ln372_2_loc_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="trunc_ln372_3_loc_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="trunc_ln372_4_loc_channel_U">0, 99, 0, -, 2, 8, 16</column>
<column name="trunc_ln372_loc_channel_U">0, 99, 0, -, 2, 8, 16</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_entry6_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry6_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_trunc_ln372_1_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_trunc_ln372_2_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_trunc_ln372_3_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_trunc_ln372_4_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_trunc_ln372_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="buffer_write_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc21_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="vr_ifft_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry6_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_trunc_ln372_1_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_trunc_ln372_2_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_trunc_ln372_3_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_trunc_ln372_4_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_trunc_ln372_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc21_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_vr_ifft_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Block_entry6_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_1_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_2_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_3_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_4_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc21_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_vr_ifft_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Block_entry6_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_1_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_2_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_3_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_4_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_trunc_ln372_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc21_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_vr_ifft_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_bus_AWVALID">in, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_AWREADY">out, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_AWADDR">in, 7, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_WVALID">in, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_WREADY">out, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_WDATA">in, 32, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_WSTRB">in, 4, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_ARVALID">in, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_ARREADY">out, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_ARADDR">in, 7, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_RVALID">out, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_RREADY">in, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_RDATA">out, 32, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_RRESP">out, 2, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_BVALID">out, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_BREADY">in, 1, s_axi, ctrl_bus, pointer</column>
<column name="s_axi_ctrl_bus_BRESP">out, 2, s_axi, ctrl_bus, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, IFFT_AP, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, IFFT_AP, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, IFFT_AP, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
