Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 12 19:03:53 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_gige_control_sets_placed.rpt
| Design       : top_gige
| Device       : xc7a75t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             224 |           34 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             294 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------+-----------------------------------------------+------------------+----------------+
|           Clock Signal          |           Enable Signal           |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------+-----------------------------------------------+------------------+----------------+
|  inst_clk_125_gen/inst/clk_out1 |                                   | inst_add_check_sum/SR[0]                      |                2 |             16 |
|  inst_clk_125_gen/inst/clk_out1 |                                   | inst_crc32_d8_send_02/dout[7]_i_1_n_0         |                3 |             16 |
|  inst_clk_125_gen/inst/clk_out1 |                                   | inst_crc32_d8_send_02/crc32_value[7]_i_1_n_0  |                5 |             16 |
|  inst_clk_125_gen/inst/clk_out1 | inst_add_check_sum/rd_en_r        | inst_add_check_sum/rst                        |                3 |             16 |
|  inst_clk_125_gen/inst/clk_out1 | inst_add_check_sum/rd_en          | inst_add_check_sum/rd_addr[7]_i_1_n_0         |                3 |             16 |
|  inst_clk_125_gen/inst/clk_out1 | inst_gen_frame_ctrl/E[0]          | inst_add_check_sum/tx_cnt[7]_i_1__0_n_0       |                3 |             16 |
|  inst_clk_125_gen/inst/clk_out1 | inst_gen_frame_ctrl/tx_flag       | inst_gen_frame_ctrl/tx_cnt[7]_i_1_n_0         |                3 |             16 |
|  inst_clk_125_gen/inst/clk_out1 |                                   | inst_add_check_sum/shift_ip_data[15]_i_1_n_0  |                4 |             32 |
|  inst_clk_125_gen/inst/clk_out1 |                                   | inst_add_check_sum/shift_udp_data[15]_i_1_n_0 |                3 |             32 |
|  inst_clk_125_gen/inst/clk_out1 | inst_add_check_sum/ip_sum0        | inst_add_check_sum/rst                        |                5 |             32 |
|  inst_clk_125_gen/inst/clk_out1 | inst_add_check_sum/udp_sum0       | inst_add_check_sum/rst                        |                7 |             32 |
|  inst_pll_clk_125/inst/clk_out1 | sel                               | inst_add_check_sum/rst                        |                5 |             38 |
|  inst_clk_125_gen/inst/clk_out1 |                                   |                                               |                9 |             52 |
|  inst_clk_125_gen/inst/clk_out1 | inst_add_check_sum/shift_ip_flag  | inst_add_check_sum/ip_sum[0]_i_1_n_0          |                8 |             64 |
|  inst_clk_125_gen/inst/clk_out1 | inst_add_check_sum/shift_udp_flag | inst_add_check_sum/udp_sum[0]_i_1_n_0         |                8 |             64 |
|  inst_clk_125_gen/inst/clk_out1 |                                   | inst_add_check_sum/rst                        |               17 |            112 |
+---------------------------------+-----------------------------------+-----------------------------------------------+------------------+----------------+


