 
****************************************
Report : area
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 05:40:04 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)

Number of ports:                          243
Number of nets:                           466
Number of cells:                          255
Number of combinational cells:            199
Number of sequential cells:                38
Number of macros/black boxes:               0
Number of buf/inv:                         57
Number of references:                       7

Combinational area:               1588.545008
Buf/Inv area:                      437.732395
Noncombinational area:            1033.142593
Macro/Black Box area:                0.000000
Net Interconnect area:           26460.131470

Total cell area:                  2621.687601
Total area:                      29081.819071

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------
UART                              2621.6876    100.0    28.2408     0.0000  0.0000  UART
u_MUX2_RST                          14.1204      0.5    14.1204     0.0000  0.0000  MUX2_0
u_MUX2_RX_CLOCK                     12.9437      0.5    12.9437     0.0000  0.0000  MUX2_1
u_MUX2_TX_CLOCK                     11.7670      0.4    11.7670     0.0000  0.0000  MUX2_2
u_RX1                             1820.3549     69.4   254.1672     0.0000  0.0000  RX
u_RX1/u_Counter_Unit               534.2218     20.4     5.8835     0.0000  0.0000  Counter_Unit
u_RX1/u_Counter_Unit/u_Bits_Counter
                                   136.4972      5.2    55.3049    81.1923  0.0000  Bits_Counter
u_RX1/u_Counter_Unit/u_Edge_Bit_Counter
                                   391.8411     14.9   229.4565   162.3846  0.0000  Edge_Bit_Counter
u_RX1/u_Data_Sampling              123.5535      4.7    43.5379    80.0156  0.0000  Data_Sampling
u_RX1/u_Deserializer               420.0819     16.0   184.7419   235.3400  0.0000  Deserializer
u_RX1/u_Error_Unit                  17.6505      0.7    17.6505     0.0000  0.0000  Error_Unit
u_RX1/u_RX_FSM                     470.6800     18.0   365.9537   104.7263  0.0000  RX_FSM
u_UART_TX_Top1                     734.2608     28.0     0.0000     0.0000  0.0000  UART_TX_Top
u_UART_TX_Top1/u_FSM               128.2603      4.9    74.1321    54.1282  0.0000  FSM
u_UART_TX_Top1/u_Mux_4              21.1806      0.8    21.1806     0.0000  0.0000  Mux_4
u_UART_TX_Top1/u_Parity_Unit       108.2564      4.1    87.0758    21.1806  0.0000  Parity_Unit
u_UART_TX_Top1/u_Serializer_Top    476.5635     18.2     0.0000     0.0000  0.0000  Serializer_Top
u_UART_TX_Top1/u_Serializer_Top/u_Counter
                                   129.4370      4.9    51.7748    77.6622  0.0000  Counter
u_UART_TX_Top1/u_Serializer_Top/u_Serializer
                                   347.1265     13.2   130.6137   216.5128  0.0000  Serializer
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------
Total                                                 1588.5450  1033.1426  0.0000

1
