PPA Report for Dual Clock Timer
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 18
FF Count: 20
IO Count: 20
Cell Count: 106

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 261.44 MHz
Reg-to-Reg Critical Path Delay: 3.125 ns

POWER METRICS:
-------------
Total Power Consumption: 0.713 W
