

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_84_4'
================================================================
* Date:           Tue May  7 17:59:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_4  |       12|       12|         2|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body81"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [receiver.cpp:84]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.91ns)   --->   "%icmp_ln84 = icmp_ult  i8 %i_2, i8 192" [receiver.cpp:84]   --->   Operation 10 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i3670.exitStub, void %for.body81.split" [receiver.cpp:84]   --->   Operation 11 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_2, i32 3, i32 7" [receiver.cpp:84]   --->   Operation 12 'partselect' 'lshr_ln4' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i5 %lshr_ln4" [receiver.cpp:84]   --->   Operation 13 'zext' 'zext_ln84' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%filt_I_addr = getelementptr i17 %filt_I, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 14 'getelementptr' 'filt_I_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%filt_I_load = load i5 %filt_I_addr" [receiver.cpp:86]   --->   Operation 15 'load' 'filt_I_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filt_I_1_addr = getelementptr i17 %filt_I_1, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 16 'getelementptr' 'filt_I_1_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%filt_I_1_load = load i5 %filt_I_1_addr" [receiver.cpp:86]   --->   Operation 17 'load' 'filt_I_1_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %i_2, i32 4, i32 7" [receiver.cpp:86]   --->   Operation 18 'partselect' 'lshr_ln5' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filt_Q_addr = getelementptr i17 %filt_Q, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 19 'getelementptr' 'filt_Q_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filt_Q_1_addr = getelementptr i17 %filt_Q_1, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 20 'getelementptr' 'filt_Q_1_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filt_I_2_addr = getelementptr i17 %filt_I_2, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 21 'getelementptr' 'filt_I_2_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filt_I_3_addr = getelementptr i17 %filt_I_3, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 22 'getelementptr' 'filt_I_3_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_Q_2_addr = getelementptr i17 %filt_Q_2, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 23 'getelementptr' 'filt_Q_2_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filt_Q_3_addr = getelementptr i17 %filt_Q_3, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 24 'getelementptr' 'filt_Q_3_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_I_4_addr = getelementptr i17 %filt_I_4, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 25 'getelementptr' 'filt_I_4_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filt_I_5_addr = getelementptr i17 %filt_I_5, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 26 'getelementptr' 'filt_I_5_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filt_Q_4_addr = getelementptr i17 %filt_Q_4, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 27 'getelementptr' 'filt_Q_4_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%filt_Q_5_addr = getelementptr i17 %filt_Q_5, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 28 'getelementptr' 'filt_Q_5_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filt_I_6_addr = getelementptr i17 %filt_I_6, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 29 'getelementptr' 'filt_I_6_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filt_I_7_addr = getelementptr i17 %filt_I_7, i64 0, i64 %zext_ln84" [receiver.cpp:86]   --->   Operation 30 'getelementptr' 'filt_I_7_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_Q_6_addr = getelementptr i17 %filt_Q_6, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 31 'getelementptr' 'filt_Q_6_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filt_Q_7_addr = getelementptr i17 %filt_Q_7, i64 0, i64 %zext_ln84" [receiver.cpp:87]   --->   Operation 32 'getelementptr' 'filt_Q_7_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln86 = or i5 %lshr_ln4, i5 1" [receiver.cpp:86]   --->   Operation 33 'or' 'or_ln86' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i5 %or_ln86" [receiver.cpp:86]   --->   Operation 34 'zext' 'zext_ln86_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%filt_I_addr_1 = getelementptr i17 %filt_I, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 35 'getelementptr' 'filt_I_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%filt_I_1_addr_1 = getelementptr i17 %filt_I_1, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 36 'getelementptr' 'filt_I_1_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%filt_Q_addr_1 = getelementptr i17 %filt_Q, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 37 'getelementptr' 'filt_Q_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filt_Q_1_addr_1 = getelementptr i17 %filt_Q_1, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 38 'getelementptr' 'filt_Q_1_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%filt_I_2_addr_1 = getelementptr i17 %filt_I_2, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 39 'getelementptr' 'filt_I_2_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filt_I_3_addr_1 = getelementptr i17 %filt_I_3, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 40 'getelementptr' 'filt_I_3_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filt_Q_2_addr_1 = getelementptr i17 %filt_Q_2, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 41 'getelementptr' 'filt_Q_2_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filt_Q_3_addr_1 = getelementptr i17 %filt_Q_3, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 42 'getelementptr' 'filt_Q_3_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filt_I_4_addr_1 = getelementptr i17 %filt_I_4, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 43 'getelementptr' 'filt_I_4_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%filt_I_5_addr_1 = getelementptr i17 %filt_I_5, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 44 'getelementptr' 'filt_I_5_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%filt_Q_4_addr_1 = getelementptr i17 %filt_Q_4, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 45 'getelementptr' 'filt_Q_4_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%filt_Q_5_addr_1 = getelementptr i17 %filt_Q_5, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 46 'getelementptr' 'filt_Q_5_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filt_I_6_addr_1 = getelementptr i17 %filt_I_6, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 47 'getelementptr' 'filt_I_6_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%filt_I_7_addr_1 = getelementptr i17 %filt_I_7, i64 0, i64 %zext_ln86_1" [receiver.cpp:86]   --->   Operation 48 'getelementptr' 'filt_I_7_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%filt_I_2_load = load i5 %filt_I_2_addr" [receiver.cpp:86]   --->   Operation 49 'load' 'filt_I_2_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%filt_I_3_load = load i5 %filt_I_3_addr" [receiver.cpp:86]   --->   Operation 50 'load' 'filt_I_3_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%filt_I_4_load = load i5 %filt_I_4_addr" [receiver.cpp:86]   --->   Operation 51 'load' 'filt_I_4_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%filt_I_5_load = load i5 %filt_I_5_addr" [receiver.cpp:86]   --->   Operation 52 'load' 'filt_I_5_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%filt_I_6_load = load i5 %filt_I_6_addr" [receiver.cpp:86]   --->   Operation 53 'load' 'filt_I_6_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%filt_I_7_load = load i5 %filt_I_7_addr" [receiver.cpp:86]   --->   Operation 54 'load' 'filt_I_7_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%filt_I_load_1 = load i5 %filt_I_addr_1" [receiver.cpp:86]   --->   Operation 55 'load' 'filt_I_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%filt_I_1_load_1 = load i5 %filt_I_1_addr_1" [receiver.cpp:86]   --->   Operation 56 'load' 'filt_I_1_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%filt_I_2_load_1 = load i5 %filt_I_2_addr_1" [receiver.cpp:86]   --->   Operation 57 'load' 'filt_I_2_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%filt_I_3_load_1 = load i5 %filt_I_3_addr_1" [receiver.cpp:86]   --->   Operation 58 'load' 'filt_I_3_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%filt_I_4_load_1 = load i5 %filt_I_4_addr_1" [receiver.cpp:86]   --->   Operation 59 'load' 'filt_I_4_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%filt_I_5_load_1 = load i5 %filt_I_5_addr_1" [receiver.cpp:86]   --->   Operation 60 'load' 'filt_I_5_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%filt_I_6_load_1 = load i5 %filt_I_6_addr_1" [receiver.cpp:86]   --->   Operation 61 'load' 'filt_I_6_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%filt_I_7_load_1 = load i5 %filt_I_7_addr_1" [receiver.cpp:86]   --->   Operation 62 'load' 'filt_I_7_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%filt_Q_6_addr_1 = getelementptr i17 %filt_Q_6, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 63 'getelementptr' 'filt_Q_6_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%filt_Q_7_addr_1 = getelementptr i17 %filt_Q_7, i64 0, i64 %zext_ln86_1" [receiver.cpp:87]   --->   Operation 64 'getelementptr' 'filt_Q_7_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%filt_Q_load = load i5 %filt_Q_addr" [receiver.cpp:87]   --->   Operation 65 'load' 'filt_Q_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%filt_Q_load_1 = load i5 %filt_Q_addr_1" [receiver.cpp:87]   --->   Operation 66 'load' 'filt_Q_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%filt_Q_1_load = load i5 %filt_Q_1_addr" [receiver.cpp:87]   --->   Operation 67 'load' 'filt_Q_1_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%filt_Q_1_load_1 = load i5 %filt_Q_1_addr_1" [receiver.cpp:87]   --->   Operation 68 'load' 'filt_Q_1_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%filt_Q_2_load = load i5 %filt_Q_2_addr" [receiver.cpp:87]   --->   Operation 69 'load' 'filt_Q_2_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%filt_Q_2_load_1 = load i5 %filt_Q_2_addr_1" [receiver.cpp:87]   --->   Operation 70 'load' 'filt_Q_2_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%filt_Q_3_load = load i5 %filt_Q_3_addr" [receiver.cpp:87]   --->   Operation 71 'load' 'filt_Q_3_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%filt_Q_3_load_1 = load i5 %filt_Q_3_addr_1" [receiver.cpp:87]   --->   Operation 72 'load' 'filt_Q_3_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%filt_Q_4_load = load i5 %filt_Q_4_addr" [receiver.cpp:87]   --->   Operation 73 'load' 'filt_Q_4_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%filt_Q_4_load_1 = load i5 %filt_Q_4_addr_1" [receiver.cpp:87]   --->   Operation 74 'load' 'filt_Q_4_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%filt_Q_5_load = load i5 %filt_Q_5_addr" [receiver.cpp:87]   --->   Operation 75 'load' 'filt_Q_5_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%filt_Q_5_load_1 = load i5 %filt_Q_5_addr_1" [receiver.cpp:87]   --->   Operation 76 'load' 'filt_Q_5_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%filt_Q_6_load = load i5 %filt_Q_6_addr" [receiver.cpp:87]   --->   Operation 77 'load' 'filt_Q_6_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%filt_Q_6_load_1 = load i5 %filt_Q_6_addr_1" [receiver.cpp:87]   --->   Operation 78 'load' 'filt_Q_6_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%filt_Q_7_load = load i5 %filt_Q_7_addr" [receiver.cpp:87]   --->   Operation 79 'load' 'filt_Q_7_load' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%filt_Q_7_load_1 = load i5 %filt_Q_7_addr_1" [receiver.cpp:87]   --->   Operation 80 'load' 'filt_Q_7_load_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 81 [1/1] (1.91ns)   --->   "%add_ln84 = add i8 %i_2, i8 16" [receiver.cpp:84]   --->   Operation 81 'add' 'add_ln84' <Predicate = (icmp_ln84)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln84 = store i8 %add_ln84, i8 %i" [receiver.cpp:84]   --->   Operation 82 'store' 'store_ln84' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [receiver.cpp:84]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [receiver.cpp:84]   --->   Operation 84 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%filt_I_load = load i5 %filt_I_addr" [receiver.cpp:86]   --->   Operation 85 'load' 'filt_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i17 %filt_I_load" [receiver.cpp:86]   --->   Operation 86 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (2.32ns)   --->   "%filt_I_1_load = load i5 %filt_I_1_addr" [receiver.cpp:86]   --->   Operation 87 'load' 'filt_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i17 %filt_I_1_load" [receiver.cpp:86]   --->   Operation 88 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.10ns)   --->   "%add_ln86 = add i18 %sext_ln86_1, i18 %sext_ln86" [receiver.cpp:86]   --->   Operation 89 'add' 'add_ln86' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %lshr_ln5" [receiver.cpp:86]   --->   Operation 90 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%filt_1_I_addr_1 = getelementptr i18 %filt_1_I, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 91 'getelementptr' 'filt_1_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%filt_1_Q_addr_1 = getelementptr i18 %filt_1_Q, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 92 'getelementptr' 'filt_1_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%filt_1_I_1_addr = getelementptr i18 %filt_1_I_1, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 93 'getelementptr' 'filt_1_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%filt_1_Q_1_addr = getelementptr i18 %filt_1_Q_1, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 94 'getelementptr' 'filt_1_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%filt_1_I_2_addr = getelementptr i18 %filt_1_I_2, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 95 'getelementptr' 'filt_1_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%filt_1_Q_2_addr = getelementptr i18 %filt_1_Q_2, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 96 'getelementptr' 'filt_1_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%filt_1_I_3_addr = getelementptr i18 %filt_1_I_3, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 97 'getelementptr' 'filt_1_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%filt_1_Q_3_addr = getelementptr i18 %filt_1_Q_3, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 98 'getelementptr' 'filt_1_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%filt_1_I_4_addr = getelementptr i18 %filt_1_I_4, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 99 'getelementptr' 'filt_1_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%filt_1_Q_4_addr = getelementptr i18 %filt_1_Q_4, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 100 'getelementptr' 'filt_1_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%filt_1_I_5_addr = getelementptr i18 %filt_1_I_5, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 101 'getelementptr' 'filt_1_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%filt_1_Q_5_addr = getelementptr i18 %filt_1_Q_5, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 102 'getelementptr' 'filt_1_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%filt_1_I_6_addr = getelementptr i18 %filt_1_I_6, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 103 'getelementptr' 'filt_1_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%filt_1_Q_6_addr = getelementptr i18 %filt_1_Q_6, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 104 'getelementptr' 'filt_1_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (2.32ns)   --->   "%filt_I_2_load = load i5 %filt_I_2_addr" [receiver.cpp:86]   --->   Operation 105 'load' 'filt_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i17 %filt_I_2_load" [receiver.cpp:86]   --->   Operation 106 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%filt_I_3_load = load i5 %filt_I_3_addr" [receiver.cpp:86]   --->   Operation 107 'load' 'filt_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i17 %filt_I_3_load" [receiver.cpp:86]   --->   Operation 108 'sext' 'sext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.10ns)   --->   "%add_ln86_1 = add i18 %sext_ln86_3, i18 %sext_ln86_2" [receiver.cpp:86]   --->   Operation 109 'add' 'add_ln86_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/2] (2.32ns)   --->   "%filt_I_4_load = load i5 %filt_I_4_addr" [receiver.cpp:86]   --->   Operation 110 'load' 'filt_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i17 %filt_I_4_load" [receiver.cpp:86]   --->   Operation 111 'sext' 'sext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (2.32ns)   --->   "%filt_I_5_load = load i5 %filt_I_5_addr" [receiver.cpp:86]   --->   Operation 112 'load' 'filt_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i17 %filt_I_5_load" [receiver.cpp:86]   --->   Operation 113 'sext' 'sext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.10ns)   --->   "%add_ln86_2 = add i18 %sext_ln86_5, i18 %sext_ln86_4" [receiver.cpp:86]   --->   Operation 114 'add' 'add_ln86_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%filt_I_6_load = load i5 %filt_I_6_addr" [receiver.cpp:86]   --->   Operation 115 'load' 'filt_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i17 %filt_I_6_load" [receiver.cpp:86]   --->   Operation 116 'sext' 'sext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (2.32ns)   --->   "%filt_I_7_load = load i5 %filt_I_7_addr" [receiver.cpp:86]   --->   Operation 117 'load' 'filt_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i17 %filt_I_7_load" [receiver.cpp:86]   --->   Operation 118 'sext' 'sext_ln86_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.10ns)   --->   "%add_ln86_3 = add i18 %sext_ln86_7, i18 %sext_ln86_6" [receiver.cpp:86]   --->   Operation 119 'add' 'add_ln86_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (2.32ns)   --->   "%filt_I_load_1 = load i5 %filt_I_addr_1" [receiver.cpp:86]   --->   Operation 120 'load' 'filt_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln86_8 = sext i17 %filt_I_load_1" [receiver.cpp:86]   --->   Operation 121 'sext' 'sext_ln86_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%filt_I_1_load_1 = load i5 %filt_I_1_addr_1" [receiver.cpp:86]   --->   Operation 122 'load' 'filt_I_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln86_9 = sext i17 %filt_I_1_load_1" [receiver.cpp:86]   --->   Operation 123 'sext' 'sext_ln86_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.10ns)   --->   "%add_ln86_4 = add i18 %sext_ln86_9, i18 %sext_ln86_8" [receiver.cpp:86]   --->   Operation 124 'add' 'add_ln86_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/2] (2.32ns)   --->   "%filt_I_2_load_1 = load i5 %filt_I_2_addr_1" [receiver.cpp:86]   --->   Operation 125 'load' 'filt_I_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln86_10 = sext i17 %filt_I_2_load_1" [receiver.cpp:86]   --->   Operation 126 'sext' 'sext_ln86_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%filt_I_3_load_1 = load i5 %filt_I_3_addr_1" [receiver.cpp:86]   --->   Operation 127 'load' 'filt_I_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln86_11 = sext i17 %filt_I_3_load_1" [receiver.cpp:86]   --->   Operation 128 'sext' 'sext_ln86_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.10ns)   --->   "%add_ln86_5 = add i18 %sext_ln86_11, i18 %sext_ln86_10" [receiver.cpp:86]   --->   Operation 129 'add' 'add_ln86_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/2] (2.32ns)   --->   "%filt_I_4_load_1 = load i5 %filt_I_4_addr_1" [receiver.cpp:86]   --->   Operation 130 'load' 'filt_I_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln86_12 = sext i17 %filt_I_4_load_1" [receiver.cpp:86]   --->   Operation 131 'sext' 'sext_ln86_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/2] (2.32ns)   --->   "%filt_I_5_load_1 = load i5 %filt_I_5_addr_1" [receiver.cpp:86]   --->   Operation 132 'load' 'filt_I_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln86_13 = sext i17 %filt_I_5_load_1" [receiver.cpp:86]   --->   Operation 133 'sext' 'sext_ln86_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.10ns)   --->   "%add_ln86_6 = add i18 %sext_ln86_13, i18 %sext_ln86_12" [receiver.cpp:86]   --->   Operation 134 'add' 'add_ln86_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/2] (2.32ns)   --->   "%filt_I_6_load_1 = load i5 %filt_I_6_addr_1" [receiver.cpp:86]   --->   Operation 135 'load' 'filt_I_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln86_14 = sext i17 %filt_I_6_load_1" [receiver.cpp:86]   --->   Operation 136 'sext' 'sext_ln86_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/2] (2.32ns)   --->   "%filt_I_7_load_1 = load i5 %filt_I_7_addr_1" [receiver.cpp:86]   --->   Operation 137 'load' 'filt_I_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln86_15 = sext i17 %filt_I_7_load_1" [receiver.cpp:86]   --->   Operation 138 'sext' 'sext_ln86_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.10ns)   --->   "%add_ln86_7 = add i18 %sext_ln86_15, i18 %sext_ln86_14" [receiver.cpp:86]   --->   Operation 139 'add' 'add_ln86_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%filt_1_I_7_addr = getelementptr i18 %filt_1_I_7, i64 0, i64 %zext_ln86" [receiver.cpp:86]   --->   Operation 140 'getelementptr' 'filt_1_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86, i4 %filt_1_I_addr_1" [receiver.cpp:86]   --->   Operation 141 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86_1, i4 %filt_1_I_1_addr" [receiver.cpp:86]   --->   Operation 142 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86_2, i4 %filt_1_I_2_addr" [receiver.cpp:86]   --->   Operation 143 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86_3, i4 %filt_1_I_3_addr" [receiver.cpp:86]   --->   Operation 144 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86_4, i4 %filt_1_I_4_addr" [receiver.cpp:86]   --->   Operation 145 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86_5, i4 %filt_1_I_5_addr" [receiver.cpp:86]   --->   Operation 146 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86_6, i4 %filt_1_I_6_addr" [receiver.cpp:86]   --->   Operation 147 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln86 = store i18 %add_ln86_7, i4 %filt_1_I_7_addr" [receiver.cpp:86]   --->   Operation 148 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 149 [1/2] (2.32ns)   --->   "%filt_Q_load = load i5 %filt_Q_addr" [receiver.cpp:87]   --->   Operation 149 'load' 'filt_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i17 %filt_Q_load" [receiver.cpp:87]   --->   Operation 150 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%filt_Q_load_1 = load i5 %filt_Q_addr_1" [receiver.cpp:87]   --->   Operation 151 'load' 'filt_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i17 %filt_Q_load_1" [receiver.cpp:87]   --->   Operation 152 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/2] (2.32ns)   --->   "%filt_Q_1_load = load i5 %filt_Q_1_addr" [receiver.cpp:87]   --->   Operation 153 'load' 'filt_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i17 %filt_Q_1_load" [receiver.cpp:87]   --->   Operation 154 'sext' 'sext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (2.10ns)   --->   "%add_ln87 = add i18 %sext_ln87_2, i18 %sext_ln87" [receiver.cpp:87]   --->   Operation 155 'add' 'add_ln87' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/2] (2.32ns)   --->   "%filt_Q_1_load_1 = load i5 %filt_Q_1_addr_1" [receiver.cpp:87]   --->   Operation 156 'load' 'filt_Q_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i17 %filt_Q_1_load_1" [receiver.cpp:87]   --->   Operation 157 'sext' 'sext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.10ns)   --->   "%add_ln87_1 = add i18 %sext_ln87_3, i18 %sext_ln87_1" [receiver.cpp:87]   --->   Operation 158 'add' 'add_ln87_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/2] (2.32ns)   --->   "%filt_Q_2_load = load i5 %filt_Q_2_addr" [receiver.cpp:87]   --->   Operation 159 'load' 'filt_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln87_4 = sext i17 %filt_Q_2_load" [receiver.cpp:87]   --->   Operation 160 'sext' 'sext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/2] (2.32ns)   --->   "%filt_Q_2_load_1 = load i5 %filt_Q_2_addr_1" [receiver.cpp:87]   --->   Operation 161 'load' 'filt_Q_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln87_5 = sext i17 %filt_Q_2_load_1" [receiver.cpp:87]   --->   Operation 162 'sext' 'sext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/2] (2.32ns)   --->   "%filt_Q_3_load = load i5 %filt_Q_3_addr" [receiver.cpp:87]   --->   Operation 163 'load' 'filt_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln87_6 = sext i17 %filt_Q_3_load" [receiver.cpp:87]   --->   Operation 164 'sext' 'sext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (2.10ns)   --->   "%add_ln87_2 = add i18 %sext_ln87_6, i18 %sext_ln87_4" [receiver.cpp:87]   --->   Operation 165 'add' 'add_ln87_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/2] (2.32ns)   --->   "%filt_Q_3_load_1 = load i5 %filt_Q_3_addr_1" [receiver.cpp:87]   --->   Operation 166 'load' 'filt_Q_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln87_7 = sext i17 %filt_Q_3_load_1" [receiver.cpp:87]   --->   Operation 167 'sext' 'sext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (2.10ns)   --->   "%add_ln87_3 = add i18 %sext_ln87_7, i18 %sext_ln87_5" [receiver.cpp:87]   --->   Operation 168 'add' 'add_ln87_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/2] (2.32ns)   --->   "%filt_Q_4_load = load i5 %filt_Q_4_addr" [receiver.cpp:87]   --->   Operation 169 'load' 'filt_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln87_8 = sext i17 %filt_Q_4_load" [receiver.cpp:87]   --->   Operation 170 'sext' 'sext_ln87_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/2] (2.32ns)   --->   "%filt_Q_4_load_1 = load i5 %filt_Q_4_addr_1" [receiver.cpp:87]   --->   Operation 171 'load' 'filt_Q_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln87_9 = sext i17 %filt_Q_4_load_1" [receiver.cpp:87]   --->   Operation 172 'sext' 'sext_ln87_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/2] (2.32ns)   --->   "%filt_Q_5_load = load i5 %filt_Q_5_addr" [receiver.cpp:87]   --->   Operation 173 'load' 'filt_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln87_10 = sext i17 %filt_Q_5_load" [receiver.cpp:87]   --->   Operation 174 'sext' 'sext_ln87_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.10ns)   --->   "%add_ln87_4 = add i18 %sext_ln87_10, i18 %sext_ln87_8" [receiver.cpp:87]   --->   Operation 175 'add' 'add_ln87_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/2] (2.32ns)   --->   "%filt_Q_5_load_1 = load i5 %filt_Q_5_addr_1" [receiver.cpp:87]   --->   Operation 176 'load' 'filt_Q_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln87_11 = sext i17 %filt_Q_5_load_1" [receiver.cpp:87]   --->   Operation 177 'sext' 'sext_ln87_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (2.10ns)   --->   "%add_ln87_5 = add i18 %sext_ln87_11, i18 %sext_ln87_9" [receiver.cpp:87]   --->   Operation 178 'add' 'add_ln87_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/2] (2.32ns)   --->   "%filt_Q_6_load = load i5 %filt_Q_6_addr" [receiver.cpp:87]   --->   Operation 179 'load' 'filt_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln87_12 = sext i17 %filt_Q_6_load" [receiver.cpp:87]   --->   Operation 180 'sext' 'sext_ln87_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/2] (2.32ns)   --->   "%filt_Q_6_load_1 = load i5 %filt_Q_6_addr_1" [receiver.cpp:87]   --->   Operation 181 'load' 'filt_Q_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln87_13 = sext i17 %filt_Q_6_load_1" [receiver.cpp:87]   --->   Operation 182 'sext' 'sext_ln87_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/2] (2.32ns)   --->   "%filt_Q_7_load = load i5 %filt_Q_7_addr" [receiver.cpp:87]   --->   Operation 183 'load' 'filt_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln87_14 = sext i17 %filt_Q_7_load" [receiver.cpp:87]   --->   Operation 184 'sext' 'sext_ln87_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (2.10ns)   --->   "%add_ln87_6 = add i18 %sext_ln87_14, i18 %sext_ln87_12" [receiver.cpp:87]   --->   Operation 185 'add' 'add_ln87_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/2] (2.32ns)   --->   "%filt_Q_7_load_1 = load i5 %filt_Q_7_addr_1" [receiver.cpp:87]   --->   Operation 186 'load' 'filt_Q_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln87_15 = sext i17 %filt_Q_7_load_1" [receiver.cpp:87]   --->   Operation 187 'sext' 'sext_ln87_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (2.10ns)   --->   "%add_ln87_7 = add i18 %sext_ln87_15, i18 %sext_ln87_13" [receiver.cpp:87]   --->   Operation 188 'add' 'add_ln87_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%filt_1_Q_7_addr = getelementptr i18 %filt_1_Q_7, i64 0, i64 %zext_ln86" [receiver.cpp:87]   --->   Operation 189 'getelementptr' 'filt_1_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87, i4 %filt_1_Q_addr_1" [receiver.cpp:87]   --->   Operation 190 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87_2, i4 %filt_1_Q_1_addr" [receiver.cpp:87]   --->   Operation 191 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87_4, i4 %filt_1_Q_2_addr" [receiver.cpp:87]   --->   Operation 192 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87_6, i4 %filt_1_Q_3_addr" [receiver.cpp:87]   --->   Operation 193 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87_1, i4 %filt_1_Q_4_addr" [receiver.cpp:87]   --->   Operation 194 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87_3, i4 %filt_1_Q_5_addr" [receiver.cpp:87]   --->   Operation 195 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87_5, i4 %filt_1_Q_6_addr" [receiver.cpp:87]   --->   Operation 196 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln87 = store i18 %add_ln87_7, i4 %filt_1_Q_7_addr" [receiver.cpp:87]   --->   Operation 197 'store' 'store_ln87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.body81" [receiver.cpp:84]   --->   Operation 198 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.503ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0.000 ns)
	'load' operation ('i', receiver.cpp:84) on local variable 'i' [37]  (0.000 ns)
	'add' operation ('add_ln84', receiver.cpp:84) [194]  (1.915 ns)
	'store' operation ('store_ln84', receiver.cpp:84) of variable 'add_ln84', receiver.cpp:84 on local variable 'i' [195]  (1.588 ns)

 <State 2>: 6.751ns
The critical path consists of the following:
	'load' operation ('filt_I_load', receiver.cpp:86) on array 'filt_I' [47]  (2.322 ns)
	'add' operation ('add_ln86', receiver.cpp:86) [52]  (2.107 ns)
	'store' operation ('store_ln86', receiver.cpp:86) of variable 'add_ln86', receiver.cpp:86 on array 'filt_1_I' [135]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
