xrun(64): 24.09-s001: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.09-s001: Started on Dec 04, 2024 at 00:02:19 -03
xrun
	-f run.f
		-64
		-uvmhome /opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d
		-timescale 1ns/1ns
		-incdir ../sv
		-incdir ../../UVCs/yapp/sv
		-incdir ../../UVCs/channel/sv
		-incdir ../../UVCs/clock_and_reset/sv
		-incdir ../../UVCs/hbus/sv
		-incdir ../../UVCs/router/sv
		../../UVCs/yapp/sv/yapp_pkg.sv
		../../UVCs/yapp/sv/yapp_if.sv
		../../UVCs/channel/sv/channel_pkg.sv
		../../UVCs/channel/sv/channel_if.sv
		../../UVCs/clock_and_reset/sv/clock_and_reset_pkg.sv
		../../UVCs/clock_and_reset/sv/clock_and_reset_if.sv
		../../UVCs/hbus/sv/hbus_pkg.sv
		../../UVCs/hbus/sv/hbus_if.sv
		../../UVCs/router/sv/router_module_pkg.sv
		../../router_rtl/yapp_router.sv
		cdns_uvmreg_utils_pkg.sv
		yapp_router_regs_rdb.sv
		clkgen.sv
		hw_top.sv
		tb_top.sv
		+UVM_TESTNAME=reg_introspect_test
		+UVM_VERBOSITY=UVM_NONE
		+SVSEED=random
	-access rwc

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_NONE

Recompiling... reason: file './router_test_lib.sv' is newer than expected.
	expected: Tue Dec  3 23:44:13 2024
	actual:   Wed Dec  4 00:02:16 2024
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d
xmvlog: *W,NOTIND: unable to access -INCDIR ../sv (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR ../sv (No such file or directory).
file: ../../UVCs/clock_and_reset/sv/clock_and_reset_pkg.sv
package clock_and_reset_pkg;
                          |
xmvlog: *W,TSNSPK (../../UVCs/clock_and_reset/sv/clock_and_reset_pkg.sv,3|26): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
file: tb_top.sv
     yapp_reg.addr0_cnt_reg.predict(2);
                                  |
xmvlog: *W,FUNTSK (router_test_lib.sv,444|34): function called as a task without void'().
     yapp_reg.addr1_cnt_reg.predict(2);
                                  |
xmvlog: *W,FUNTSK (router_test_lib.sv,446|34): function called as a task without void'().
     yapp_reg.addr2_cnt_reg.predict(2);
                                  |
xmvlog: *W,FUNTSK (router_test_lib.sv,448|34): function called as a task without void'().
     yapp_reg.addr3_cnt_reg.predict(2);
                                  |
xmvlog: *W,FUNTSK (router_test_lib.sv,450|34): function called as a task without void'().
	module worklib.top:sv
		errors: 0, warnings: 4
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x6f99ec90
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		yapp_pkg
		hbus_pkg
		channel_pkg
		clock_and_reset_pkg
		router_module_pkg
		cdns_uvmreg_utils_pkg
		yapp_router_reg_pkg
		hw_top
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x59df3732>
			streams: 377, words: 463348
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                        Instances  Unique
		Modules:                        9       7
		Interfaces:                     6       4
		Verilog packages:              11      11
		Resolved nets:                  0       1
		Registers:                 20,408  12,454
		Scalar wires:                  64       -
		Vectored wires:                34       -
		Named events:                   5      13
		Always blocks:                 20      16
		Initial blocks:               559     247
		Parallel blocks:               40      41
		Cont. assignments:             20      42
		Pseudo assignments:            26       -
		Assertions:                     5       5
		Covergroup Instances:           0      20
		Compilation units:              1       1
		SV Class declarations:        295     408
		SV Class specializations:     647     647
		Process Clocks:                14       5
		Simulation timescale:       100ps
	Writing initial simulation snapshot: worklib.hw_top:sv
Loading snapshot worklib.hw_top:sv .................... Done
SVSEED set randomly from command line: -483032266
xcelium> source /opt/cadence/XCELIUM2303/tools/xcelium/files/xmsimrc
xcelium> source /opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (24.09-s001)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_WARNING @ 0: reporter [TPRGED] Type name 'router_scoreboard' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_INFO @ 0: reporter [RNTST] Running test reg_introspect_test...
-----------------------------------------------------------------------------------------------------------
Name                                 Type                        Size  Value                               
-----------------------------------------------------------------------------------------------------------
uvm_test_top                         reg_introspect_test         -     @2851                               
  tb                                 router_tb                   -     @2929                               
    chenv0                           channel_env                 -     @2960                               
      rx_agent                       channel_rx_agent            -     @5490                               
        driver                       channel_rx_driver           -     @6302                               
          rsp_port                   uvm_analysis_port           -     @6400                               
            recording_detail         integral                    32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port      -     @6351                               
            recording_detail         integral                    32    'd1                                 
          channel_id                 integral                    32    'h0                                 
          recording_detail           integral                    32    'd1                                 
        monitor                      channel_rx_monitor          -     @5459                               
          item_collected_port        uvm_analysis_port           -     @5637                               
            recording_detail         integral                    32    'd1                                 
          channel_id                 integral                    32    'h0                                 
          checks_enable              integral                    1     'h1                                 
          coverage_enable            integral                    1     'h1                                 
          recording_detail           integral                    32    'd1                                 
        sequencer                    channel_rx_sequencer        -     @5667                               
          rsp_export                 uvm_analysis_export         -     @5724                               
            recording_detail         integral                    32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp       -     @6272                               
            recording_detail         integral                    32    'd1                                 
          recording_detail           integral                    32    'd1                                 
          arbitration_queue          array                       0     -                                   
          lock_queue                 array                       0     -                                   
          num_last_reqs              integral                    32    'd1                                 
          num_last_rsps              integral                    32    'd1                                 
        is_active                    uvm_active_passive_enum     1     UVM_ACTIVE                          
        recording_detail             integral                    32    'd1                                 
      channel_id                     integral                    32    'h0                                 
      checks_enable                  integral                    1     'h1                                 
      coverage_enable                integral                    1     'h1                                 
      recording_detail               integral                    32    'd1                                 
    chenv1                           channel_env                 -     @3044                               
      rx_agent                       channel_rx_agent            -     @6452                               
        driver                       channel_rx_driver           -     @7141                               
          rsp_port                   uvm_analysis_port           -     @7286                               
            recording_detail         integral                    32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port      -     @7238                               
            recording_detail         integral                    32    'd1                                 
          channel_id                 integral                    32    'h1                                 
          recording_detail           integral                    32    'd1                                 
        monitor                      channel_rx_monitor          -     @6449                               
          item_collected_port        uvm_analysis_port           -     @6536                               
            recording_detail         integral                    32    'd1                                 
          channel_id                 integral                    32    'h1                                 
          checks_enable              integral                    1     'h1                                 
          coverage_enable            integral                    1     'h1                                 
          recording_detail           integral                    32    'd1                                 
        sequencer                    channel_rx_sequencer        -     @6516                               
          rsp_export                 uvm_analysis_export         -     @6621                               
            recording_detail         integral                    32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp       -     @7161                               
            recording_detail         integral                    32    'd1                                 
          recording_detail           integral                    32    'd1                                 
          arbitration_queue          array                       0     -                                   
          lock_queue                 array                       0     -                                   
          num_last_reqs              integral                    32    'd1                                 
          num_last_rsps              integral                    32    'd1                                 
        is_active                    uvm_active_passive_enum     1     UVM_ACTIVE                          
        recording_detail             integral                    32    'd1                                 
      channel_id                     integral                    32    'h1                                 
      checks_enable                  integral                    1     'h1                                 
      coverage_enable                integral                    1     'h1                                 
      recording_detail               integral                    32    'd1                                 
    chenv2                           channel_env                 -     @3073                               
      rx_agent                       channel_rx_agent            -     @7337                               
        driver                       channel_rx_driver           -     @8026                               
          rsp_port                   uvm_analysis_port           -     @8171                               
            recording_detail         integral                    32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port      -     @8123                               
            recording_detail         integral                    32    'd1                                 
          channel_id                 integral                    32    'h2                                 
          recording_detail           integral                    32    'd1                                 
        monitor                      channel_rx_monitor          -     @7334                               
          item_collected_port        uvm_analysis_port           -     @7421                               
            recording_detail         integral                    32    'd1                                 
          channel_id                 integral                    32    'h2                                 
          checks_enable              integral                    1     'h1                                 
          coverage_enable            integral                    1     'h1                                 
          recording_detail           integral                    32    'd1                                 
        sequencer                    channel_rx_sequencer        -     @7401                               
          rsp_export                 uvm_analysis_export         -     @7506                               
            recording_detail         integral                    32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp       -     @8046                               
            recording_detail         integral                    32    'd1                                 
          recording_detail           integral                    32    'd1                                 
          arbitration_queue          array                       0     -                                   
          lock_queue                 array                       0     -                                   
          num_last_reqs              integral                    32    'd1                                 
          num_last_rsps              integral                    32    'd1                                 
        is_active                    uvm_active_passive_enum     1     UVM_ACTIVE                          
        recording_detail             integral                    32    'd1                                 
      channel_id                     integral                    32    'h2                                 
      checks_enable                  integral                    1     'h1                                 
      coverage_enable                integral                    1     'h1                                 
      recording_detail               integral                    32    'd1                                 
    clkrstenv                        clock_and_reset_env         -     @3101                               
      agent                          clock_and_reset_agent       -     @8221                               
        driver                       clock_and_reset_driver      -     @8252                               
          rsp_port                   uvm_analysis_port           -     @8353                               
            recording_detail         integral                    32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port      -     @8302                               
            recording_detail         integral                    32    'd1                                 
          recording_detail           integral                    32    'd1                                 
        sequencer                    clock_and_reset_sequencer   -     @8383                               
          rsp_export                 uvm_analysis_export         -     @8440                               
            recording_detail         integral                    32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp       -     @8988                               
            recording_detail         integral                    32    'd1                                 
          recording_detail           integral                    32    'd1                                 
          arbitration_queue          array                       0     -                                   
          lock_queue                 array                       0     -                                   
          num_last_reqs              integral                    32    'd1                                 
          num_last_rsps              integral                    32    'd1                                 
        recording_detail             integral                    32    'd1                                 
      recording_detail               integral                    32    'd1                                 
    env                              yapp_env                    -     @45                                 
      agent                          yapp_tx_agent               -     @9041                               
        driver                       yapp_tx_driver              -     @9784                               
          rsp_port                   uvm_analysis_port           -     @9882                               
            recording_detail         integral                    32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port      -     @9833                               
            recording_detail         integral                    32    'd1                                 
          num_sent                   integral                    32    'h0                                 
          recording_detail           integral                    32    'd1                                 
        monitor                      yapp_tx_monitor             -     @9074                               
          yapp_out                   uvm_analysis_port           -     @9123                               
            recording_detail         integral                    32    'd1                                 
          num_pkt_col                integral                    32    'h0                                 
          recording_detail           integral                    32    'd1                                 
        sequencer                    yapp_tx_sequencer           -     @9153                               
          rsp_export                 uvm_analysis_export         -     @9210                               
            recording_detail         integral                    32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp       -     @9754                               
            recording_detail         integral                    32    'd1                                 
          recording_detail           integral                    32    'd1                                 
          arbitration_queue          array                       0     -                                   
          lock_queue                 array                       0     -                                   
          num_last_reqs              integral                    32    'd1                                 
          num_last_rsps              integral                    32    'd1                                 
        is_active                    uvm_active_passive_enum     1     UVM_ACTIVE                          
        recording_detail             integral                    32    'd1                                 
      recording_detail               integral                    32    'd1                                 
    hbusenv                          hbus_env                    -     @3072                               
      masters[0]                     hbus_master_agent           -     @10012                              
        driver                       hbus_master_driver          -     @10676                              
          rsp_port                   uvm_analysis_port           -     @10774                              
            recording_detail         integral                    32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port      -     @10725                              
            recording_detail         integral                    32    'd1                                 
          random_delay               integral                    1     'h0                                 
          master_id                  integral                    32    'h0                                 
          recording_detail           integral                    32    'd1                                 
        sequencer                    hbus_master_sequencer       -     @10043                              
          rsp_export                 uvm_analysis_export         -     @10102                              
            recording_detail         integral                    32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp       -     @10646                              
            recording_detail         integral                    32    'd1                                 
          recording_detail           integral                    32    'd1                                 
          arbitration_queue          array                       0     -                                   
          lock_queue                 array                       0     -                                   
          num_last_reqs              integral                    32    'd1                                 
          num_last_rsps              integral                    32    'd1                                 
        monitor                      hbus_monitor                -     @9931                               
        is_active                    uvm_active_passive_enum     1     UVM_ACTIVE                          
        master_id                    integral                    32    'h0                                 
        recording_detail             integral                    32    'd1                                 
      monitor                        hbus_monitor                -     @9931                               
        item_collected_port          uvm_analysis_port           -     @9980                               
          recording_detail           integral                    32    'd1                                 
        checks_enable                integral                    1     'h1                                 
        coverage_enable              integral                    1     'h1                                 
        recording_detail             integral                    32    'd1                                 
      num_masters                    integral                    32    'h1                                 
      num_slaves                     integral                    32    'h0                                 
      checks_enable                  integral                    1     'h1                                 
      coverage_enable                integral                    1     'h1                                 
      recording_detail               integral                    32    'd1                                 
    mcseqr                           router_mcsequencer          -     @3147                               
      rsp_export                     uvm_analysis_export         -     @3236                               
        recording_detail             integral                    32    'd1                                 
      seq_item_export                uvm_seq_item_pull_imp       -     @3786                               
        recording_detail             integral                    32    'd1                                 
      recording_detail               integral                    32    'd1                                 
      arbitration_queue              array                       0     -                                   
      lock_queue                     array                       0     -                                   
      num_last_reqs                  integral                    32    'd1                                 
      num_last_rsps                  integral                    32    'd1                                 
    scoreboard_fifo                  router_scoreboard_fifo      -     @3816                               
      chan0_fifo                     uvm_tlm_analysis_fifo #(T)  -     @4351                               
        analysis_export              uvm_analysis_imp            -     @4648                               
          recording_detail           integral                    32    'd1                                 
        get_ap                       uvm_analysis_port           -     @4599                               
          recording_detail           integral                    32    'd1                                 
        get_peek_export              uvm_get_peek_imp            -     @4501                               
          recording_detail           integral                    32    'd1                                 
        put_ap                       uvm_analysis_port           -     @4550                               
          recording_detail           integral                    32    'd1                                 
        put_export                   uvm_put_imp                 -     @4450                               
          recording_detail           integral                    32    'd1                                 
        recording_detail             integral                    32    'd1                                 
      chan1_fifo                     uvm_tlm_analysis_fifo #(T)  -     @4628                               
        analysis_export              uvm_analysis_imp            -     @4919                               
          recording_detail           integral                    32    'd1                                 
        get_ap                       uvm_analysis_port           -     @4870                               
          recording_detail           integral                    32    'd1                                 
        get_peek_export              uvm_get_peek_imp            -     @4774                               
          recording_detail           integral                    32    'd1                                 
        put_ap                       uvm_analysis_port           -     @4822                               
          recording_detail           integral                    32    'd1                                 
        put_export                   uvm_put_imp                 -     @4726                               
          recording_detail           integral                    32    'd1                                 
        recording_detail             integral                    32    'd1                                 
      chan2_fifo                     uvm_tlm_analysis_fifo #(T)  -     @4899                               
        analysis_export              uvm_analysis_imp            -     @5190                               
          recording_detail           integral                    32    'd1                                 
        get_ap                       uvm_analysis_port           -     @5141                               
          recording_detail           integral                    32    'd1                                 
        get_peek_export              uvm_get_peek_imp            -     @5045                               
          recording_detail           integral                    32    'd1                                 
        put_ap                       uvm_analysis_port           -     @5093                               
          recording_detail           integral                    32    'd1                                 
        put_export                   uvm_put_imp                 -     @4997                               
          recording_detail           integral                    32    'd1                                 
        recording_detail             integral                    32    'd1                                 
      hbus_fifo                      uvm_tlm_analysis_fifo #(T)  -     @4073                               
        analysis_export              uvm_analysis_imp            -     @4371                               
          recording_detail           integral                    32    'd1                                 
        get_ap                       uvm_analysis_port           -     @4322                               
          recording_detail           integral                    32    'd1                                 
        get_peek_export              uvm_get_peek_imp            -     @4224                               
          recording_detail           integral                    32    'd1                                 
        put_ap                       uvm_analysis_port           -     @4273                               
          recording_detail           integral                    32    'd1                                 
        put_export                   uvm_put_imp                 -     @4173                               
          recording_detail           integral                    32    'd1                                 
        recording_detail             integral                    32    'd1                                 
      yapp_fifo                      uvm_tlm_analysis_fifo #(T)  -     @3846                               
        analysis_export              uvm_analysis_imp            -     @4094                               
          recording_detail           integral                    32    'd1                                 
        get_ap                       uvm_analysis_port           -     @4044                               
          recording_detail           integral                    32    'd1                                 
        get_peek_export              uvm_get_peek_imp            -     @3946                               
          recording_detail           integral                    32    'd1                                 
        put_ap                       uvm_analysis_port           -     @3995                               
          recording_detail           integral                    32    'd1                                 
        put_export                   uvm_put_imp                 -     @3895                               
          recording_detail           integral                    32    'd1                                 
        recording_detail             integral                    32    'd1                                 
      recording_detail               integral                    32    'd1                                 
    yapp_rm                          yapp_router_regs_t          -     @5170                               
      yapp_regs                      yapp_regs_c                 -     @5277                               
        addr0_cnt_reg                addr0_cnt_reg_c             -     @36                                 
          addr0_cnt_reg_fld          uvm_reg_field               ...    RO addr0_cnt_reg[7:0]=8'h00        
        addr1_cnt_reg                addr1_cnt_reg_c             -     @5315                               
          addr1_cnt_reg_fld          uvm_reg_field               ...    RO addr1_cnt_reg[7:0]=8'h00        
        addr2_cnt_reg                addr2_cnt_reg_c             -     @5327                               
          addr2_cnt_reg_fld          uvm_reg_field               ...    RO addr2_cnt_reg[7:0]=8'h00        
        addr3_cnt_reg                illegal_addr_cnt_reg_c      -     @5341                               
          addr3_cnt_reg_fld          uvm_reg_field               ...    RO addr3_cnt_reg[7:0]=8'h00        
        ctrl_reg                     ctrl_reg_c                  -     @5355                               
          plen                       uvm_reg_field               ...    RW ctrl_reg[5:0]=6'h00             
          rsvd_0                     uvm_reg_field               ...    RO ctrl_reg[7:6]=2'h0              
        en_reg                       en_reg_c                    -     @5369                               
          router_en                  uvm_reg_field               ...    RW en_reg[0:0]=1'h0                
          parity_err_cnt_en          uvm_reg_field               ...    RW en_reg[1:1]=1'h0                
          oversized_pkt_cnt_en       uvm_reg_field               ...    RW en_reg[2:2]=1'h0                
          rsvd_0                     uvm_reg_field               ...    RO en_reg[3:3]=1'h0                
          addr0_cnt_en               uvm_reg_field               ...    RW en_reg[4:4]=1'h0                
          addr1_cnt_en               uvm_reg_field               ...    RW en_reg[5:5]=1'h0                
          addr2_cnt_en               uvm_reg_field               ...    RW en_reg[6:6]=1'h0                
          addr3_cnt_en               uvm_reg_field               ...    RW en_reg[7:7]=1'h0                
        mem_size_reg                 mem_size_reg_c              -     @5386                               
          mem_size_reg_fld           uvm_reg_field               ...    RO mem_size_reg[7:0]=8'h00         
        oversized_pkt_cnt_reg        oversized_pkt_cnt_reg_c     -     @5421                               
          oversized_pkt_cnt_reg_fld  uvm_reg_field               ...    RO oversized_pkt_cnt_reg[7:0]=8'h00
        parity_err_cnt_reg           parity_err_cnt_reg_c        -     @5435                               
          parity_err_cnt_reg_fld     uvm_reg_field               ...    RO parity_err_cnt_reg[7:0]=8'h00   
      yapp_mem                       yapp_mem_c                  -     @5247                               
        n_bits                       integral                    32    'd8                                 
        size                         integral                    32    'd256                               
      yapp_pkt_mem                   yapp_pkt_mem_c              -     @5265                               
        n_bits                       integral                    32    'd8                                 
        size                         integral                    32    'd64                                
    recording_detail                 integral                    32    'd1                                 
-----------------------------------------------------------------------------------------------------------

UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] addr0_cnt_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] addr1_cnt_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] addr2_cnt_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] addr3_cnt_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] ctrl_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] en_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] mem_size_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] oversized_pkt_cnt_reg
UVM_INFO router_test_lib.sv(493) @ 0: uvm_test_top [READ ALL] parity_err_cnt_reg
UVM_INFO router_test_lib.sv(498) @ 0: uvm_test_top [READ RW] ctrl_reg
UVM_INFO router_test_lib.sv(498) @ 0: uvm_test_top [READ RW] en_reg
UVM_INFO router_test_lib.sv(503) @ 0: uvm_test_top [READ RO] addr0_cnt_reg
UVM_INFO router_test_lib.sv(503) @ 0: uvm_test_top [READ RO] addr1_cnt_reg
UVM_INFO router_test_lib.sv(503) @ 0: uvm_test_top [READ RO] addr2_cnt_reg
UVM_INFO router_test_lib.sv(503) @ 0: uvm_test_top [READ RO] addr3_cnt_reg
UVM_INFO router_test_lib.sv(503) @ 0: uvm_test_top [READ RO] mem_size_reg
UVM_INFO router_test_lib.sv(503) @ 0: uvm_test_top [READ RO] oversized_pkt_cnt_reg
UVM_INFO router_test_lib.sv(503) @ 0: uvm_test_top [READ RO] parity_err_cnt_reg

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   19
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[READ ALL]     9
[READ RO]     7
[READ RW]     2
[RNTST]     1
[TPRGED]     1
Simulation complete via $finish(1) at time 0 FS + 179
/opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	24.09-s001: Exiting on Dec 04, 2024 at 00:02:22 -03  (total: 00:00:03)
