Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Thu Jul 28 16:05:10 2016
| Host         : gle-3159-pc01 running 64-bit Red Hat Enterprise Linux Server release 6.8 (Santiago)
| Command      : report_timing_summary -max_paths 10 -file bm_rng_timing_summary_routed.rpt -rpx bm_rng_timing_summary_routed.rpx
| Design       : bm_rng
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                 1136        0.066        0.000                      0                 1136        3.070        0.000                       0                   756  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.050}        8.100           123.457         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.001        0.000                      0                 1136        0.066        0.000                      0                 1136        3.070        0.000                       0                   756  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 x0_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[5]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 3.221ns (49.387%)  route 3.301ns (50.613%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.734     5.186    clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  x0_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.620 r  x0_out0/P[5]
                         net (fo=1, routed)           1.055     6.675    x0_out0_n_100
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.799 r  x0_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.246     9.046    x0_out_OBUF[5]
    T19                  OBUF (Prop_obuf_I_O)         2.663    11.709 r  x0_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.709    x0_out[5]
    T19                                                               r  x0_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 x1_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x1_out[8]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 3.185ns (48.778%)  route 3.345ns (51.222%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.718     5.170    clk_IBUF_BUFG
    DSP48_X0Y54          DSP48E1                                      r  x1_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.604 r  x1_out0/P[8]
                         net (fo=1, routed)           1.034     6.638    x1_out0_n_97
    SLICE_X2Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  x1_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.310     9.072    x1_out_OBUF[8]
    J15                  OBUF (Prop_obuf_I_O)         2.627    11.700 r  x1_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.700    x1_out[8]
    J15                                                               r  x1_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 x0_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[4]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 3.221ns (49.582%)  route 3.275ns (50.418%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.734     5.186    clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  x0_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.620 r  x0_out0/P[4]
                         net (fo=1, routed)           1.077     6.697    x0_out0_n_101
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.821 r  x0_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.199     9.019    x0_out_OBUF[4]
    T20                  OBUF (Prop_obuf_I_O)         2.663    11.682 r  x0_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.682    x0_out[4]
    T20                                                               r  x0_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 x1_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x1_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 3.208ns (49.960%)  route 3.213ns (50.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.718     5.170    clk_IBUF_BUFG
    DSP48_X0Y54          DSP48E1                                      r  x1_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     5.604 r  x1_out0/P[1]
                         net (fo=1, routed)           1.060     6.664    x1_out0_n_104
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  x1_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.153     8.941    x1_out_OBUF[1]
    G20                  OBUF (Prop_obuf_I_O)         2.650    11.592 r  x1_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.592    x1_out[1]
    G20                                                               r  x1_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 x0_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 3.251ns (51.152%)  route 3.104ns (48.848%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.734     5.186    clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  x0_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.620 r  x0_out0/P[2]
                         net (fo=1, routed)           0.950     6.570    x0_out0_n_103
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     6.694 r  x0_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.155     8.849    x0_out_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         2.693    11.542 r  x0_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.542    x0_out[2]
    W22                                                               r  x0_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 x1_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x1_out[10]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.192ns (50.192%)  route 3.167ns (49.808%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.718     5.170    clk_IBUF_BUFG
    DSP48_X0Y54          DSP48E1                                      r  x1_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.604 r  x1_out0/P[10]
                         net (fo=1, routed)           1.042     6.646    x1_out0_n_95
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  x1_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.125     8.895    x1_out_OBUF[10]
    G17                  OBUF (Prop_obuf_I_O)         2.634    11.529 r  x1_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.529    x1_out[10]
    G17                                                               r  x1_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 x0_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 3.268ns (51.727%)  route 3.050ns (48.273%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.734     5.186    clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  x0_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.620 r  x0_out0/P[0]
                         net (fo=1, routed)           1.052     6.672    x0_out0_n_105
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.124     6.796 r  x0_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.998     8.794    x0_out_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         2.710    11.504 r  x0_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.504    x0_out[0]
    AA21                                                              r  x0_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 x0_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[11]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 3.248ns (51.849%)  route 3.017ns (48.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.734     5.186    clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  x0_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.620 r  x0_out0/P[11]
                         net (fo=1, routed)           0.861     6.481    x0_out0_n_94
    SLICE_X7Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  x0_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.156     8.761    x0_out_OBUF[11]
    U22                  OBUF (Prop_obuf_I_O)         2.690    11.451 r  x0_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.451    x0_out[11]
    U22                                                               r  x0_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 x0_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 3.249ns (51.886%)  route 3.013ns (48.114%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.734     5.186    clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  x0_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.620 r  x0_out0/P[9]
                         net (fo=1, routed)           0.851     6.471    x0_out0_n_96
    SLICE_X5Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.595 r  x0_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.162     8.757    x0_out_OBUF[9]
    T21                  OBUF (Prop_obuf_I_O)         2.691    11.448 r  x0_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.448    x0_out[9]
    T21                                                               r  x0_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 x0_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.100ns  (clk rise@8.100ns - clk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 3.222ns (51.517%)  route 3.032ns (48.483%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.100 - 8.100 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.734     5.186    clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  x0_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.620 r  x0_out0/P[15]
                         net (fo=1, routed)           1.050     6.670    x0_out0_n_90
    SLICE_X5Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.794 r  x0_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.982     8.776    x0_out_OBUF[15]
    P22                  OBUF (Prop_obuf_I_O)         2.664    11.440 r  x0_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.440    x0_out[15]
    P22                                                               r  x0_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.100     8.100 r  
                         clock pessimism              0.000     8.100    
                         clock uncertainty           -0.035     8.065    
                         output delay                 3.645    11.710    
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  0.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 seed_5[12]
                            (input port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            taus_b/s2_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.960ns (21.588%)  route 3.487ns (78.412%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    N4                                                0.000     1.000 r  seed_5[12] (IN)
                         net (fo=0)                   0.000     1.000    seed_5[12]
    N4                   IBUF (Prop_ibuf_I_O)         0.860     1.860 r  seed_5_IBUF[12]_inst/O
                         net (fo=1, routed)           3.487     5.347    taus_b/s2[12]
    SLICE_X31Y109        LUT3 (Prop_lut3_I1_O)        0.100     5.447 r  taus_b/s2_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     5.447    taus_b/s2_reg[12]_i_1_n_0
    SLICE_X31Y109        FDCE                                         r  taus_b/s2_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.625     5.077    taus_b/clk
    SLICE_X31Y109        FDCE                                         r  taus_b/s2_reg_reg[12]/C
                         clock pessimism              0.000     5.077    
                         clock uncertainty            0.035     5.113    
    SLICE_X31Y109        FDCE (Hold_fdce_C_D)         0.269     5.382    taus_b/s2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.382    
                         arrival time                           5.447    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 seed_5[4]
                            (input port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            taus_b/s2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.946ns (21.242%)  route 3.506ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    M6                                                0.000     1.000 r  seed_5[4] (IN)
                         net (fo=0)                   0.000     1.000    seed_5[4]
    M6                   IBUF (Prop_ibuf_I_O)         0.846     1.846 r  seed_5_IBUF[4]_inst/O
                         net (fo=1, routed)           3.506     5.352    taus_b/s2[4]
    SLICE_X32Y107        LUT3 (Prop_lut3_I1_O)        0.100     5.452 r  taus_b/s2_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.452    taus_b/s2_reg[4]_i_1_n_0
    SLICE_X32Y107        FDCE                                         r  taus_b/s2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.626     5.078    taus_b/clk
    SLICE_X32Y107        FDCE                                         r  taus_b/s2_reg_reg[4]/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.035     5.114    
    SLICE_X32Y107        FDCE (Hold_fdce_C_D)         0.270     5.384    taus_b/s2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.384    
                         arrival time                           5.452    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 x1_out_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x1_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 1.369ns (65.910%)  route 0.708ns (34.090%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         0.593     1.673    clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  x1_out_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDCE (Prop_fdce_C_Q)         0.164     1.837 r  x1_out_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          0.225     2.062    x1_out_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y132         LUT2 (Prop_lut2_I1_O)        0.045     2.107 r  x1_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.590    x1_out_OBUF[0]
    K21                  OBUF (Prop_obuf_I_O)         1.160     3.749 r  x1_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.749    x1_out[0]
    K21                                                               r  x1_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                 3.645     3.680    
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 seed_4[1]
                            (input port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            taus_b/s1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.954ns (21.318%)  route 3.520ns (78.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y9                                                0.000     1.000 r  seed_4[1] (IN)
                         net (fo=0)                   0.000     1.000    seed_4[1]
    Y9                   IBUF (Prop_ibuf_I_O)         0.854     1.854 r  seed_4_IBUF[1]_inst/O
                         net (fo=1, routed)           3.520     5.374    taus_b/s1[1]
    SLICE_X28Y99         LUT3 (Prop_lut3_I1_O)        0.100     5.474 r  taus_b/s1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.474    taus_b/p_0_in[1]
    SLICE_X28Y99         FDCE                                         r  taus_b/s1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.641     5.094    taus_b/clk
    SLICE_X28Y99         FDCE                                         r  taus_b/s1_reg_reg[1]/C
                         clock pessimism              0.000     5.094    
                         clock uncertainty            0.035     5.129    
    SLICE_X28Y99         FDCE (Hold_fdce_C_D)         0.271     5.400    taus_b/s1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.400    
                         arrival time                           5.474    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 seed_3[10]
                            (input port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            taus_b/s0_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.977ns (21.545%)  route 3.556ns (78.455%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C22                                               0.000     1.000 r  seed_3[10] (IN)
                         net (fo=0)                   0.000     1.000    seed_3[10]
    C22                  IBUF (Prop_ibuf_I_O)         0.877     1.877 r  seed_3_IBUF[10]_inst/O
                         net (fo=1, routed)           3.556     5.433    taus_b/s0[10]
    SLICE_X10Y112        LUT3 (Prop_lut3_I1_O)        0.100     5.533 r  taus_b/s0_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.533    taus_b/s0_reg[10]_i_1_n_0
    SLICE_X10Y112        FDCE                                         r  taus_b/s0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.629     5.081    taus_b/clk
    SLICE_X10Y112        FDCE                                         r  taus_b/s0_reg_reg[10]/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.035     5.117    
    SLICE_X10Y112        FDCE (Hold_fdce_C_D)         0.333     5.450    taus_b/s0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.450    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 seed_5[19]
                            (input port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            taus_b/s2_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.956ns (21.110%)  route 3.574ns (78.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    L1                                                0.000     1.000 r  seed_5[19] (IN)
                         net (fo=0)                   0.000     1.000    seed_5[19]
    L1                   IBUF (Prop_ibuf_I_O)         0.856     1.856 r  seed_5_IBUF[19]_inst/O
                         net (fo=1, routed)           3.574     5.430    taus_b/s2[19]
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.100     5.530 r  taus_b/s2_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     5.530    taus_b/s2_reg[19]_i_1_n_0
    SLICE_X30Y107        FDCE                                         r  taus_b/s2_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.626     5.078    taus_b/clk
    SLICE_X30Y107        FDCE                                         r  taus_b/s2_reg_reg[19]/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.035     5.114    
    SLICE_X30Y107        FDCE (Hold_fdce_C_D)         0.331     5.445    taus_b/s2_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           5.530    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 x1_out_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x1_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 1.376ns (65.728%)  route 0.717ns (34.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         0.593     1.673    clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  x1_out_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDCE (Prop_fdce_C_Q)         0.164     1.837 r  x1_out_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          0.199     2.036    x1_out_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.045     2.081 r  x1_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.599    x1_out_OBUF[1]
    G20                  OBUF (Prop_obuf_I_O)         1.167     3.766 r  x1_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.766    x1_out[1]
    G20                                                               r  x1_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                 3.645     3.680    
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 x1_out_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x1_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.356ns (64.638%)  route 0.742ns (35.362%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         0.593     1.673    clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  x1_out_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDCE (Prop_fdce_C_Q)         0.164     1.837 r  x1_out_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          0.337     2.174    x1_out_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y136         LUT2 (Prop_lut2_I1_O)        0.045     2.219 r  x1_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.624    x1_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.147     3.771 r  x1_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.771    x1_out[7]
    H15                                                               r  x1_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                 3.645     3.680    
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seed_5[0]
                            (input port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            taus_b/s2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.896ns (19.962%)  route 3.592ns (80.038%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    L6                                                0.000     1.000 r  seed_5[0] (IN)
                         net (fo=0)                   0.000     1.000    seed_5[0]
    L6                   IBUF (Prop_ibuf_I_O)         0.796     1.796 r  seed_5_IBUF[0]_inst/O
                         net (fo=1, routed)           3.592     5.388    taus_b/s2[0]
    SLICE_X29Y100        LUT3 (Prop_lut3_I1_O)        0.100     5.488 r  taus_b/s2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.488    taus_b/s2_reg[0]_i_1_n_0
    SLICE_X29Y100        FDCE                                         r  taus_b/s2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.356    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         1.629     5.081    taus_b/clk
    SLICE_X29Y100        FDCE                                         r  taus_b/s2_reg_reg[0]/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.035     5.117    
    SLICE_X29Y100        FDCE (Hold_fdce_C_D)         0.269     5.386    taus_b/s2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.386    
                         arrival time                           5.488    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 x0_out_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            x0_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.401ns (66.471%)  route 0.706ns (33.529%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.645ns
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=755, routed)         0.598     1.678    clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  x0_out_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.819 r  x0_out_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          0.260     2.079    x0_out_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.045     2.124 r  x0_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.446     2.570    x0_out_OBUF[3]
    W21                  OBUF (Prop_obuf_I_O)         1.215     3.785 r  x0_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.785    x0_out[3]
    W21                                                               r  x0_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                 3.645     3.680    
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.050 }
Period(ns):         8.100
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.100       5.945      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y42    sc/ygb_reg_20/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y38    sq/y_f_reg_20/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y54    x1_out0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y40    sc/ygb_reg_10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y34    log_a/e_p0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y37    log_a/y_e_reg_10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y43    sc/yga_reg_10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y35    sq/y_f_reg_10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.100       5.946      DSP48_X0Y36    x0_out0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[0]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[1]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[2]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[3]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[4]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[5]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[6]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[7]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[0]_srl10_g0_10_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y99   g0_10_reg[10]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[0]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y99   g0_10_reg[10]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y99   g0_10_reg[11]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y99   g0_10_reg[12]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y99   g0_10_reg[13]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y99   g0_10_reg[14]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y99   g0_10_reg[15]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[1]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[2]_srl10_g0_10_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.050       3.070      SLICE_X10Y101  g0_10_reg[3]_srl10_g0_10_reg_c/CLK



