
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20589 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1985.227 ; gain = 200.715 ; free physical = 6171 ; free virtual = 9027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:12]
	Parameter ap_ST_fsm_state1 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 69'b000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 69'b000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 69'b000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 69'b000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 69'b000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 69'b000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 69'b000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 69'b000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 69'b000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 69'b000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 69'b000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 69'b000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 69'b000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 69'b000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 69'b000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 69'b000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 69'b000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 69'b000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 69'b000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 69'b000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 69'b000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 69'b000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 69'b000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 69'b000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 69'b000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 69'b000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 69'b000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 69'b000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 69'b000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 69'b000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 69'b000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 69'b000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 69'b000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 69'b000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 69'b000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 69'b000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 69'b000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 69'b000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 69'b000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 69'b000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 69'b000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 69'b000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 69'b000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 69'b000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 69'b000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 69'b000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 69'b000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 69'b000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 69'b000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 69'b000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 69'b000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 69'b000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 69'b000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 69'b000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 69'b000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 69'b000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 69'b000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 69'b000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 69'b000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 69'b000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 69'b001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 69'b010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 69'b100000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:121]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_sibkb' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sibkb.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_sibkb_rom' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sibkb.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sibkb.v:18]
INFO: [Synth 8-3876] $readmem data file './loop_imperfect_sibkb_rom.dat' is read successfully [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sibkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_sibkb_rom' (1#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sibkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_sibkb' (2#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sibkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_cocud' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_cocud.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_cocud_rom' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_cocud.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_cocud.v:18]
INFO: [Synth 8-3876] $readmem data file './loop_imperfect_cocud_rom.dat' is read successfully [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_cocud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_cocud_rom' (3#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_cocud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_cocud' (4#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_cocud.v:39]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mudEe' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mudEe_MulnS_0' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mudEe_MulnS_0' (5#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mudEe' (6#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mueOg' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mueOg_MulnS_1' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mueOg_MulnS_1' (7#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mueOg' (8#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:35]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_sdfYi' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sdfYi.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_sdfYi_div' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sdfYi.v:87]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 20 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_sdfYi_div_u' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sdfYi.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 20 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_sdfYi_div_u' (9#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sdfYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_sdfYi_div' (10#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sdfYi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_sdfYi' (11#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sdfYi.v:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1359]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1435]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect' (12#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (13#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design loop_imperfect_mueOg has unconnected port reset
WARNING: [Synth 8-3331] design loop_imperfect_mudEe has unconnected port reset
WARNING: [Synth 8-3331] design loop_imperfect_cocud has unconnected port reset
WARNING: [Synth 8-3331] design loop_imperfect_sibkb has unconnected port reset
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.945 ; gain = 265.434 ; free physical = 6198 ; free virtual = 9055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2052.914 ; gain = 268.402 ; free physical = 6197 ; free virtual = 9054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2052.914 ; gain = 268.402 ; free physical = 6197 ; free virtual = 9054
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2052.914 ; gain = 0.000 ; free physical = 6189 ; free virtual = 9046
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.574 ; gain = 0.000 ; free physical = 6132 ; free virtual = 8989
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2175.512 ; gain = 5.938 ; free physical = 6132 ; free virtual = 8989
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6215 ; free virtual = 9072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6215 ; free virtual = 9072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6215 ; free virtual = 9072
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:30]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:30]
WARNING: [Synth 8-6014] Unused sequential element buff1_reg was removed.  [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:31]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:28]
INFO: [Synth 8-4471] merging register 'tmp_37_reg_2092_reg[0:0]' into 'tmp_34_reg_2076_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:648]
INFO: [Synth 8-4471] merging register 'tmp_41_reg_2131_reg[0:0]' into 'tmp_38_reg_2115_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:660]
INFO: [Synth 8-4471] merging register 'tmp_7_reg_1777_reg[0:0]' into 'tmp_5_reg_1771_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:668]
INFO: [Synth 8-4471] merging register 'tmp_11_reg_1799_reg[0:0]' into 'tmp_8_reg_1793_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:675]
INFO: [Synth 8-4471] merging register 'tmp_22_reg_1910_reg[0:0]' into 'tmp_19_reg_1904_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:688]
INFO: [Synth 8-4471] merging register 'tmp_26_reg_1949_reg[0:0]' into 'tmp_23_reg_1943_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:700]
INFO: [Synth 8-4471] merging register 'tmp_33_reg_2054_reg[0:0]' into 'tmp_30_reg_2038_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:779]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_1873_reg[0:0]' into 'tmp_15_reg_1867_reg[0:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:812]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1417]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1415]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1361]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1379]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1365]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1367]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1421]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1423]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1383]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1381]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1373]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1371]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1345]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1387]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1389]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1395]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1393]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1355]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1357]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1399]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1403]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1409]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect.v:1407]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6204 ; free virtual = 9062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 11    
	   3 Input     29 Bit       Adders := 11    
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 10    
	   3 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 31    
	               29 Bit    Registers := 11    
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 12    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	  70 Input     69 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 10    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module loop_imperfect_sibkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module loop_imperfect_cocud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module loop_imperfect_mudEe_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module loop_imperfect_mueOg_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module loop_imperfect_sdfYi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module loop_imperfect_sdfYi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
Module loop_imperfect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 11    
	   3 Input     29 Bit       Adders := 11    
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 10    
	   3 Input     26 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               29 Bit    Registers := 11    
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 10    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	  70 Input     69 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 10    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_sdfYi.v:42]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/b_reg0_reg[26:0]' into 'loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/b_reg0_reg[26:0]' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '24' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '24' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '24' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '24' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:29]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg' and it is trimmed from '48' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mueOg.v:29]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '18' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '18' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/a_reg0_reg' and it is trimmed from '17' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '18' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg' and it is trimmed from '18' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/a_reg0_reg' and it is trimmed from '17' to '8' bits. [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/573d/hdl/verilog/loop_imperfect_mudEe.v:25]
DSP Report: Generating DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff0_reg is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: operator loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/tmp_product is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: operator loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/tmp_product is absorbed into DSP loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: register loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff0_reg is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: operator loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/tmp_product is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
DSP Report: operator loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/tmp_product is absorbed into DSP loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg.
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port idx_q0[10]
INFO: [Synth 8-3886] merging instance 'inst/beta_1_reg_1736_reg[31]' (FDE) to 'inst/tmp_2_reg_1741_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_3_reg_1755_reg[0]' (FDE) to 'inst/add_ln151_reg_1750_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_5_reg_1771_reg[0]' (FDE) to 'inst/add_ln151_2_reg_1766_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_3_reg_1761_reg[2]' (FDE) to 'inst/add_ln151_reg_1750_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_3_reg_1761_reg[3]' (FDE) to 'inst/add_ln151_reg_1750_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_3_reg_1761_reg[5]' (FDE) to 'inst/add_ln151_reg_1750_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_3_reg_1761_reg[11]' (FDE) to 'inst/add_ln151_reg_1750_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_3_reg_1761_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[0]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[1]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[2]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[3]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[4]' (FDE) to 'inst/tmp_10_reg_1820_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[4]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[5]' (FDE) to 'inst/tmp_10_reg_1820_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[5]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[6]' (FDE) to 'inst/tmp_10_reg_1820_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[6]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[7]' (FDE) to 'inst/tmp_10_reg_1820_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[7]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[8]' (FDE) to 'inst/tmp_10_reg_1820_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[8]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[9]' (FDE) to 'inst/tmp_10_reg_1820_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[10]' (FDE) to 'inst/tmp_10_reg_1820_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[11]' (FDE) to 'inst/tmp_10_reg_1820_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_5_reg_1809_reg[12]' (FDE) to 'inst/tmp_10_reg_1820_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_1815_reg[9]' (FDE) to 'inst/select_ln151_4_reg_1804_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/select_ln151_6_reg_1782_reg[2]' (FDE) to 'inst/select_ln151_6_reg_1782_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln151_6_reg_1782_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[0]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[1]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[2]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[3]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[4]' (FDE) to 'inst/tmp_14_reg_1857_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[4]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[5]' (FDE) to 'inst/tmp_14_reg_1857_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[5]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[6]' (FDE) to 'inst/tmp_14_reg_1857_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[6]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[7]' (FDE) to 'inst/tmp_14_reg_1857_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[7]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[8]' (FDE) to 'inst/tmp_14_reg_1857_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[8]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[9]' (FDE) to 'inst/tmp_14_reg_1857_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[9]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[10]' (FDE) to 'inst/tmp_14_reg_1857_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[10]' (FDE) to 'inst/tmp_13_reg_1852_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[11]' (FDE) to 'inst/tmp_14_reg_1857_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[11]' (FDE) to 'inst/tmp_13_reg_1852_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_reg_1842_reg[12]' (FDE) to 'inst/tmp_14_reg_1857_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[12]' (FDE) to 'inst/tmp_13_reg_1852_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[13]' (FDE) to 'inst/tmp_13_reg_1852_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[14]' (FDE) to 'inst/tmp_13_reg_1852_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[15]' (FDE) to 'inst/tmp_13_reg_1852_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[16]' (FDE) to 'inst/tmp_13_reg_1852_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[17]' (FDE) to 'inst/tmp_13_reg_1852_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[18]' (FDE) to 'inst/tmp_13_reg_1852_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[19]' (FDE) to 'inst/tmp_13_reg_1852_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[20]' (FDE) to 'inst/tmp_13_reg_1852_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[21]' (FDE) to 'inst/tmp_13_reg_1852_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[22]' (FDE) to 'inst/tmp_13_reg_1852_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_13_reg_1852_reg[23]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[14]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[15]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[16]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[17]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[18]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[19]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[20]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[21]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[22]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[23]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[24]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[25]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_1_reg_1847_reg[26]' (FDE) to 'inst/select_ln137_1_reg_1847_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln140_reg_1837_reg[1]' (FDE) to 'inst/add_ln137_1_reg_1825_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln140_reg_1837_reg[6]' (FDE) to 'inst/add_ln137_1_reg_1825_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_8_reg_1793_reg[0]' (FDE) to 'inst/add_ln151_4_reg_1787_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[0]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[1]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[2]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[3]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[4]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[5]' (FDE) to 'inst/tmp_16_reg_1889_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[5]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[6]' (FDE) to 'inst/tmp_16_reg_1889_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[6]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[7]' (FDE) to 'inst/tmp_16_reg_1889_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[7]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[8]' (FDE) to 'inst/tmp_16_reg_1889_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[8]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[9]' (FDE) to 'inst/tmp_16_reg_1889_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[9]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[10]' (FDE) to 'inst/tmp_16_reg_1889_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[10]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[11]' (FDE) to 'inst/tmp_16_reg_1889_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[11]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[12]' (FDE) to 'inst/tmp_16_reg_1889_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[12]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[13]' (FDE) to 'inst/tmp_16_reg_1889_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_1894_reg[13]' (FDE) to 'inst/select_ln137_3_reg_1878_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln137_4_reg_1883_reg[14]' (FDE) to 'inst/tmp_16_reg_1889_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_8_reg_1976_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\select_ln137_14_reg_2148_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6185 ; free virtual = 9048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|loop_imperfect_sibkb_rom | p_0_out    | 8x17          | LUT            | 
|loop_imperfect_cocud_rom | p_0_out    | 8x17          | LUT            | 
|loop_imperfect           | p_0_out    | 8x17          | LUT            | 
|loop_imperfect           | p_0_out    | 8x17          | LUT            | 
+-------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|loop_imperfect | (A''*B'')'  | 25     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B'')'  | 25     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B'')'  | 25     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B'')'  | 25     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6039 ; free virtual = 8902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6034 ; free virtual = 8897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2175.512 ; gain = 391.000 ; free physical = 6031 ; free virtual = 8894
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2178.480 ; gain = 393.969 ; free physical = 6030 ; free virtual = 8894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2178.480 ; gain = 393.969 ; free physical = 6030 ; free virtual = 8894
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2178.480 ; gain = 393.969 ; free physical = 6030 ; free virtual = 8894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2178.480 ; gain = 393.969 ; free physical = 6030 ; free virtual = 8894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2178.480 ; gain = 393.969 ; free physical = 6030 ; free virtual = 8894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2178.480 ; gain = 393.969 ; free physical = 6030 ; free virtual = 8894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|loop_imperfect | loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff1_reg[2] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+---------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   388|
|2     |DSP48E1 |     4|
|3     |LUT1    |   163|
|4     |LUT2    |   632|
|5     |LUT3    |   764|
|6     |LUT4    |    50|
|7     |LUT5    |    79|
|8     |LUT6    |    34|
|9     |SRL16E  |     3|
|10    |FDRE    |  1975|
|11    |FDSE    |     2|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |  4094|
|2     |  inst                               |loop_imperfect                 |  4094|
|3     |    cosh2_U                          |loop_imperfect_cocud           |    10|
|4     |      loop_imperfect_cocud_rom_U     |loop_imperfect_cocud_rom       |    10|
|5     |    loop_imperfect_mudEe_U1          |loop_imperfect_mudEe           |   166|
|6     |      loop_imperfect_mudEe_MulnS_0_U |loop_imperfect_mudEe_MulnS_0_3 |   166|
|7     |    loop_imperfect_mudEe_U3          |loop_imperfect_mudEe_0         |   127|
|8     |      loop_imperfect_mudEe_MulnS_0_U |loop_imperfect_mudEe_MulnS_0   |   127|
|9     |    loop_imperfect_mueOg_U2          |loop_imperfect_mueOg           |   107|
|10    |      loop_imperfect_mueOg_MulnS_1_U |loop_imperfect_mueOg_MulnS_1_2 |   107|
|11    |    loop_imperfect_mueOg_U4          |loop_imperfect_mueOg_1         |    88|
|12    |      loop_imperfect_mueOg_MulnS_1_U |loop_imperfect_mueOg_MulnS_1   |    88|
|13    |    loop_imperfect_sdfYi_U5          |loop_imperfect_sdfYi           |   513|
|14    |      loop_imperfect_sdfYi_div_U     |loop_imperfect_sdfYi_div       |   513|
|15    |        loop_imperfect_sdfYi_div_u_0 |loop_imperfect_sdfYi_div_u     |   313|
|16    |    sinh3_U                          |loop_imperfect_sibkb           |     2|
|17    |      loop_imperfect_sibkb_rom_U     |loop_imperfect_sibkb_rom       |     2|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2178.480 ; gain = 393.969 ; free physical = 6030 ; free virtual = 8894
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2178.480 ; gain = 271.371 ; free physical = 6100 ; free virtual = 8963
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2178.488 ; gain = 393.969 ; free physical = 6101 ; free virtual = 8964
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2178.488 ; gain = 0.000 ; free physical = 6169 ; free virtual = 9032
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.488 ; gain = 0.000 ; free physical = 6113 ; free virtual = 8976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
285 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2178.488 ; gain = 643.918 ; free physical = 6250 ; free virtual = 9114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.488 ; gain = 0.000 ; free physical = 6250 ; free virtual = 9114
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = aa0c5435e1c71ab4
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.488 ; gain = 0.000 ; free physical = 6248 ; free virtual = 9115
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 11:42:50 2023...
