[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<358> s<357> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<7> s<4> l<1:8> el<1:11>
n<> u<4> t<Parameter_port_list> p<7> s<6> l<1:12> el<2:2>
n<> u<5> t<Port> p<6> l<3:1> el<2:4>
n<> u<6> t<List_of_ports> p<7> c<5> l<2:2> el<3:2>
n<> u<7> t<Module_nonansi_header> p<339> c<2> s<27> l<1:1> el<3:3>
n<> u<8> t<IntegerAtomType_Int> p<10> s<9> l<4:12> el<4:15>
n<> u<9> t<Signing_Unsigned> p<10> l<4:16> el<4:24>
n<> u<10> t<Data_type> p<11> c<8> l<4:12> el<4:24>
n<> u<11> t<Data_type_or_implicit> p<21> c<10> s<20> l<4:12> el<4:24>
n<CNT> u<12> t<StringConst> p<19> s<18> l<4:25> el<4:28>
n<2> u<13> t<IntConst> p<14> l<4:31> el<4:32>
n<> u<14> t<Primary_literal> p<15> c<13> l<4:31> el<4:32>
n<> u<15> t<Constant_primary> p<16> c<14> l<4:31> el<4:32>
n<> u<16> t<Constant_expression> p<17> c<15> l<4:31> el<4:32>
n<> u<17> t<Constant_mintypmax_expression> p<18> c<16> l<4:31> el<4:32>
n<> u<18> t<Constant_param_expression> p<19> c<17> l<4:31> el<4:32>
n<> u<19> t<Param_assignment> p<20> c<12> l<4:25> el<4:32>
n<> u<20> t<List_of_param_assignments> p<21> c<19> l<4:25> el<4:32>
n<> u<21> t<Local_parameter_declaration> p<22> c<11> l<4:1> el<4:32>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<4:1> el<4:33>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<4:1> el<4:33>
n<> u<24> t<Module_common_item> p<25> c<23> l<4:1> el<4:33>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<4:1> el<4:33>
n<> u<26> t<Non_port_module_item> p<27> c<25> l<4:1> el<4:33>
n<> u<27> t<Module_item> p<339> c<26> s<59> l<4:1> el<4:33>
n<> u<28> t<IntegerAtomType_Int> p<30> s<29> l<5:12> el<5:15>
n<> u<29> t<Signing_Unsigned> p<30> l<5:16> el<5:24>
n<> u<30> t<Data_type> p<31> c<28> l<5:12> el<5:24>
n<> u<31> t<Data_type_or_implicit> p<53> c<30> s<52> l<5:12> el<5:24>
n<V> u<32> t<StringConst> p<51> s<37> l<5:25> el<5:26>
n<CNT> u<33> t<StringConst> p<34> l<5:27> el<5:30>
n<> u<34> t<Primary_literal> p<35> c<33> l<5:27> el<5:30>
n<> u<35> t<Constant_primary> p<36> c<34> l<5:27> el<5:30>
n<> u<36> t<Constant_expression> p<37> c<35> l<5:27> el<5:30>
n<> u<37> t<Unpacked_dimension> p<51> c<36> s<50> l<5:26> el<5:31>
n<> u<38> t<Assignment_pattern_key> p<39> l<5:36> el<5:43>
n<> u<39> t<Structure_pattern_key> p<44> c<38> s<43> l<5:36> el<5:43>
n<3> u<40> t<IntConst> p<41> l<5:45> el<5:46>
n<> u<41> t<Primary_literal> p<42> c<40> l<5:45> el<5:46>
n<> u<42> t<Primary> p<43> c<41> l<5:45> el<5:46>
n<> u<43> t<Expression> p<44> c<42> l<5:45> el<5:46>
n<> u<44> t<Assignment_pattern> p<45> c<39> l<5:34> el<5:47>
n<> u<45> t<Assignment_pattern_expression> p<46> c<44> l<5:34> el<5:47>
n<> u<46> t<Constant_assignment_pattern_expression> p<47> c<45> l<5:34> el<5:47>
n<> u<47> t<Constant_primary> p<48> c<46> l<5:34> el<5:47>
n<> u<48> t<Constant_expression> p<49> c<47> l<5:34> el<5:47>
n<> u<49> t<Constant_mintypmax_expression> p<50> c<48> l<5:34> el<5:47>
n<> u<50> t<Constant_param_expression> p<51> c<49> l<5:34> el<5:47>
n<> u<51> t<Param_assignment> p<52> c<32> l<5:25> el<5:47>
n<> u<52> t<List_of_param_assignments> p<53> c<51> l<5:25> el<5:47>
n<> u<53> t<Local_parameter_declaration> p<54> c<31> l<5:1> el<5:47>
n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<5:1> el<5:48>
n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<5:1> el<5:48>
n<> u<56> t<Module_common_item> p<57> c<55> l<5:1> el<5:48>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<5:1> el<5:48>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<5:1> el<5:48>
n<> u<59> t<Module_item> p<339> c<58> s<77> l<5:1> el<5:48>
n<> u<60> t<IntegerAtomType_Int> p<62> s<61> l<7:9> el<7:12>
n<> u<61> t<Signing_Unsigned> p<62> l<7:13> el<7:21>
n<> u<62> t<Data_type> p<70> c<60> s<63> l<7:9> el<7:21>
n<ASSIGN_VADDR_RET_T> u<63> t<StringConst> p<70> s<69> l<7:22> el<7:40>
n<CNT> u<64> t<StringConst> p<65> l<7:41> el<7:44>
n<> u<65> t<Primary_literal> p<66> c<64> l<7:41> el<7:44>
n<> u<66> t<Constant_primary> p<67> c<65> l<7:41> el<7:44>
n<> u<67> t<Constant_expression> p<68> c<66> l<7:41> el<7:44>
n<> u<68> t<Unpacked_dimension> p<69> c<67> l<7:40> el<7:45>
n<> u<69> t<Variable_dimension> p<70> c<68> l<7:40> el<7:45>
n<> u<70> t<Type_declaration> p<71> c<62> l<7:1> el<7:46>
n<> u<71> t<Data_declaration> p<72> c<70> l<7:1> el<7:46>
n<> u<72> t<Package_or_generate_item_declaration> p<73> c<71> l<7:1> el<7:46>
n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<7:1> el<7:46>
n<> u<74> t<Module_common_item> p<75> c<73> l<7:1> el<7:46>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<7:1> el<7:46>
n<> u<76> t<Non_port_module_item> p<77> c<75> l<7:1> el<7:46>
n<> u<77> t<Module_item> p<339> c<76> s<155> l<7:1> el<7:46>
n<> u<78> t<Lifetime_Static> p<149> s<148> l<8:10> el<8:16>
n<ASSIGN_VADDR_RET_T> u<79> t<StringConst> p<80> l<8:17> el<8:35>
n<> u<80> t<Data_type> p<81> c<79> l<8:17> el<8:35>
n<> u<81> t<Function_data_type> p<82> c<80> l<8:17> el<8:35>
n<> u<82> t<Function_data_type_or_implicit> p<148> c<81> s<83> l<8:17> el<8:35>
n<ASSIGN_VADDR> u<83> t<StringConst> p<148> s<146> l<8:36> el<8:48>
n<> u<84> t<IntegerAtomType_Int> p<85> l<9:10> el<9:13>
n<> u<85> t<Data_type> p<91> c<84> s<86> l<9:10> el<9:13>
n<i> u<86> t<StringConst> p<91> s<90> l<9:14> el<9:15>
n<0> u<87> t<IntConst> p<88> l<9:18> el<9:19>
n<> u<88> t<Primary_literal> p<89> c<87> l<9:18> el<9:19>
n<> u<89> t<Primary> p<90> c<88> l<9:18> el<9:19>
n<> u<90> t<Expression> p<91> c<89> l<9:18> el<9:19>
n<> u<91> t<For_variable_declaration> p<92> c<85> l<9:10> el<9:19>
n<> u<92> t<For_initialization> p<143> c<91> s<102> l<9:10> el<9:19>
n<i> u<93> t<StringConst> p<94> l<9:21> el<9:22>
n<> u<94> t<Primary_literal> p<95> c<93> l<9:21> el<9:22>
n<> u<95> t<Primary> p<96> c<94> l<9:21> el<9:22>
n<> u<96> t<Expression> p<102> c<95> s<101> l<9:21> el<9:22>
n<CNT> u<97> t<StringConst> p<98> l<9:25> el<9:28>
n<> u<98> t<Primary_literal> p<99> c<97> l<9:25> el<9:28>
n<> u<99> t<Primary> p<100> c<98> l<9:25> el<9:28>
n<> u<100> t<Expression> p<102> c<99> l<9:25> el<9:28>
n<> u<101> t<BinOp_Less> p<102> s<100> l<9:23> el<9:24>
n<> u<102> t<Expression> p<143> c<96> s<111> l<9:21> el<9:28>
n<i> u<103> t<StringConst> p<104> l<9:30> el<9:31>
n<> u<104> t<Ps_or_hierarchical_identifier> p<107> c<103> s<106> l<9:30> el<9:31>
n<> u<105> t<Bit_select> p<106> l<9:31> el<9:31>
n<> u<106> t<Select> p<107> c<105> l<9:31> el<9:31>
n<> u<107> t<Variable_lvalue> p<109> c<104> s<108> l<9:30> el<9:31>
n<> u<108> t<IncDec_PlusPlus> p<109> l<9:31> el<9:33>
n<> u<109> t<Inc_or_dec_expression> p<110> c<107> l<9:30> el<9:33>
n<> u<110> t<For_step_assignment> p<111> c<109> l<9:30> el<9:33>
n<> u<111> t<For_step> p<143> c<110> s<141> l<9:30> el<9:33>
n<ASSIGN_VADDR> u<112> t<StringConst> p<113> l<10:10> el<10:22>
n<> u<113> t<Ps_or_hierarchical_identifier> p<120> c<112> s<119> l<10:10> el<10:22>
n<i> u<114> t<StringConst> p<115> l<10:23> el<10:24>
n<> u<115> t<Primary_literal> p<116> c<114> l<10:23> el<10:24>
n<> u<116> t<Primary> p<117> c<115> l<10:23> el<10:24>
n<> u<117> t<Expression> p<118> c<116> l<10:23> el<10:24>
n<> u<118> t<Bit_select> p<119> c<117> l<10:22> el<10:25>
n<> u<119> t<Select> p<120> c<118> l<10:22> el<10:25>
n<> u<120> t<Variable_lvalue> p<132> c<113> s<121> l<10:10> el<10:25>
n<> u<121> t<AssignOp_Assign> p<132> s<131> l<10:26> el<10:27>
n<V> u<122> t<StringConst> p<129> s<128> l<10:28> el<10:29>
n<i> u<123> t<StringConst> p<124> l<10:30> el<10:31>
n<> u<124> t<Primary_literal> p<125> c<123> l<10:30> el<10:31>
n<> u<125> t<Primary> p<126> c<124> l<10:30> el<10:31>
n<> u<126> t<Expression> p<127> c<125> l<10:30> el<10:31>
n<> u<127> t<Bit_select> p<128> c<126> l<10:29> el<10:32>
n<> u<128> t<Select> p<129> c<127> l<10:29> el<10:32>
n<> u<129> t<Complex_func_call> p<130> c<122> l<10:28> el<10:32>
n<> u<130> t<Primary> p<131> c<129> l<10:28> el<10:32>
n<> u<131> t<Expression> p<132> c<130> l<10:28> el<10:32>
n<> u<132> t<Operator_assignment> p<133> c<120> l<10:10> el<10:32>
n<> u<133> t<Blocking_assignment> p<134> c<132> l<10:10> el<10:32>
n<> u<134> t<Statement_item> p<135> c<133> l<10:10> el<10:33>
n<> u<135> t<Statement> p<136> c<134> l<10:10> el<10:33>
n<> u<136> t<Statement_or_null> p<138> c<135> s<137> l<10:10> el<10:33>
n<> u<137> t<End> p<138> l<11:5> el<11:8>
n<> u<138> t<Seq_block> p<139> c<136> l<9:35> el<11:8>
n<> u<139> t<Statement_item> p<140> c<138> l<9:35> el<11:8>
n<> u<140> t<Statement> p<141> c<139> l<9:35> el<11:8>
n<> u<141> t<Statement_or_null> p<143> c<140> l<9:35> el<11:8>
n<> u<142> t<For> p<143> s<92> l<9:5> el<9:8>
n<> u<143> t<Loop_statement> p<144> c<142> l<9:5> el<11:8>
n<> u<144> t<Statement_item> p<145> c<143> l<9:5> el<11:8>
n<> u<145> t<Statement> p<146> c<144> l<9:5> el<11:8>
n<> u<146> t<Function_statement_or_null> p<148> c<145> s<147> l<9:5> el<11:8>
n<> u<147> t<Endfunction> p<148> l<12:1> el<12:12>
n<> u<148> t<Function_body_declaration> p<149> c<82> l<8:17> el<12:12>
n<> u<149> t<Function_declaration> p<150> c<78> l<8:1> el<12:12>
n<> u<150> t<Package_or_generate_item_declaration> p<151> c<149> l<8:1> el<12:12>
n<> u<151> t<Module_or_generate_item_declaration> p<152> c<150> l<8:1> el<12:12>
n<> u<152> t<Module_common_item> p<153> c<151> l<8:1> el<12:12>
n<> u<153> t<Module_or_generate_item> p<154> c<152> l<8:1> el<12:12>
n<> u<154> t<Non_port_module_item> p<155> c<153> l<8:1> el<12:12>
n<> u<155> t<Module_item> p<339> c<154> s<181> l<8:1> el<12:12>
n<> u<156> t<IntegerAtomType_Int> p<158> s<157> l<14:12> el<14:15>
n<> u<157> t<Signing_Unsigned> p<158> l<14:16> el<14:24>
n<> u<158> t<Data_type> p<159> c<156> l<14:12> el<14:24>
n<> u<159> t<Data_type_or_implicit> p<175> c<158> s<174> l<14:12> el<14:24>
n<VADDR> u<160> t<StringConst> p<173> s<165> l<14:25> el<14:30>
n<CNT> u<161> t<StringConst> p<162> l<14:31> el<14:34>
n<> u<162> t<Primary_literal> p<163> c<161> l<14:31> el<14:34>
n<> u<163> t<Constant_primary> p<164> c<162> l<14:31> el<14:34>
n<> u<164> t<Constant_expression> p<165> c<163> l<14:31> el<14:34>
n<> u<165> t<Unpacked_dimension> p<173> c<164> s<172> l<14:30> el<14:35>
n<ASSIGN_VADDR> u<166> t<StringConst> p<168> s<167> l<14:38> el<14:50>
n<> u<167> t<List_of_arguments> p<168> l<14:51> el<14:51>
n<> u<168> t<Subroutine_call> p<169> c<166> l<14:38> el<14:52>
n<> u<169> t<Constant_primary> p<170> c<168> l<14:38> el<14:52>
n<> u<170> t<Constant_expression> p<171> c<169> l<14:38> el<14:52>
n<> u<171> t<Constant_mintypmax_expression> p<172> c<170> l<14:38> el<14:52>
n<> u<172> t<Constant_param_expression> p<173> c<171> l<14:38> el<14:52>
n<> u<173> t<Param_assignment> p<174> c<160> l<14:25> el<14:52>
n<> u<174> t<List_of_param_assignments> p<175> c<173> l<14:25> el<14:52>
n<> u<175> t<Local_parameter_declaration> p<176> c<159> l<14:1> el<14:52>
n<> u<176> t<Package_or_generate_item_declaration> p<177> c<175> l<14:1> el<14:53>
n<> u<177> t<Module_or_generate_item_declaration> p<178> c<176> l<14:1> el<14:53>
n<> u<178> t<Module_common_item> p<179> c<177> l<14:1> el<14:53>
n<> u<179> t<Module_or_generate_item> p<180> c<178> l<14:1> el<14:53>
n<> u<180> t<Non_port_module_item> p<181> c<179> l<14:1> el<14:53>
n<> u<181> t<Module_item> p<339> c<180> s<227> l<14:1> el<14:53>
n<VADDR> u<182> t<StringConst> p<189> s<188> l<16:5> el<16:10>
n<0> u<183> t<IntConst> p<184> l<16:11> el<16:12>
n<> u<184> t<Primary_literal> p<185> c<183> l<16:11> el<16:12>
n<> u<185> t<Constant_primary> p<186> c<184> l<16:11> el<16:12>
n<> u<186> t<Constant_expression> p<187> c<185> l<16:11> el<16:12>
n<> u<187> t<Constant_bit_select> p<188> c<186> l<16:10> el<16:13>
n<> u<188> t<Constant_select> p<189> c<187> l<16:10> el<16:13>
n<> u<189> t<Constant_primary> p<190> c<182> l<16:5> el<16:13>
n<> u<190> t<Constant_expression> p<196> c<189> s<195> l<16:5> el<16:13>
n<3> u<191> t<IntConst> p<192> l<16:17> el<16:18>
n<> u<192> t<Primary_literal> p<193> c<191> l<16:17> el<16:18>
n<> u<193> t<Constant_primary> p<194> c<192> l<16:17> el<16:18>
n<> u<194> t<Constant_expression> p<196> c<193> l<16:17> el<16:18>
n<> u<195> t<BinOp_Not> p<196> s<194> l<16:14> el<16:16>
n<> u<196> t<Constant_expression> p<222> c<190> s<220> l<16:5> el<16:18>
n<"--[0] (%d) should be 3"> u<197> t<StringLiteral> p<198> l<17:8> el<17:32>
n<> u<198> t<Primary_literal> p<199> c<197> l<17:8> el<17:32>
n<> u<199> t<Primary> p<200> c<198> l<17:8> el<17:32>
n<> u<200> t<Expression> p<212> c<199> s<211> l<17:8> el<17:32>
n<VADDR> u<201> t<StringConst> p<208> s<207> l<17:33> el<17:38>
n<0> u<202> t<IntConst> p<203> l<17:39> el<17:40>
n<> u<203> t<Primary_literal> p<204> c<202> l<17:39> el<17:40>
n<> u<204> t<Primary> p<205> c<203> l<17:39> el<17:40>
n<> u<205> t<Expression> p<206> c<204> l<17:39> el<17:40>
n<> u<206> t<Bit_select> p<207> c<205> l<17:38> el<17:41>
n<> u<207> t<Select> p<208> c<206> l<17:38> el<17:41>
n<> u<208> t<Complex_func_call> p<209> c<201> l<17:33> el<17:41>
n<> u<209> t<Primary> p<210> c<208> l<17:33> el<17:41>
n<> u<210> t<Expression> p<211> c<209> l<17:33> el<17:41>
n<> u<211> t<Argument> p<212> c<210> l<17:33> el<17:41>
n<> u<212> t<List_of_arguments> p<214> c<200> l<17:8> el<17:41>
n<info> u<213> t<StringConst> p<214> s<212> l<17:3> el<17:7>
n<> u<214> t<Elaboration_system_task> p<215> c<213> l<17:2> el<17:43>
n<> u<215> t<Module_common_item> p<216> c<214> l<17:2> el<17:43>
n<> u<216> t<Module_or_generate_item> p<217> c<215> l<17:2> el<17:43>
n<> u<217> t<Generate_item> p<219> c<216> s<218> l<17:2> el<17:43>
n<> u<218> t<End> p<219> l<18:1> el<18:4>
n<> u<219> t<Generate_begin_end_block> p<220> c<217> l<16:20> el<18:4>
n<> u<220> t<Generate_item> p<222> c<219> l<16:20> el<18:4>
n<> u<221> t<IF> p<222> s<196> l<16:1> el<16:3>
n<> u<222> t<If_generate_construct> p<223> c<221> l<16:1> el<18:4>
n<> u<223> t<Conditional_generate_construct> p<224> c<222> l<16:1> el<18:4>
n<> u<224> t<Module_common_item> p<225> c<223> l<16:1> el<18:4>
n<> u<225> t<Module_or_generate_item> p<226> c<224> l<16:1> el<18:4>
n<> u<226> t<Non_port_module_item> p<227> c<225> l<16:1> el<18:4>
n<> u<227> t<Module_item> p<339> c<226> s<233> l<16:1> el<18:4>
n<> u<228> t<Package_or_generate_item_declaration> p<229> l<18:4> el<18:5>
n<> u<229> t<Module_or_generate_item_declaration> p<230> c<228> l<18:4> el<18:5>
n<> u<230> t<Module_common_item> p<231> c<229> l<18:4> el<18:5>
n<> u<231> t<Module_or_generate_item> p<232> c<230> l<18:4> el<18:5>
n<> u<232> t<Non_port_module_item> p<233> c<231> l<18:4> el<18:5>
n<> u<233> t<Module_item> p<339> c<232> s<279> l<18:4> el<18:5>
n<VADDR> u<234> t<StringConst> p<241> s<240> l<19:5> el<19:10>
n<1> u<235> t<IntConst> p<236> l<19:11> el<19:12>
n<> u<236> t<Primary_literal> p<237> c<235> l<19:11> el<19:12>
n<> u<237> t<Constant_primary> p<238> c<236> l<19:11> el<19:12>
n<> u<238> t<Constant_expression> p<239> c<237> l<19:11> el<19:12>
n<> u<239> t<Constant_bit_select> p<240> c<238> l<19:10> el<19:13>
n<> u<240> t<Constant_select> p<241> c<239> l<19:10> el<19:13>
n<> u<241> t<Constant_primary> p<242> c<234> l<19:5> el<19:13>
n<> u<242> t<Constant_expression> p<248> c<241> s<247> l<19:5> el<19:13>
n<3> u<243> t<IntConst> p<244> l<19:17> el<19:18>
n<> u<244> t<Primary_literal> p<245> c<243> l<19:17> el<19:18>
n<> u<245> t<Constant_primary> p<246> c<244> l<19:17> el<19:18>
n<> u<246> t<Constant_expression> p<248> c<245> l<19:17> el<19:18>
n<> u<247> t<BinOp_Not> p<248> s<246> l<19:14> el<19:16>
n<> u<248> t<Constant_expression> p<274> c<242> s<272> l<19:5> el<19:18>
n<"--[1] (%d) should be 3"> u<249> t<StringLiteral> p<250> l<20:8> el<20:32>
n<> u<250> t<Primary_literal> p<251> c<249> l<20:8> el<20:32>
n<> u<251> t<Primary> p<252> c<250> l<20:8> el<20:32>
n<> u<252> t<Expression> p<264> c<251> s<263> l<20:8> el<20:32>
n<VADDR> u<253> t<StringConst> p<260> s<259> l<20:33> el<20:38>
n<1> u<254> t<IntConst> p<255> l<20:39> el<20:40>
n<> u<255> t<Primary_literal> p<256> c<254> l<20:39> el<20:40>
n<> u<256> t<Primary> p<257> c<255> l<20:39> el<20:40>
n<> u<257> t<Expression> p<258> c<256> l<20:39> el<20:40>
n<> u<258> t<Bit_select> p<259> c<257> l<20:38> el<20:41>
n<> u<259> t<Select> p<260> c<258> l<20:38> el<20:41>
n<> u<260> t<Complex_func_call> p<261> c<253> l<20:33> el<20:41>
n<> u<261> t<Primary> p<262> c<260> l<20:33> el<20:41>
n<> u<262> t<Expression> p<263> c<261> l<20:33> el<20:41>
n<> u<263> t<Argument> p<264> c<262> l<20:33> el<20:41>
n<> u<264> t<List_of_arguments> p<266> c<252> l<20:8> el<20:41>
n<info> u<265> t<StringConst> p<266> s<264> l<20:3> el<20:7>
n<> u<266> t<Elaboration_system_task> p<267> c<265> l<20:2> el<20:43>
n<> u<267> t<Module_common_item> p<268> c<266> l<20:2> el<20:43>
n<> u<268> t<Module_or_generate_item> p<269> c<267> l<20:2> el<20:43>
n<> u<269> t<Generate_item> p<271> c<268> s<270> l<20:2> el<20:43>
n<> u<270> t<End> p<271> l<21:1> el<21:4>
n<> u<271> t<Generate_begin_end_block> p<272> c<269> l<19:20> el<21:4>
n<> u<272> t<Generate_item> p<274> c<271> l<19:20> el<21:4>
n<> u<273> t<IF> p<274> s<248> l<19:1> el<19:3>
n<> u<274> t<If_generate_construct> p<275> c<273> l<19:1> el<21:4>
n<> u<275> t<Conditional_generate_construct> p<276> c<274> l<19:1> el<21:4>
n<> u<276> t<Module_common_item> p<277> c<275> l<19:1> el<21:4>
n<> u<277> t<Module_or_generate_item> p<278> c<276> l<19:1> el<21:4>
n<> u<278> t<Non_port_module_item> p<279> c<277> l<19:1> el<21:4>
n<> u<279> t<Module_item> p<339> c<278> s<285> l<19:1> el<21:4>
n<> u<280> t<Package_or_generate_item_declaration> p<281> l<21:4> el<21:5>
n<> u<281> t<Module_or_generate_item_declaration> p<282> c<280> l<21:4> el<21:5>
n<> u<282> t<Module_common_item> p<283> c<281> l<21:4> el<21:5>
n<> u<283> t<Module_or_generate_item> p<284> c<282> l<21:4> el<21:5>
n<> u<284> t<Non_port_module_item> p<285> c<283> l<21:4> el<21:5>
n<> u<285> t<Module_item> p<339> c<284> s<331> l<21:4> el<21:5>
n<VADDR> u<286> t<StringConst> p<293> s<292> l<23:5> el<23:10>
n<1> u<287> t<IntConst> p<288> l<23:11> el<23:12>
n<> u<288> t<Primary_literal> p<289> c<287> l<23:11> el<23:12>
n<> u<289> t<Constant_primary> p<290> c<288> l<23:11> el<23:12>
n<> u<290> t<Constant_expression> p<291> c<289> l<23:11> el<23:12>
n<> u<291> t<Constant_bit_select> p<292> c<290> l<23:10> el<23:13>
n<> u<292> t<Constant_select> p<293> c<291> l<23:10> el<23:13>
n<> u<293> t<Constant_primary> p<294> c<286> l<23:5> el<23:13>
n<> u<294> t<Constant_expression> p<300> c<293> s<299> l<23:5> el<23:13>
n<3> u<295> t<IntConst> p<296> l<23:17> el<23:18>
n<> u<296> t<Primary_literal> p<297> c<295> l<23:17> el<23:18>
n<> u<297> t<Constant_primary> p<298> c<296> l<23:17> el<23:18>
n<> u<298> t<Constant_expression> p<300> c<297> l<23:17> el<23:18>
n<> u<299> t<BinOp_Equiv> p<300> s<298> l<23:14> el<23:16>
n<> u<300> t<Constant_expression> p<326> c<294> s<324> l<23:5> el<23:18>
n<"--[1] (%d) is 3"> u<301> t<StringLiteral> p<302> l<24:8> el<24:25>
n<> u<302> t<Primary_literal> p<303> c<301> l<24:8> el<24:25>
n<> u<303> t<Primary> p<304> c<302> l<24:8> el<24:25>
n<> u<304> t<Expression> p<316> c<303> s<315> l<24:8> el<24:25>
n<VADDR> u<305> t<StringConst> p<312> s<311> l<24:26> el<24:31>
n<1> u<306> t<IntConst> p<307> l<24:32> el<24:33>
n<> u<307> t<Primary_literal> p<308> c<306> l<24:32> el<24:33>
n<> u<308> t<Primary> p<309> c<307> l<24:32> el<24:33>
n<> u<309> t<Expression> p<310> c<308> l<24:32> el<24:33>
n<> u<310> t<Bit_select> p<311> c<309> l<24:31> el<24:34>
n<> u<311> t<Select> p<312> c<310> l<24:31> el<24:34>
n<> u<312> t<Complex_func_call> p<313> c<305> l<24:26> el<24:34>
n<> u<313> t<Primary> p<314> c<312> l<24:26> el<24:34>
n<> u<314> t<Expression> p<315> c<313> l<24:26> el<24:34>
n<> u<315> t<Argument> p<316> c<314> l<24:26> el<24:34>
n<> u<316> t<List_of_arguments> p<318> c<304> l<24:8> el<24:34>
n<info> u<317> t<StringConst> p<318> s<316> l<24:3> el<24:7>
n<> u<318> t<Elaboration_system_task> p<319> c<317> l<24:2> el<24:36>
n<> u<319> t<Module_common_item> p<320> c<318> l<24:2> el<24:36>
n<> u<320> t<Module_or_generate_item> p<321> c<319> l<24:2> el<24:36>
n<> u<321> t<Generate_item> p<323> c<320> s<322> l<24:2> el<24:36>
n<> u<322> t<End> p<323> l<25:1> el<25:4>
n<> u<323> t<Generate_begin_end_block> p<324> c<321> l<23:20> el<25:4>
n<> u<324> t<Generate_item> p<326> c<323> l<23:20> el<25:4>
n<> u<325> t<IF> p<326> s<300> l<23:1> el<23:3>
n<> u<326> t<If_generate_construct> p<327> c<325> l<23:1> el<25:4>
n<> u<327> t<Conditional_generate_construct> p<328> c<326> l<23:1> el<25:4>
n<> u<328> t<Module_common_item> p<329> c<327> l<23:1> el<25:4>
n<> u<329> t<Module_or_generate_item> p<330> c<328> l<23:1> el<25:4>
n<> u<330> t<Non_port_module_item> p<331> c<329> l<23:1> el<25:4>
n<> u<331> t<Module_item> p<339> c<330> s<337> l<23:1> el<25:4>
n<> u<332> t<Package_or_generate_item_declaration> p<333> l<25:4> el<25:5>
n<> u<333> t<Module_or_generate_item_declaration> p<334> c<332> l<25:4> el<25:5>
n<> u<334> t<Module_common_item> p<335> c<333> l<25:4> el<25:5>
n<> u<335> t<Module_or_generate_item> p<336> c<334> l<25:4> el<25:5>
n<> u<336> t<Non_port_module_item> p<337> c<335> l<25:4> el<25:5>
n<> u<337> t<Module_item> p<339> c<336> s<338> l<25:4> el<25:5>
n<> u<338> t<Endmodule> p<339> l<27:1> el<27:10>
n<> u<339> t<Module_declaration> p<340> c<7> l<1:1> el<27:10>
n<> u<340> t<Description> p<357> c<339> s<356> l<1:1> el<27:10>
n<module> u<341> t<Module_keyword> p<343> s<342> l<29:1> el<29:7>
n<main> u<342> t<StringConst> p<343> l<29:8> el<29:12>
n<> u<343> t<Module_ansi_header> p<355> c<341> s<353> l<29:1> el<29:13>
n<top> u<344> t<StringConst> p<351> s<345> l<30:1> el<30:4>
n<> u<345> t<Parameter_value_assignment> p<351> s<350> l<30:5> el<30:8>
n<top1> u<346> t<StringConst> p<347> l<30:9> el<30:13>
n<> u<347> t<Name_of_instance> p<350> c<346> s<349> l<30:9> el<30:13>
n<> u<348> t<Ordered_port_connection> p<349> l<30:14> el<30:14>
n<> u<349> t<List_of_port_connections> p<350> c<348> l<30:14> el<30:14>
n<> u<350> t<Hierarchical_instance> p<351> c<347> l<30:9> el<30:15>
n<> u<351> t<Module_instantiation> p<352> c<344> l<30:1> el<30:16>
n<> u<352> t<Module_or_generate_item> p<353> c<351> l<30:1> el<30:16>
n<> u<353> t<Non_port_module_item> p<355> c<352> s<354> l<30:1> el<30:16>
n<> u<354> t<Endmodule> p<355> l<31:1> el<31:10>
n<> u<355> t<Module_declaration> p<356> c<343> l<29:1> el<31:10>
n<> u<356> t<Description> p<357> c<355> l<29:1> el<31:10>
n<> u<357> t<Source_text> p<358> c<340> l<1:1> el<31:10>
n<> u<358> t<Top_level_rule> c<1> l<1:1> el<32:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:29:1: No timescale set for "main".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:29:1: Compile module "work@main".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:24:2: Compile generate block "work@main.top1.genblk4".

[NTE:EL0503] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:29:1: Top level module "work@main".

[INF:EL0549] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:24:2: Elaboration info "--[1] (%d) is 3".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_expr                                             4
array_typespec                                         5
array_var                                              1
assign_stmt                                            1
assignment                                             1
begin                                                  4
bit_select                                             8
constant                                              53
design                                                 1
for_stmt                                               1
func_call                                              3
function                                               1
gen_if                                                 3
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                           5
int_var                                                1
module_inst                                           10
operation                                             16
param_assign                                          18
parameter                                             18
range                                                  6
ref_module                                             1
ref_obj                                               11
ref_typespec                                          24
string_typespec                                        2
sys_task_call                                          1
tagged_pattern                                         2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_expr                                             4
array_typespec                                         5
array_var                                              1
assign_stmt                                            2
assignment                                             2
begin                                                  5
bit_select                                            10
constant                                              53
design                                                 1
for_stmt                                               2
func_call                                              3
function                                               2
gen_if                                                 3
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                           5
int_var                                                2
module_inst                                           10
operation                                             18
param_assign                                          18
parameter                                             18
range                                                  6
ref_module                                             1
ref_obj                                               16
ref_typespec                                          25
string_typespec                                        2
sys_task_call                                          2
tagged_pattern                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@main)
|vpiElaborated:1
|vpiName:work@main
|uhdmallModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@main
  |vpiDefName:work@main
  |vpiRefModule:
  \_ref_module: work@top (top1), line:30:9, endln:30:13
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.CNT), line:4:25, endln:4:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@top.CNT)
      |vpiParent:
      \_parameter: (work@top.CNT), line:4:25, endln:4:28
      |vpiFullName:work@top.CNT
      |vpiActual:
      \_int_typespec: , line:4:12, endln:4:24
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:work@top.CNT
  |vpiParameter:
  \_parameter: (work@top.V), line:5:25, endln:5:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_typespec: (work@top.V)
      |vpiParent:
      \_parameter: (work@top.V), line:5:25, endln:5:26
      |vpiFullName:work@top.V
      |vpiActual:
      \_array_typespec: , line:5:12, endln:5:31
    |vpiRange:
    \_range: , line:5:27, endln:5:30
      |vpiParent:
      \_parameter: (work@top.V), line:5:25, endln:5:26
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:5:27, endln:5:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:5:27, endln:5:30
        |vpiParent:
        \_range: , line:5:27, endln:5:30
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@top.V.CNT), line:5:27, endln:5:30
          |vpiParent:
          \_operation: , line:5:27, endln:5:30
          |vpiName:CNT
          |vpiFullName:work@top.V.CNT
          |vpiActual:
          \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:work@top.V
  |vpiParameter:
  \_parameter: (work@top.VADDR), line:14:25, endln:14:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_typespec: (work@top.VADDR)
      |vpiParent:
      \_parameter: (work@top.VADDR), line:14:25, endln:14:30
      |vpiFullName:work@top.VADDR
      |vpiActual:
      \_array_typespec: , line:14:12, endln:14:35
    |vpiRange:
    \_range: , line:14:31, endln:14:34
      |vpiParent:
      \_parameter: (work@top.VADDR), line:14:25, endln:14:30
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:14:31, endln:14:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:14:31, endln:14:34
        |vpiParent:
        \_range: , line:14:31, endln:14:34
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@top.VADDR.CNT), line:14:31, endln:14:34
          |vpiParent:
          \_operation: , line:14:31, endln:14:34
          |vpiName:CNT
          |vpiFullName:work@top.VADDR.CNT
          |vpiActual:
          \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiParent:
      \_param_assign: , line:4:25, endln:4:32
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:4:31, endln:4:32
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:4:12, endln:4:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CNT), line:4:25, endln:4:28
  |vpiParamAssign:
  \_param_assign: , line:5:25, endln:5:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_operation: , line:5:34, endln:5:47
      |vpiParent:
      \_param_assign: , line:5:25, endln:5:47
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:5:45, endln:5:46
        |vpiParent:
        \_operation: , line:5:34, endln:5:47
        |vpiPattern:
        \_constant: , line:5:45, endln:5:46
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiTypespec:
        \_ref_typespec: (work@top)
          |vpiParent:
          \_tagged_pattern: , line:5:45, endln:5:46
          |vpiFullName:work@top
          |vpiActual:
          \_string_typespec: (default), line:5:36, endln:5:43
    |vpiLhs:
    \_parameter: (work@top.V), line:5:25, endln:5:26
  |vpiParamAssign:
  \_param_assign: , line:14:25, endln:14:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_func_call: (ASSIGN_VADDR), line:14:38, endln:14:50
      |vpiParent:
      \_param_assign: , line:14:25, endln:14:52
      |vpiName:ASSIGN_VADDR
      |vpiFunction:
      \_function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
    |vpiLhs:
    \_parameter: (work@top.VADDR), line:14:25, endln:14:30
  |vpiTypedef:
  \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiName:ASSIGN_VADDR_RET_T
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_range: , line:7:41, endln:7:44
      |vpiParent:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:7:41, endln:7:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:7:41, endln:7:44
        |vpiParent:
        \_range: , line:7:41, endln:7:44
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR_RET_T.CNT), line:7:41, endln:7:44
          |vpiParent:
          \_operation: , line:7:41, endln:7:44
          |vpiName:CNT
          |vpiFullName:work@top.ASSIGN_VADDR_RET_T.CNT
          |vpiActual:
          \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiElemTypespec:
    \_ref_typespec: (work@top.ASSIGN_VADDR_RET_T)
      |vpiParent:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
      |vpiFullName:work@top.ASSIGN_VADDR_RET_T
      |vpiActual:
      \_int_typespec: , line:7:9, endln:7:21
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiName:ASSIGN_VADDR
    |vpiFullName:work@top.ASSIGN_VADDR
    |vpiVisibility:1
    |vpiReturn:
    \_array_var: (work@top.ASSIGN_VADDR), line:8:17, endln:8:35
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiTypespec:
      \_ref_typespec: (work@top.ASSIGN_VADDR)
        |vpiParent:
        \_array_var: (work@top.ASSIGN_VADDR), line:8:17, endln:8:35
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiActual:
        \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
      |vpiFullName:work@top.ASSIGN_VADDR
    |vpiStmt:
    \_for_stmt: (work@top.ASSIGN_VADDR), line:9:5, endln:9:8
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiFullName:work@top.ASSIGN_VADDR
      |vpiForInitStmt:
      \_assign_stmt: , line:9:10, endln:9:19
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:9:5, endln:9:8
        |vpiRhs:
        \_constant: , line:9:18, endln:9:19
          |vpiParent:
          \_assign_stmt: , line:9:10, endln:9:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
          |vpiParent:
          \_assign_stmt: , line:9:10, endln:9:19
          |vpiTypespec:
          \_ref_typespec: (work@top.ASSIGN_VADDR.i)
            |vpiParent:
            \_int_var: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
            |vpiFullName:work@top.ASSIGN_VADDR.i
            |vpiActual:
            \_int_typespec: , line:9:10, endln:9:13
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiSigned:1
      |vpiForIncStmt:
      \_operation: , line:9:30, endln:9:33
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:9:5, endln:9:8
        |vpiOpType:62
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:9:30, endln:9:31
          |vpiParent:
          \_operation: , line:9:30, endln:9:33
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
      |vpiCondition:
      \_operation: , line:9:21, endln:9:28
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:9:5, endln:9:8
        |vpiOpType:20
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:9:21, endln:9:22
          |vpiParent:
          \_operation: , line:9:21, endln:9:28
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.CNT), line:9:25, endln:9:28
          |vpiParent:
          \_operation: , line:9:21, endln:9:28
          |vpiName:CNT
          |vpiFullName:work@top.ASSIGN_VADDR.CNT
      |vpiStmt:
      \_begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:9:5, endln:9:8
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiStmt:
        \_assignment: , line:10:10, endln:10:32
          |vpiParent:
          \_begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_bit_select: (work@top.ASSIGN_VADDR.V), line:10:30, endln:10:31
            |vpiParent:
            \_assignment: , line:10:10, endln:10:32
            |vpiName:V
            |vpiFullName:work@top.ASSIGN_VADDR.V
            |vpiIndex:
            \_ref_obj: (work@top.ASSIGN_VADDR.i), line:10:30, endln:10:31
              |vpiParent:
              \_bit_select: (work@top.ASSIGN_VADDR.V), line:10:30, endln:10:31
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_int_var: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
          |vpiLhs:
          \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:10:10, endln:10:25
            |vpiParent:
            \_assignment: , line:10:10, endln:10:32
            |vpiName:ASSIGN_VADDR
            |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
            |vpiActual:
            \_array_var: (work@top.ASSIGN_VADDR), line:8:17, endln:8:35
            |vpiIndex:
            \_ref_obj: (work@top.ASSIGN_VADDR.i), line:10:23, endln:10:24
              |vpiParent:
              \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:10:10, endln:10:25
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_int_var: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiGenStmt:
  \_gen_if: , line:16:1, endln:16:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_operation: , line:16:5, endln:16:18
      |vpiParent:
      \_gen_if: , line:16:1, endln:16:3
      |vpiOpType:15
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:16:5, endln:16:13
        |vpiParent:
        \_operation: , line:16:5, endln:16:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:16:11, endln:16:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:16:5, endln:16:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:16:17, endln:16:18
        |vpiParent:
        \_operation: , line:16:5, endln:16:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:16:1, endln:16:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:19:1, endln:19:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_operation: , line:19:5, endln:19:18
      |vpiParent:
      \_gen_if: , line:19:1, endln:19:3
      |vpiOpType:15
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:19:5, endln:19:13
        |vpiParent:
        \_operation: , line:19:5, endln:19:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:19:11, endln:19:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:19:5, endln:19:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:19:17, endln:19:18
        |vpiParent:
        \_operation: , line:19:5, endln:19:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:19:1, endln:19:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:23:1, endln:23:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_operation: , line:23:5, endln:23:18
      |vpiParent:
      \_gen_if: , line:23:1, endln:23:3
      |vpiOpType:14
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:23:5, endln:23:13
        |vpiParent:
        \_operation: , line:23:5, endln:23:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:23:11, endln:23:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:23:5, endln:23:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:23:17, endln:23:18
        |vpiParent:
        \_operation: , line:23:5, endln:23:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:23:1, endln:23:3
      |vpiFullName:work@top
|uhdmtopModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
  |vpiName:work@main
  |vpiDefName:work@main
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
    |vpiName:top1
    |vpiFullName:work@main.top1
    |vpiParameter:
    \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@main.top1.CNT)
        |vpiParent:
        \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiFullName:work@main.top1.CNT
        |vpiActual:
        \_int_typespec: , line:4:12, endln:4:24
      |vpiLocalParam:1
      |vpiName:CNT
      |vpiFullName:work@main.top1.CNT
    |vpiParameter:
    \_parameter: (work@main.top1.V), line:5:25, endln:5:26
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |vpiSize:1
      |vpiTypespec:
      \_ref_typespec: (work@main.top1.V)
        |vpiParent:
        \_parameter: (work@main.top1.V), line:5:25, endln:5:26
        |vpiFullName:work@main.top1.V
        |vpiActual:
        \_array_typespec: , line:5:12, endln:5:31
      |vpiRange:
      \_range: , line:5:27, endln:5:30
        |vpiParent:
        \_parameter: (work@main.top1.V), line:5:25, endln:5:26
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:5:27, endln:5:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:5:27, endln:5:30
          |vpiParent:
          \_range: , line:5:27, endln:5:30
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@main.top1.V.CNT), line:5:27, endln:5:30
            |vpiParent:
            \_operation: , line:5:27, endln:5:30
            |vpiName:CNT
            |vpiFullName:work@main.top1.V.CNT
            |vpiActual:
            \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:5:27, endln:5:30
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:V
      |vpiFullName:work@main.top1.V
    |vpiParameter:
    \_parameter: (work@main.top1.VADDR), line:14:25, endln:14:30
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |vpiSize:1
      |vpiTypespec:
      \_ref_typespec: (work@main.top1.VADDR)
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:14:25, endln:14:30
        |vpiFullName:work@main.top1.VADDR
        |vpiActual:
        \_array_typespec: , line:14:12, endln:14:35
      |vpiRange:
      \_range: , line:14:31, endln:14:34
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:14:25, endln:14:30
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:14:31, endln:14:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:14:31, endln:14:34
          |vpiParent:
          \_range: , line:14:31, endln:14:34
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@main.top1.VADDR.CNT), line:14:31, endln:14:34
            |vpiParent:
            \_operation: , line:14:31, endln:14:34
            |vpiName:CNT
            |vpiFullName:work@main.top1.VADDR.CNT
            |vpiActual:
            \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:14:31, endln:14:34
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:VADDR
      |vpiFullName:work@main.top1.VADDR
    |vpiParamAssign:
    \_param_assign: , line:4:25, endln:4:32
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |vpiRhs:
      \_constant: , line:4:31, endln:4:32
        |vpiParent:
        \_param_assign: , line:4:25, endln:4:32
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_ref_typespec: (work@main.top1)
          |vpiParent:
          \_constant: , line:4:31, endln:4:32
          |vpiFullName:work@main.top1
          |vpiActual:
          \_int_typespec: , line:4:12, endln:4:24
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
    |vpiParamAssign:
    \_param_assign: , line:5:25, endln:5:47
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |vpiRhs:
      \_array_expr: 
        |vpiParent:
        \_param_assign: , line:5:25, endln:5:47
        |vpiTypespec:
        \_ref_typespec: (work@main.top1)
          |vpiParent:
          \_array_expr: 
          |vpiFullName:work@main.top1
          |vpiActual:
          \_array_typespec: , line:5:12, endln:5:31
        |vpiExpr:
        \_constant: , line:16:5, endln:16:10
          |vpiParent:
          \_operation: , line:23:5, endln:23:18
          |vpiDecompile:3
          |UINT:3
          |vpiConstType:9
        |vpiExpr:
        \_constant: , line:16:5, endln:16:10
      |vpiLhs:
      \_parameter: (work@main.top1.V), line:5:25, endln:5:26
    |vpiParamAssign:
    \_param_assign: , line:14:25, endln:14:52
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |vpiRhs:
      \_func_call: (ASSIGN_VADDR), line:14:38, endln:14:50
        |vpiParent:
        \_param_assign: , line:14:25, endln:14:52
        |vpiName:ASSIGN_VADDR
        |vpiFunction:
        \_function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiLhs:
      \_parameter: (work@main.top1.VADDR), line:14:25, endln:14:30
    |vpiTypedef:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
    |vpiDefName:work@top
    |vpiDefFile:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv
    |vpiDefLineNo:1
    |vpiTaskFunc:
    \_function: (work@main.top1.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |vpiName:ASSIGN_VADDR
      |vpiFullName:work@main.top1.ASSIGN_VADDR
      |vpiVisibility:1
      |vpiReturn:
      \_array_var: (work@top.ASSIGN_VADDR), line:8:17, endln:8:35
      |vpiStmt:
      \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:9:5, endln:9:8
        |vpiParent:
        \_function: (work@main.top1.ASSIGN_VADDR), line:8:1, endln:12:12
        |vpiFullName:work@main.top1.ASSIGN_VADDR
        |vpiForInitStmt:
        \_assign_stmt: , line:9:10, endln:9:19
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:9:5, endln:9:8
          |vpiRhs:
          \_constant: , line:9:18, endln:9:19
          |vpiLhs:
          \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:9:14, endln:9:15
            |vpiParent:
            \_assign_stmt: , line:9:10, endln:9:19
            |vpiTypespec:
            \_ref_typespec: (work@main.top1.ASSIGN_VADDR.i)
              |vpiParent:
              \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:9:14, endln:9:15
              |vpiFullName:work@main.top1.ASSIGN_VADDR.i
              |vpiActual:
              \_int_typespec: , line:9:10, endln:9:13
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:9:30, endln:9:33
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:9:5, endln:9:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:9:30, endln:9:31
            |vpiParent:
            \_operation: , line:9:30, endln:9:33
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:9:14, endln:9:15
        |vpiCondition:
        \_operation: , line:9:21, endln:9:28
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:9:5, endln:9:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:9:21, endln:9:22
            |vpiParent:
            \_operation: , line:9:21, endln:9:28
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:9:14, endln:9:15
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.CNT), line:9:25, endln:9:28
            |vpiParent:
            \_operation: , line:9:21, endln:9:28
            |vpiName:CNT
            |vpiFullName:work@main.top1.ASSIGN_VADDR.CNT
            |vpiActual:
            \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiStmt:
        \_begin: (work@main.top1.ASSIGN_VADDR), line:9:35, endln:11:8
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:9:5, endln:9:8
          |vpiFullName:work@main.top1.ASSIGN_VADDR
          |vpiStmt:
          \_assignment: , line:10:10, endln:10:32
            |vpiParent:
            \_begin: (work@main.top1.ASSIGN_VADDR), line:9:35, endln:11:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_bit_select: (work@main.top1.ASSIGN_VADDR.V), line:10:30, endln:10:31
              |vpiParent:
              \_assignment: , line:10:10, endln:10:32
              |vpiName:V
              |vpiFullName:work@main.top1.ASSIGN_VADDR.V
              |vpiActual:
              \_parameter: (work@main.top1.V), line:5:25, endln:5:26
              |vpiIndex:
              \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:10:30, endln:10:31
                |vpiParent:
                \_bit_select: (work@main.top1.ASSIGN_VADDR.V), line:10:30, endln:10:31
                |vpiName:i
                |vpiFullName:work@main.top1.ASSIGN_VADDR.i
                |vpiActual:
                \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:9:14, endln:9:15
            |vpiLhs:
            \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:10:10, endln:10:25
              |vpiParent:
              \_assignment: , line:10:10, endln:10:32
              |vpiName:ASSIGN_VADDR
              |vpiFullName:work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR
              |vpiActual:
              \_array_var: (work@top.ASSIGN_VADDR), line:8:17, endln:8:35
              |vpiIndex:
              \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:10:23, endln:10:24
                |vpiParent:
                \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:10:10, endln:10:25
                |vpiName:i
                |vpiFullName:work@main.top1.ASSIGN_VADDR.i
                |vpiActual:
                \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:9:14, endln:9:15
      |vpiInstance:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
    |vpiInstance:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@main.top1.genblk4), line:24:2, endln:24:36
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:30:1, endln:30:16
      |vpiName:genblk4
      |vpiFullName:work@main.top1.genblk4
      |vpiGenScope:
      \_gen_scope: (work@main.top1.genblk4), line:24:2, endln:24:36
        |vpiParent:
        \_gen_scope_array: (work@main.top1.genblk4), line:24:2, endln:24:36
        |vpiFullName:work@main.top1.genblk4
        |vpiSysTaskCall:
        \_sys_task_call: (info), line:24:2, endln:24:36
          |vpiParent:
          \_gen_scope: (work@main.top1.genblk4), line:24:2, endln:24:36
          |vpiArgument:
          \_constant: 
            |vpiDecompile:"--[1] (%d) is 3"
            |STRING:"--[1] (%d) is 3"
            |vpiConstType:6
          |vpiName:info
\_weaklyReferenced:
\_int_typespec: , line:4:12, endln:4:24
  |vpiParent:
  \_parameter: (work@top.CNT), line:4:25, endln:4:28
\_array_typespec: , line:5:12, endln:5:31
  |vpiParent:
  \_parameter: (work@top.V), line:5:25, endln:5:26
  |vpiRange:
  \_range: , line:5:27, endln:5:30
  |vpiElemTypespec:
  \_ref_typespec: (work@top.V)
    |vpiParent:
    \_array_typespec: , line:5:12, endln:5:31
    |vpiFullName:work@top.V
    |vpiActual:
    \_int_typespec: , line:5:12, endln:5:24
\_int_typespec: , line:5:12, endln:5:24
\_string_typespec: (default), line:5:36, endln:5:43
  |vpiParent:
  \_tagged_pattern: , line:5:45, endln:5:46
  |vpiName:default
\_int_typespec: , line:7:9, endln:7:21
\_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
  |vpiName:ASSIGN_VADDR_RET_T
  |vpiTypedefAlias:
  \_ref_typespec: (ASSIGN_VADDR_RET_T)
    |vpiParent:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
    |vpiFullName:ASSIGN_VADDR_RET_T
    |vpiActual:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
  |vpiRange:
  \_range: , line:7:41, endln:7:44
    |vpiParent:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:7:41, endln:7:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:7:41, endln:7:44
      |vpiParent:
      \_range: , line:7:41, endln:7:44
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ASSIGN_VADDR_RET_T.CNT), line:7:41, endln:7:44
        |vpiParent:
        \_operation: , line:7:41, endln:7:44
        |vpiName:CNT
        |vpiFullName:ASSIGN_VADDR_RET_T.CNT
        |vpiActual:
        \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
      |vpiOperand:
      \_constant: 
        |vpiParent:
        \_operation: , line:7:41, endln:7:44
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (ASSIGN_VADDR_RET_T)
    |vpiParent:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:7:9, endln:7:45
    |vpiFullName:ASSIGN_VADDR_RET_T
    |vpiActual:
    \_int_typespec: , line:7:9, endln:7:21
\_int_typespec: , line:9:10, endln:9:13
  |vpiSigned:1
\_array_typespec: , line:14:12, endln:14:35
  |vpiParent:
  \_parameter: (work@top.VADDR), line:14:25, endln:14:30
  |vpiRange:
  \_range: , line:14:31, endln:14:34
  |vpiElemTypespec:
  \_ref_typespec: (work@top.VADDR)
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:35
    |vpiFullName:work@top.VADDR
    |vpiActual:
    \_int_typespec: , line:14:12, endln:14:24
\_int_typespec: , line:14:12, endln:14:24
\_operation: , line:23:5, endln:23:18
  |vpiOpType:14
  |vpiOperand:
  \_constant: , line:16:5, endln:16:10
  |vpiOperand:
  \_constant: , line:23:17, endln:23:18
    |vpiParent:
    \_operation: , line:23:5, endln:23:18
    |vpiDecompile:3
    |vpiSize:64
    |UINT:3
    |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
