# Benchmark Edgelist Dumping (beta) "s27.blif" written by ABC on Sun Apr 16 11:45:14 2023 (more at https://github.com/ycunxi/Verilog-to-PyG)
32 19 REG 2
33 20 REG 2
34 21 REG 2
15 35 AIG 01
20 35 AIG 01
18 36 AIG 00
35 36 AIG 00
16 37 AIG 00
21 37 AIG 00
35 38 AIG 00
37 38 AIG 00
36 39 AIG 00
38 39 AIG 00
19 33 AIG 01
39 33 AIG 01
15 32 AIG 10
33 32 AIG 10
17 34 AIG 00
37 34 AIG 00
33 31 AIG 0
