
---------- Begin Simulation Statistics ----------
final_tick                               2542011175500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212704                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   212703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.75                       # Real time elapsed on the host
host_tick_rate                              607806244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4199877                       # Number of instructions simulated
sim_ops                                       4199877                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012001                       # Number of seconds simulated
sim_ticks                                 12001330500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.803762                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417095                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               891157                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2356                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93686                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            816673                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53233                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225590                       # Number of indirect misses.
system.cpu.branchPred.lookups                  995040                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66086                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26972                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4199877                       # Number of instructions committed
system.cpu.committedOps                       4199877                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.711950                       # CPI: cycles per instruction
system.cpu.discardedOps                        201283                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610493                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1458028                       # DTB hits
system.cpu.dtb.data_misses                       7408                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408478                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854707                       # DTB read hits
system.cpu.dtb.read_misses                       6595                       # DTB read misses
system.cpu.dtb.write_accesses                  202015                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603321                       # DTB write hits
system.cpu.dtb.write_misses                       813                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18036                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3437755                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1056810                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665867                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16805717                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175072                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1027377                       # ITB accesses
system.cpu.itb.fetch_acv                          727                       # ITB acv
system.cpu.itb.fetch_hits                     1020133                       # ITB hits
system.cpu.itb.fetch_misses                      7244                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.34%     79.18% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6086                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14430                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2430     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2687     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2417     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2417     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11074933000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8881500      0.07%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19079500      0.16%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               905324000      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12008218000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899516                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944888                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8083705000     67.32%     67.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3924462000     32.68%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23989487                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85460      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543710     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840301     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593195     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104872      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4199877                       # Class of committed instruction
system.cpu.quiesceCycles                        13174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7183770                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22888457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22888457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22888457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22888457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117376.702564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117376.702564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117376.702564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117376.702564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13128481                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13128481                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13128481                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13128481                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67325.543590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67325.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67325.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67325.543590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22538960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22538960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117390.416667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117390.416667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12928984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12928984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67338.458333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67338.458333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.293227                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539539904000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.293227                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205827                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205827                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129351                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34925                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87649                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41006                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11252928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11252928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6701760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6702201                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17966393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158625                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002755                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052415                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158188     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158625                       # Request fanout histogram
system.membus.reqLayer0.occupancy              346000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828079027                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376419250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          467862749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5643392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10121216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5643392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5643392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470230530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373110631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843341161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470230530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470230530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186246017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186246017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186246017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470230530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373110631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029587178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190243750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112817                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158144                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122357                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2208                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5662                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2027562750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4796750250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13728.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32478.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158144                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.655880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.193121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.495840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34825     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24381     29.68%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10017     12.20%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4685      5.70%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2430      2.96%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1424      1.73%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          936      1.14%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          597      0.73%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2842      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.975653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.366904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.720382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1326     17.94%     17.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5587     75.57%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.83%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.31%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.22%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           21      0.28%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6589     89.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      1.11%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              488      6.60%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.22%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.92%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9452160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7687808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10121216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7830848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12001325500                       # Total gap between requests
system.mem_ctrls.avgGap                      42785.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5007296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7687808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417228406.467099606991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370364269.194986343384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640579642.398815631866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122357                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2543125250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2253625000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294966619750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28840.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32210.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410704.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314309940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167033130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561589560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309519900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5226775740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        207015840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7733404350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.378917                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    486498000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11114172500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272226780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144676785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492917040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317516940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5180598330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245902080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7600998195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.346294                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585255250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11015415250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11994130500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733952                       # number of overall hits
system.cpu.icache.overall_hits::total         1733952                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88240                       # number of overall misses
system.cpu.icache.overall_misses::total         88240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5428056000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5428056000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5428056000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5428056000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1822192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1822192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1822192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1822192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048425                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048425                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048425                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048425                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61514.687217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61514.687217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61514.687217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61514.687217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87649                       # number of writebacks
system.cpu.icache.writebacks::total             87649                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5339817000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5339817000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5339817000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5339817000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048425                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048425                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048425                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048425                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60514.698549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60514.698549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60514.698549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60514.698549                       # average overall mshr miss latency
system.cpu.icache.replacements                  87649                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733952                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5428056000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5428056000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1822192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1822192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61514.687217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61514.687217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5339817000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5339817000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60514.698549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60514.698549                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.834630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1792774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87727                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.435829                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.834630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3732623                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3732623                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318533                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318533                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105737                       # number of overall misses
system.cpu.dcache.overall_misses::total        105737                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6787725000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6787725000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6787725000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6787725000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1424270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1424270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1424270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1424270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64194.416335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64194.416335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64194.416335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64194.416335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34749                       # number of writebacks
system.cpu.dcache.writebacks::total             34749                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4404023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4404023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4404023000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4404023000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048501                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048501                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048501                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048501                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63753.427235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63753.427235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63753.427235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63753.427235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68942                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       787009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          787009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3300232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3300232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66936.404754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66936.404754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2677755500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2677755500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66775.279918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66775.279918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3487492500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3487492500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61798.814523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61798.814523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726267500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726267500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59571.657809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59571.657809                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080794                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080794                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70971.238938                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70971.238938                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63254000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63254000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080794                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080794                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69971.238938                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69971.238938                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542011175500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.709373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1386317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.108453                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.709373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2963130                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2963130                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552635968500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 614160                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   614154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.05                       # Real time elapsed on the host
host_tick_rate                              693572857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7397578                       # Number of instructions simulated
sim_ops                                       7397578                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008354                       # Number of seconds simulated
sim_ticks                                  8354210000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.490135                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  212824                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               567680                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1608                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             54494                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            504443                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234283                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197370                       # Number of indirect misses.
system.cpu.branchPred.lookups                  635840                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51532                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19413                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2458199                       # Number of instructions committed
system.cpu.committedOps                       2458199                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.751227                       # CPI: cycles per instruction
system.cpu.discardedOps                        120293                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165924                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       826830                       # DTB hits
system.cpu.dtb.data_misses                       2977                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108566                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       485643                       # DTB read hits
system.cpu.dtb.read_misses                       2512                       # DTB read misses
system.cpu.dtb.write_accesses                   57358                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341187                       # DTB write hits
system.cpu.dtb.write_misses                       465                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4624                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1978394                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            583904                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374254                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12393087                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148121                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  366441                       # ITB accesses
system.cpu.itb.fetch_acv                          254                       # ITB acv
system.cpu.itb.fetch_hits                      363930                       # ITB hits
system.cpu.itb.fetch_misses                      2511                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.85%      4.85% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.08% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5027     79.87%     84.95% # number of callpals executed
system.cpu.kern.callpal::rdps                     155      2.46%     87.42% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.45% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.48% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.32%     94.80% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.35%     96.16% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.41% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.57%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6294                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9875                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2281     41.21%     41.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3207     57.94%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5535                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2278     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.85%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2278     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4603                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5986385000     71.66%     71.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68763500      0.82%     72.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8486500      0.10%     72.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2290598000     27.42%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8354233000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.710321                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.831617                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544386                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704987                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6989191000     83.66%     83.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1365042000     16.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16595859                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43218      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1520923     61.87%     63.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 484926     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                338831     13.78%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.62% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58572      2.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2458199                       # Class of committed instruction
system.cpu.quiesceCycles                       112561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4202772                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       129183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        258268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2657995513                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2657995513                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2657995513                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2657995513                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118038.702949                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118038.702949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118038.702949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118038.702949                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            90                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1530846520                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1530846520                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1530846520                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1530846520                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67983.236522                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67983.236522                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67983.236522                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67983.236522                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6221975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6221975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115221.759259                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115221.759259                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3521975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3521975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65221.759259                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65221.759259                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2651773538                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2651773538                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118045.474448                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118045.474448                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1527324545                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1527324545                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67989.874688                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67989.874688                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              92357                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41828                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72835                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14417                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15416                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15416                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18365                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       218520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       218520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 368632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9323136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9323136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3397824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3400743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14161575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131045                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001679                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040939                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130825     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     220      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              131045                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3061500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           730145779                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184928000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          386995250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4661696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2158528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6820224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4661696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4661696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2676992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2676992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558005604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         258376076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             816381681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558005604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558005604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      320436283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320436283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      320436283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558005604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        258376076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1136817964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    113522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000179816500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6982                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6982                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              288841                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114576                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5297                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1054                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5522                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1530512250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  506350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3429324750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15113.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33863.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        84                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79275                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    263                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.153580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.099211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.738549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26174     41.34%     41.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18781     29.67%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8001     12.64%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3509      5.54%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1892      2.99%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1076      1.70%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          659      1.04%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          460      0.73%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2757      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63309                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.504297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.794222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.076774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1409     20.18%     20.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              53      0.76%     20.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            192      2.75%     23.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           724     10.37%     34.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3709     53.12%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           503      7.20%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           141      2.02%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            69      0.99%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            49      0.70%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            43      0.62%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            21      0.30%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            15      0.21%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            11      0.16%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            11      0.16%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      0.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.01%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6982                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6108     87.48%     87.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              306      4.38%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              362      5.18%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              137      1.96%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.44%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.14%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.19%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6982                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6481280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  339008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7265408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6820288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7332864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       869.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    816.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    877.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8354213000                       # Total gap between requests
system.mem_ctrls.avgGap                      37777.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4331712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2149568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7265408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518506477.572385609150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 257303563.113687574863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 869670262.059488534927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2279649500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1149675250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 209806929750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31296.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34087.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1831159.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            261009840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138711045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           404645220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314358840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     659508720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3560555730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        212430240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5551219635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.481697                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    518026750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    278980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7564433000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            191466240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101743950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           319179420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          278727120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     659508720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3503603610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        260341920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5314570980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.154823                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    643552750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    278980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7438782750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               172000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117332513                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1172000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1576500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              109500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10564793000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       952343                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           952343                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       952343                       # number of overall hits
system.cpu.icache.overall_hits::total          952343                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72845                       # number of overall misses
system.cpu.icache.overall_misses::total         72845                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4707999500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4707999500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4707999500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4707999500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1025188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1025188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1025188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1025188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64630.372709                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64630.372709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64630.372709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64630.372709                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72835                       # number of writebacks
system.cpu.icache.writebacks::total             72835                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4635154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4635154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4635154500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4635154500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.071055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.071055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63630.372709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63630.372709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63630.372709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63630.372709                       # average overall mshr miss latency
system.cpu.icache.replacements                  72835                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       952343                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          952343                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72845                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4707999500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4707999500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1025188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1025188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64630.372709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64630.372709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4635154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4635154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.071055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63630.372709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63630.372709                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1060265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             73356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.453692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2123221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2123221                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       750717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           750717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       750717                       # number of overall hits
system.cpu.dcache.overall_hits::total          750717                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51390                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51390                       # number of overall misses
system.cpu.dcache.overall_misses::total         51390                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3367521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3367521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3367521000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3367521000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       802107                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       802107                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       802107                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       802107                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064069                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65528.721541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65528.721541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65528.721541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65528.721541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19364                       # number of writebacks
system.cpu.dcache.writebacks::total             19364                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2176834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2176834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2176834500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2176834500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233587000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233587000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041347                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041347                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041347                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041347                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65636.499322                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65636.499322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65636.499322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65636.499322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120343.637300                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120343.637300                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33727                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       450795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          450795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1515768000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1515768000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       472291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       472291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70513.956085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70513.956085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3759                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3759                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1253623500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1253623500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233587000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233587000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70678.440548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70678.440548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203650.392328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203650.392328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29894                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29894                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1851753000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1851753000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       329816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61943.968689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61943.968689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    923211000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    923211000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046778                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046778                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59839.966295                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59839.966295                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8533                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8533                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          575                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          575                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     44261500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     44261500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063131                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063131                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76976.521739                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76976.521739                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          575                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          575                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063131                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063131                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75976.521739                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75976.521739                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8793                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8793                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8793                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8793                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10624793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              825170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.745216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1673743                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1673743                       # Number of data accesses

---------- End Simulation Statistics   ----------
