INFO: [VRFC 10-163] Analyzing VHDL file "C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/alu_edited/alu_edited.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alu'
