// Generated by CIRCT unknown git version
module pa_fspu_single(	// file.cleaned.mlir:2:3
  input  [2:0]  dp_xx_ex1_id,	// file.cleaned.mlir:2:32
                dp_xx_ex1_inf,	// file.cleaned.mlir:2:55
                dp_xx_ex1_norm,	// file.cleaned.mlir:2:79
                dp_xx_ex1_qnan,	// file.cleaned.mlir:2:104
                dp_xx_ex1_snan,	// file.cleaned.mlir:2:129
                dp_xx_ex1_zero,	// file.cleaned.mlir:2:154
  input         falu_ctrl_xx_ex1_vld,	// file.cleaned.mlir:2:179
                fspu_sel,	// file.cleaned.mlir:2:210
                fspu_sel_dp,	// file.cleaned.mlir:2:229
                fspu_sel_gate,	// file.cleaned.mlir:2:251
  input  [9:0]  idu_fpu_ex1_func,	// file.cleaned.mlir:2:275
  input  [31:0] idu_fpu_ex1_srcf0,	// file.cleaned.mlir:2:303
                idu_fpu_ex1_srcf1,	// file.cleaned.mlir:2:332
                idu_fpu_ex1_srci,	// file.cleaned.mlir:2:361
  output [4:0]  fspu_ex1_dp_fflags,	// file.cleaned.mlir:2:390
  output [31:0] fspu_ex1_dp_special_result,	// file.cleaned.mlir:2:419
  output [7:0]  fspu_ex1_dp_special_sel,	// file.cleaned.mlir:2:457
  output [2:0]  fspu_ex1_dp_special_sign,	// file.cleaned.mlir:2:491
  output        fspu_ex1_dp_wb_vld,	// file.cleaned.mlir:2:526
  output [31:0] fspu_ex1_rtu_rst,	// file.cleaned.mlir:2:555
  output        fspu_ex1_rtu_wb_vld,	// file.cleaned.mlir:2:583
                fspu_ex1_rtu_wb_vld_gate	// file.cleaned.mlir:2:613
);

  wire [31:0] _GEN = {32{fspu_sel_dp}} & idu_fpu_ex1_srcf0;	// file.cleaned.mlir:8:10, :9:10
  wire        ex1_src1_sign = fspu_sel_dp & idu_fpu_ex1_srcf1[31];	// file.cleaned.mlir:10:10, :11:10
  wire        ex1_dest_i =
    idu_fpu_ex1_func[5] | idu_fpu_ex1_func[7] & idu_fpu_ex1_func[4];	// file.cleaned.mlir:13:10, :20:11, :22:11, :27:11, :28:11
  assign fspu_ex1_dp_fflags = 5'h0;	// file.cleaned.mlir:5:14, :70:5
  assign fspu_ex1_dp_special_result =
    {32{idu_fpu_ex1_func[6] & idu_fpu_ex1_func[4]}}
    & {_GEN[31] ^ ex1_src1_sign, _GEN[30:0]}
    | {32{idu_fpu_ex1_func[6] & ~(idu_fpu_ex1_func[3]) & ~(idu_fpu_ex1_func[4])}}
    & {~ex1_src1_sign, _GEN[30:0]} | {32{idu_fpu_ex1_func[6] & idu_fpu_ex1_func[3]}}
    & {ex1_src1_sign, _GEN[30:0]} | {32{idu_fpu_ex1_func[7] & idu_fpu_ex1_func[3]}}
    & idu_fpu_ex1_srci;	// file.cleaned.mlir:9:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:11, :19:11, :20:11, :21:11, :35:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :70:5
  assign fspu_ex1_dp_special_sel = 8'h80;	// file.cleaned.mlir:3:17, :70:5
  assign fspu_ex1_dp_special_sign = 3'h0;	// file.cleaned.mlir:4:14, :70:5
  assign fspu_ex1_dp_wb_vld =
    fspu_sel & (idu_fpu_ex1_func[6] | idu_fpu_ex1_func[7] & ~(idu_fpu_ex1_func[4]))
    & falu_ctrl_xx_ex1_vld;	// file.cleaned.mlir:12:10, :13:10, :17:10, :20:11, :25:11, :26:11, :67:11, :70:5
  assign fspu_ex1_rtu_rst =
    {32{idu_fpu_ex1_func[5] & idu_fpu_ex1_func[3]}} & _GEN
    | {32{idu_fpu_ex1_func[5] & idu_fpu_ex1_func[4]}}
    & {22'h0,
       dp_xx_ex1_qnan[0],
       dp_xx_ex1_snan[0],
       ~(_GEN[31]) & dp_xx_ex1_inf[0],
       ~(_GEN[31]) & dp_xx_ex1_norm[0] & ~(dp_xx_ex1_id[0]),
       ~(_GEN[31]) & dp_xx_ex1_id[0],
       ~(_GEN[31]) & dp_xx_ex1_zero[0],
       _GEN[31] & dp_xx_ex1_zero[0],
       _GEN[31] & dp_xx_ex1_id[0],
       _GEN[31] & dp_xx_ex1_norm[0] & ~(dp_xx_ex1_id[0]),
       _GEN[31] & dp_xx_ex1_inf[0]};	// file.cleaned.mlir:7:15, :9:10, :13:10, :15:10, :22:11, :23:11, :24:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :62:11, :63:11, :64:11, :65:11, :66:11, :70:5
  assign fspu_ex1_rtu_wb_vld = fspu_sel & ex1_dest_i & falu_ctrl_xx_ex1_vld;	// file.cleaned.mlir:28:11, :68:11, :70:5
  assign fspu_ex1_rtu_wb_vld_gate = fspu_sel_gate & ex1_dest_i & falu_ctrl_xx_ex1_vld;	// file.cleaned.mlir:28:11, :69:11, :70:5
endmodule

