--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y11.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y11.BX      net (fanout=2)        1.076   ftop/clkN210/unlock2
    SLICE_X56Y11.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.833ns logic, 1.076ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.055 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y11.G1      net (fanout=1)        0.386   ftop/clkN210/locked_d
    SLICE_X56Y11.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (1.267ns logic, 0.386ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y11.G1      net (fanout=1)        0.309   ftop/clkN210/locked_d
    SLICE_X56Y11.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.927ns logic, 0.309ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y11.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y11.BX      net (fanout=2)        0.861   ftop/clkN210/unlock2
    SLICE_X56Y11.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.579ns logic, 0.861ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13644 paths analyzed, 1969 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.928ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.547 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y142.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    SLICE_X93Y146.F2     net (fanout=3)        0.871   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
    SLICE_X93Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y188.CE     net (fanout=10)       1.481   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (3.697ns logic, 4.160ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.718 - 0.795)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y178.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J20.SR               net (fanout=67)       2.841   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J20.OTCLK2           Tiosrcko              0.379   gmii_gtx_clk
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (0.975ns logic, 2.841ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.271ns (0.449 - 0.720)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/empty_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y61.XQ      Tcko                  0.521   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_outF/empty_reg
    SLICE_X70Y58.G3      net (fanout=5)        0.412   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
    SLICE_X70Y58.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/empty_reg_and0000
                                                       ftop/gbe0/gmac/rxF_sENQ1
    SLICE_X73Y61.G1      net (fanout=54)       1.356   ftop/gbe0/gmac/rxfun_outF_DEQ
    SLICE_X73Y61.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X81Y73.G2      net (fanout=40)       2.086   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X81Y73.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<6>_SW0
    SLICE_X81Y72.SR      net (fanout=1)        0.970   ftop/gbe0/gmac/rxfun_outF/N6
    SLICE_X81Y72.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.516ns (2.692ns logic, 4.824ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.254ns (0.449 - 0.703)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxF/sNotFullReg to ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y56.XQ      Tcko                  0.521   ftop/gbe0/gmac/rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxF/sNotFullReg
    SLICE_X70Y58.G2      net (fanout=1)        0.375   ftop/gbe0/gmac/rxF_sFULL_N
    SLICE_X70Y58.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/empty_reg_and0000
                                                       ftop/gbe0/gmac/rxF_sENQ1
    SLICE_X73Y61.G1      net (fanout=54)       1.356   ftop/gbe0/gmac/rxfun_outF_DEQ
    SLICE_X73Y61.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X81Y73.G2      net (fanout=40)       2.086   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X81Y73.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<6>_SW0
    SLICE_X81Y72.SR      net (fanout=1)        0.970   ftop/gbe0/gmac/rxfun_outF/N6
    SLICE_X81Y72.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (2.692ns logic, 4.787ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (0.544 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y142.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    SLICE_X93Y146.F2     net (fanout=3)        0.871   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
    SLICE_X93Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y184.CE     net (fanout=10)       1.268   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y184.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (3.697ns logic, 3.947ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (0.544 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y142.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    SLICE_X93Y146.F2     net (fanout=3)        0.871   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
    SLICE_X93Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y185.CE     net (fanout=10)       1.268   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y185.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (3.697ns logic, 3.947ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.546 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y142.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    SLICE_X93Y146.F2     net (fanout=3)        0.871   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
    SLICE_X93Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y182.CE     net (fanout=10)       1.251   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y182.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (3.697ns logic, 3.930ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.546 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y142.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    SLICE_X93Y146.F2     net (fanout=3)        0.871   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
    SLICE_X93Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y183.CE     net (fanout=10)       1.251   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y183.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (3.697ns logic, 3.930ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.625ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.547 - 0.616)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y144.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1
    SLICE_X93Y145.F2     net (fanout=3)        0.434   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
    SLICE_X93Y145.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X93Y146.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X93Y146.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y188.CE     net (fanout=10)       1.481   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.625ns (3.902ns logic, 3.723ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.449 - 0.613)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y65.YQ      Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X75Y62.G2      net (fanout=8)        0.928   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X75Y62.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X75Y62.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X75Y62.X       Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X73Y61.G4      net (fanout=7)        0.304   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X73Y61.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X81Y73.G2      net (fanout=40)       2.086   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X81Y73.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<6>_SW0
    SLICE_X81Y72.SR      net (fanout=1)        0.970   ftop/gbe0/gmac/rxfun_outF/N6
    SLICE_X81Y72.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (3.202ns logic, 4.309ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.594ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.547 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y142.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    SLICE_X93Y146.F3     net (fanout=3)        0.533   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<4>
    SLICE_X93Y146.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y188.CE     net (fanout=10)       1.481   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (3.772ns logic, 3.822ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.336 - 0.349)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y177.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X95Y179.G4     net (fanout=5)        0.380   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F4     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X98Y180.G3     net (fanout=10)       0.576   ftop/gbe0/gmac/gmac/N34
    SLICE_X98Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F1     net (fanout=11)       1.086   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X102Y186.G2    net (fanout=9)        0.899   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y184.F1    net (fanout=4)        0.455   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y184.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (4.208ns logic, 3.439ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.336 - 0.349)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y177.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X95Y179.G2     net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F4     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X98Y180.G3     net (fanout=10)       0.576   ftop/gbe0/gmac/gmac/N34
    SLICE_X98Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F1     net (fanout=11)       1.086   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X102Y186.G2    net (fanout=9)        0.899   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y184.F1    net (fanout=4)        0.455   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y184.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (4.133ns logic, 3.490ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.595ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (0.685 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_3 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_3
    H21.O2               net (fanout=2)        2.366   ftop/gbe0/gmac/gmac/txRS_txData<3>
    H21.OTCLK2           Tioock                0.708   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (1.229ns logic, 2.366ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G3     net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F4     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X98Y180.G3     net (fanout=10)       0.576   ftop/gbe0/gmac/gmac/N34
    SLICE_X98Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F1     net (fanout=11)       1.086   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X102Y186.G2    net (fanout=9)        0.899   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y184.F1    net (fanout=4)        0.455   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y184.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (4.136ns logic, 3.485ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.547 - 0.600)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y145.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<0>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_0
    SLICE_X93Y145.F1     net (fanout=3)        0.447   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<0>
    SLICE_X93Y145.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X93Y146.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X93Y146.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X93Y147.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.G1     net (fanout=4)        1.723   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X94Y175.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X94Y175.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.F3     net (fanout=3)        0.064   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X95Y174.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y188.CE     net (fanout=10)       1.481   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (3.827ns logic, 3.736ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.336 - 0.360)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y174.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X98Y179.G4     net (fanout=7)        0.853   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X98Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y180.G4     net (fanout=17)       0.667   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F1     net (fanout=11)       1.086   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X102Y186.G2    net (fanout=9)        0.899   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y184.F1    net (fanout=4)        0.455   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y184.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (3.629ns logic, 3.960ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.336 - 0.371)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X98Y179.G3     net (fanout=27)       0.755   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X98Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y180.G4     net (fanout=17)       0.667   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F1     net (fanout=11)       1.086   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X102Y186.G2    net (fanout=9)        0.899   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y184.F1    net (fanout=4)        0.455   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y184.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (3.701ns logic, 3.862ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.336 - 0.377)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X99Y179.G2     net (fanout=22)       0.706   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X99Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X98Y180.G1     net (fanout=15)       0.835   ftop/gbe0/gmac/gmac/N38
    SLICE_X98Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F1     net (fanout=11)       1.086   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X102Y186.G2    net (fanout=9)        0.899   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y184.F1    net (fanout=4)        0.455   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y184.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.555ns (3.574ns logic, 3.981ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.343 - 0.349)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y177.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X95Y179.G4     net (fanout=5)        0.380   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F4     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X98Y180.G3     net (fanout=10)       0.576   ftop/gbe0/gmac/gmac/N34
    SLICE_X98Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F1     net (fanout=11)       1.086   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X102Y186.G2    net (fanout=9)        0.899   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y186.F2    net (fanout=4)        0.391   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (4.208ns logic, 3.375ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.082 - 0.065)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y69.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X78Y71.BY      net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X78Y71.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.347ns logic, 0.364ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.082 - 0.065)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y69.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X78Y71.BY      net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X78Y71.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.348ns logic, 0.364ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.037 - 0.022)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_11 to ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y61.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    SLICE_X76Y63.BY      net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
    SLICE_X76Y63.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<11>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.347ns logic, 0.364ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.037 - 0.022)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_11 to ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y61.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    SLICE_X76Y63.BY      net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
    SLICE_X76Y63.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<11>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.348ns logic, 0.364ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.470 - 0.381)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X66Y173.BX     net (fanout=1)        0.305   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X66Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.498ns logic, 0.305ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.360 - 0.318)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y85.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X101Y85.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X101Y85.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.263 - 0.230)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y188.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X87Y189.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X87Y189.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.593 - 0.513)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y193.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3
    SLICE_X89Y191.BX     net (fanout=6)        0.356   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>
    SLICE_X89Y191.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.458ns logic, 0.356ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_20 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.322 - 0.294)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_20 to ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y60.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    SLICE_X74Y64.BY      net (fanout=2)        0.501   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
    SLICE_X74Y64.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<20>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.289ns logic, 0.501ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_20 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.322 - 0.294)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_20 to ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y60.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    SLICE_X74Y64.BY      net (fanout=2)        0.501   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
    SLICE_X74Y64.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<20>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.290ns logic, 0.501ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y49.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X63Y49.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X63Y49.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.024 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y176.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X91Y176.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X91Y176.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.411 - 0.351)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_17 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y50.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    SLICE_X69Y49.BX      net (fanout=3)        0.369   ftop/gbe0/gmac/rxfun_sr<17>
    SLICE_X69Y49.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.458ns logic, 0.369ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.470 - 0.381)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_2 to ftop/gbe0/gmac/txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y170.YQ     Tcko                  0.419   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_2
    SLICE_X66Y173.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/txF/dSyncReg1<2>
    SLICE_X66Y173.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.556ns logic, 0.305ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y89.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X105Y88.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X105Y88.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.022 - 0.018)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y194.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X86Y194.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X86Y194.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.359 - 0.271)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_outF/data1_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y63.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X72Y62.BX      net (fanout=3)        0.360   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X72Y62.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.519ns logic, 0.360ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_1 to ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y59.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<1>
                                                       ftop/gbe0/gmac/rxfun_sr_1
    SLICE_X77Y58.BX      net (fanout=3)        0.318   ftop/gbe0/gmac/rxfun_sr<1>
    SLICE_X77Y58.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.038 - 0.033)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y177.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X66Y176.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X66Y176.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.360 - 0.318)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y85.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0
    SLICE_X101Y85.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<0>
    SLICE_X101Y85.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X66Y175.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X66Y175.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X104Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X104Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X68Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X68Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X68Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X68Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg2/SR
  Location pin: SLICE_X94Y116.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg2/SR
  Location pin: SLICE_X94Y116.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X98Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X98Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.681ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.785 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y111.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X112Y95.BX     net (fanout=17)       1.647   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X112Y95.CLK    Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (3.063ns logic, 4.511ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.529ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.785 - 0.891)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X113Y124.F4    net (fanout=3)        1.120   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y111.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X112Y95.BX     net (fanout=17)       1.647   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X112Y95.CLK    Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (3.135ns logic, 4.394ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.394 - 0.474)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y122.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y123.G3    net (fanout=4)        0.470   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y123.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X113Y123.F1    net (fanout=1)        0.587   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X113Y123.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y125.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y125.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y134.G2    net (fanout=15)       1.922   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y134.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X110Y134.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X110Y134.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y124.CE    net (fanout=1)        0.566   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y124.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.530ns (3.591ns logic, 3.939ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.709 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y102.F3    net (fanout=11)       1.333   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X106Y93.BY     net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X106Y93.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.417ns (2.228ns logic, 5.189ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.416ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.709 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y102.F3    net (fanout=11)       1.333   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X106Y93.BY     net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X106Y93.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (2.227ns logic, 5.189ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 4)
  Clock Path Skew:      -0.182ns (0.709 - 0.891)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X113Y124.F4    net (fanout=3)        1.120   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y102.F3    net (fanout=11)       1.333   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X106Y93.BY     net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X106Y93.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (2.300ns logic, 5.072ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.182ns (0.709 - 0.891)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X113Y124.F4    net (fanout=3)        1.120   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y102.F3    net (fanout=11)       1.333   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X106Y93.BY     net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X106Y93.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (2.299ns logic, 5.072ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.394 - 0.474)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y122.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X113Y123.G4    net (fanout=3)        0.364   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y123.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X113Y123.F1    net (fanout=1)        0.587   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X113Y123.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y125.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y125.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y134.G2    net (fanout=15)       1.922   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y134.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X110Y134.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X110Y134.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y124.CE    net (fanout=1)        0.566   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y124.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (3.620ns logic, 3.833ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (0.748 - 0.924)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y95.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y123.F4    net (fanout=4)        1.410   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y123.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y125.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y125.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y134.G2    net (fanout=15)       1.922   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y134.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X110Y134.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X110Y134.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y124.CE    net (fanout=1)        0.566   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y124.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (3.056ns logic, 4.292ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.213ns (0.679 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.G2     net (fanout=11)       1.406   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y90.BY     net (fanout=1)        0.831   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y90.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.303ns (2.243ns logic, 5.060ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.302ns (Levels of Logic = 4)
  Clock Path Skew:      -0.213ns (0.679 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.G2     net (fanout=11)       1.406   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y90.BY     net (fanout=1)        0.831   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y90.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (2.242ns logic, 5.060ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 4)
  Clock Path Skew:      -0.212ns (0.679 - 0.891)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X113Y124.F4    net (fanout=3)        1.120   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.G2     net (fanout=11)       1.406   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y90.BY     net (fanout=1)        0.831   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y90.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (2.315ns logic, 4.943ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.212ns (0.679 - 0.891)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X113Y124.F4    net (fanout=3)        1.120   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.G2     net (fanout=11)       1.406   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y90.BY     net (fanout=1)        0.831   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y90.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (2.314ns logic, 4.943ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.222ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (0.692 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y102.G3    net (fanout=11)       1.334   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y102.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y93.BY     net (fanout=1)        0.822   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y93.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.222ns (2.243ns logic, 4.979ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (0.692 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y102.G3    net (fanout=11)       1.334   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y102.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y93.BY     net (fanout=1)        0.822   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y93.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (2.242ns logic, 4.979ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 4)
  Clock Path Skew:      -0.213ns (0.679 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F2     net (fanout=11)       1.370   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X102Y91.BY     net (fanout=1)        0.771   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X102Y91.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (2.228ns logic, 4.964ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 4)
  Clock Path Skew:      -0.213ns (0.679 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F2     net (fanout=11)       1.370   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X102Y91.BY     net (fanout=1)        0.771   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X102Y91.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (2.227ns logic, 4.964ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (0.704 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y99.G3     net (fanout=11)       1.363   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X106Y90.BY     net (fanout=1)        0.832   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X106Y90.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (2.188ns logic, 5.018ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (0.704 - 0.892)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.F1    net (fanout=3)        1.237   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y99.G3     net (fanout=11)       1.363   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X106Y90.BY     net (fanout=1)        0.832   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X106Y90.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (2.187ns logic, 5.018ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.199ns (0.692 - 0.891)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X113Y124.F4    net (fanout=3)        1.120   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y124.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.G4    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y102.G3    net (fanout=11)       1.334   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y102.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y93.BY     net (fanout=1)        0.822   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y93.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.177ns (2.315ns logic, 4.862ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.439 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y99.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X107Y98.BX     net (fanout=2)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X107Y98.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.479ns logic, 0.333ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.047 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y99.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X113Y99.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X113Y99.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.403 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y115.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X107Y114.BX    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X107Y114.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.042 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y103.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X109Y103.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X109Y103.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y121.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X111Y120.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X111Y120.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.413 - 0.371)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y120.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X108Y121.BX    net (fanout=2)        0.347   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X108Y121.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.498ns logic, 0.347ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.008 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y123.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X111Y121.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X111Y121.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y95.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X113Y95.BX     net (fanout=6)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X113Y95.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.478ns logic, 0.346ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.413 - 0.371)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y120.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X108Y121.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X108Y121.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.556ns logic, 0.326ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.871 - 0.764)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y107.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    SLICE_X109Y102.BX    net (fanout=5)        0.530   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
    SLICE_X109Y102.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.458ns logic, 0.530ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.439 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y99.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X107Y98.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X107Y98.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.599ns logic, 0.345ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.048 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y108.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X109Y108.BX    net (fanout=2)        0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X109Y108.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.479ns logic, 0.419ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.403 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y115.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X107Y114.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X107Y114.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.599ns logic, 0.328ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.031 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y95.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X112Y93.BX     net (fanout=7)        0.386   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X112Y93.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.521ns logic, 0.386ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.008 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y123.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X111Y121.BY    net (fanout=2)        0.312   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X111Y121.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.599ns logic, 0.312ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.031 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y95.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X112Y93.BY     net (fanout=6)        0.390   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X112Y93.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.533ns logic, 0.390ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.048 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y108.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    SLICE_X109Y108.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<32>
    SLICE_X109Y108.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.018 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y92.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X113Y90.BY     net (fanout=6)        0.385   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X113Y90.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.541ns logic, 0.385ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.018 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y92.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X113Y90.BX     net (fanout=4)        0.468   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X113Y90.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.458ns logic, 0.468ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.046 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y103.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X107Y102.BY    net (fanout=1)        0.347   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X107Y102.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.599ns logic, 0.347ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y103.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y103.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X112Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X112Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X112Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X112Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X112Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X112Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X113Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X113Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X113Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X113Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.150ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.996ns (Levels of Logic = 0)
  Clock Path Skew:      -5.154ns (-1.424 - 3.730)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y56.SR      net (fanout=3)        1.039   ftop/clkN210/rstInD
    SLICE_X78Y56.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.957ns logic, 1.039ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.540ns (Levels of Logic = 0)
  Clock Path Skew:      -3.649ns (-0.665 - 2.984)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y56.SR      net (fanout=3)        0.831   ftop/clkN210/rstInD
    SLICE_X78Y56.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.709ns logic, 0.831ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y56.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y56.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y56.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40581 paths analyzed, 2938 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.328ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.990ns (Levels of Logic = 0)
  Clock Path Skew:      -5.174ns (-1.444 - 3.730)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X79Y56.SR      net (fanout=3)        1.033   ftop/clkN210/rstInD
    SLICE_X79Y56.CLK     Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.957ns logic, 1.033ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.522ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.360 - 0.385)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/adcCore_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.XQ      Tcko                  0.521   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X10Y32.G2      net (fanout=13)       0.641   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X10Y32.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X10Y32.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.F4       net (fanout=5)        0.054   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.G1       net (fanout=2)        0.709   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X4Y29.F3       net (fanout=5)        0.062   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.F1       net (fanout=17)       2.070   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<10>_SW0
    SLICE_X6Y35.SR       net (fanout=1)        1.573   ftop/iqadc/adcCore_reqF/N30
    SLICE_X6Y35.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<10>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     12.522ns (5.767ns logic, 6.755ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_36 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.453ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.360 - 0.378)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_36 to ftop/iqadc/adcCore_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.XQ       Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_36
    SLICE_X10Y32.G4      net (fanout=12)       0.598   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
    SLICE_X10Y32.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X10Y32.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.F4       net (fanout=5)        0.054   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.G1       net (fanout=2)        0.709   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X4Y29.F3       net (fanout=5)        0.062   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.F1       net (fanout=17)       2.070   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<10>_SW0
    SLICE_X6Y35.SR       net (fanout=1)        1.573   ftop/iqadc/adcCore_reqF/N30
    SLICE_X6Y35.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<10>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     12.453ns (5.741ns logic, 6.712ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_35 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.377ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.360 - 0.378)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_35 to ftop/iqadc/adcCore_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.YQ       Tcko                  0.524   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_35
    SLICE_X10Y32.G1      net (fanout=10)       0.493   ftop/iqadc/wci_wslv_reqF_D_OUT<35>
    SLICE_X10Y32.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X10Y32.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.F4       net (fanout=5)        0.054   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.G1       net (fanout=2)        0.709   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X4Y29.F3       net (fanout=5)        0.062   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.F1       net (fanout=17)       2.070   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<10>_SW0
    SLICE_X6Y35.SR       net (fanout=1)        1.573   ftop/iqadc/adcCore_reqF/N30
    SLICE_X6Y35.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<10>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     12.377ns (5.770ns logic, 6.607ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rSCL (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.243ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.613 - 0.598)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rSCL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y25.YQ      Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X103Y36.F2     net (fanout=2)        1.473   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X103Y36.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y12.G1      net (fanout=68)       3.940   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y12.Y       Tilo                  0.561   ftop/pwrk/i2cC_rOutEn_D_IN91
                                                       ftop/pwrk/WILL_FIRE_RL_i2cC_done_write11
    SLICE_X78Y24.G2      net (fanout=7)        0.662   ftop/pwrk/N80
    SLICE_X78Y24.Y       Tilo                  0.616   ftop/pwrk/i2cC_rState
                                                       ftop/pwrk/i2cC_rOutEn_EN1
    SLICE_X71Y0.CE       net (fanout=3)        2.954   ftop/pwrk/i2cC_rOutEn_EN
    SLICE_X71Y0.CLK      Tceck                 0.155   i2c_scl_OBUF
                                                       ftop/pwrk/i2cC_rSCL
    -------------------------------------------------  ---------------------------
    Total                                     12.243ns (3.214ns logic, 9.029ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.019ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.521 - 0.598)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y25.YQ      Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X103Y36.F2     net (fanout=2)        1.473   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X103Y36.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y18.G4      net (fanout=68)       3.839   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y18.Y       Tilo                  0.561   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X73Y25.G3      net (fanout=10)       0.553   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X73Y25.Y       Tilo                  0.561   ftop/pwrk/i2cC_fRequest/N8
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X75Y4.G4       net (fanout=1)        1.047   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X75Y4.COUT     Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X75Y8.CLK      Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     12.019ns (5.107ns logic, 6.912ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.889ns (Levels of Logic = 9)
  Clock Path Skew:      -0.074ns (0.524 - 0.598)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y25.YQ      Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X103Y36.F2     net (fanout=2)        1.473   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X103Y36.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y18.G4      net (fanout=68)       3.839   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y18.Y       Tilo                  0.561   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X73Y25.G3      net (fanout=10)       0.553   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X73Y25.Y       Tilo                  0.561   ftop/pwrk/i2cC_fRequest/N8
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X75Y4.G4       net (fanout=1)        1.047   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X75Y4.COUT     Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.CLK      Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<7>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_7
    -------------------------------------------------  ---------------------------
    Total                                     11.889ns (4.977ns logic, 6.912ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.844ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.521 - 0.598)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y25.YQ      Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X103Y36.F2     net (fanout=2)        1.473   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X103Y36.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y18.G4      net (fanout=68)       3.839   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y18.Y       Tilo                  0.561   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X73Y25.G3      net (fanout=10)       0.553   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X73Y25.Y       Tilo                  0.561   ftop/pwrk/i2cC_fRequest/N8
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X75Y4.G4       net (fanout=1)        1.047   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X75Y4.COUT     Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X75Y8.CLK      Tcinck                0.529   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_8
    -------------------------------------------------  ---------------------------
    Total                                     11.844ns (4.932ns logic, 6.912ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.759ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.524 - 0.598)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y25.YQ      Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X103Y36.F2     net (fanout=2)        1.473   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X103Y36.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y18.G4      net (fanout=68)       3.839   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y18.Y       Tilo                  0.561   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X73Y25.G3      net (fanout=10)       0.553   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X73Y25.Y       Tilo                  0.561   ftop/pwrk/i2cC_fRequest/N8
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X75Y4.G4       net (fanout=1)        1.047   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X75Y4.COUT     Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.CLK      Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<5>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_5
    -------------------------------------------------  ---------------------------
    Total                                     11.759ns (4.847ns logic, 6.912ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_6 (FF)
  Destination:          ftop/pwrk/i2cC_rSCL (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (0.613 - 0.726)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_6 to ftop/pwrk/i2cC_rSCL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y32.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_6
    SLICE_X103Y35.G3     net (fanout=2)        0.872   ftop/pwrk/i2cC_rPrescaler_Q_OUT<6>
    SLICE_X103Y35.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X103Y36.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X103Y36.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y12.G1      net (fanout=68)       3.940   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y12.Y       Tilo                  0.561   ftop/pwrk/i2cC_rOutEn_D_IN91
                                                       ftop/pwrk/WILL_FIRE_RL_i2cC_done_write11
    SLICE_X78Y24.G2      net (fanout=7)        0.662   ftop/pwrk/N80
    SLICE_X78Y24.Y       Tilo                  0.616   ftop/pwrk/i2cC_rState
                                                       ftop/pwrk/i2cC_rOutEn_EN1
    SLICE_X71Y0.CE       net (fanout=3)        2.954   ftop/pwrk/i2cC_rOutEn_EN
    SLICE_X71Y0.CLK      Tceck                 0.155   i2c_scl_OBUF
                                                       ftop/pwrk/i2cC_rSCL
    -------------------------------------------------  ---------------------------
    Total                                     11.680ns (3.252ns logic, 8.428ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.714ns (Levels of Logic = 9)
  Clock Path Skew:      -0.074ns (0.524 - 0.598)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y25.YQ      Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X103Y36.F2     net (fanout=2)        1.473   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X103Y36.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y18.G4      net (fanout=68)       3.839   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y18.Y       Tilo                  0.561   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X73Y25.G3      net (fanout=10)       0.553   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X73Y25.Y       Tilo                  0.561   ftop/pwrk/i2cC_fRequest/N8
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X75Y4.G4       net (fanout=1)        1.047   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X75Y4.COUT     Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.CLK      Tcinck                0.529   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_6
    -------------------------------------------------  ---------------------------
    Total                                     11.714ns (4.802ns logic, 6.912ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.694ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.614 - 0.706)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/adcCore_reqF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.XQ      Tcko                  0.521   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X10Y32.G2      net (fanout=13)       0.641   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X10Y32.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X10Y32.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.F4       net (fanout=5)        0.054   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.G1       net (fanout=2)        0.709   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X4Y29.F3       net (fanout=5)        0.062   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.G1       net (fanout=17)       2.075   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<0>_SW0
    SLICE_X2Y57.SR       net (fanout=1)        0.725   ftop/iqadc/adcCore_reqF/N32
    SLICE_X2Y57.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<0>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (5.782ns logic, 5.912ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.752ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.360 - 0.385)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/adcCore_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.XQ      Tcko                  0.521   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X10Y32.G2      net (fanout=13)       0.641   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X10Y32.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X10Y32.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X5Y29.F3       net (fanout=5)        0.675   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X5Y29.X        Tilo                  0.562   ftop/iqadc/N35
                                                       ftop/iqadc/adcCore_reqF_ENQ_SW1
    SLICE_X4Y29.F4       net (fanout=1)        0.035   ftop/iqadc/N35
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.F1       net (fanout=17)       2.070   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<10>_SW0
    SLICE_X6Y35.SR       net (fanout=1)        1.573   ftop/iqadc/adcCore_reqF/N30
    SLICE_X6Y35.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<10>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (5.112ns logic, 6.640ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_32 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.761ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.042 - 0.046)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_32 to ftop/iqadc/adcCore_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.XQ       Tcko                  0.521   ftop/iqadc/wci_wslv_reqF_D_OUT<32>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_32
    SLICE_X10Y32.F3      net (fanout=1)        0.531   ftop/iqadc/wci_wslv_reqF_D_OUT<32>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.F4       net (fanout=5)        0.054   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.G1       net (fanout=2)        0.709   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X4Y29.F3       net (fanout=5)        0.062   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.F1       net (fanout=17)       2.070   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<10>_SW0
    SLICE_X6Y35.SR       net (fanout=1)        1.573   ftop/iqadc/adcCore_reqF/N30
    SLICE_X6Y35.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<10>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     11.761ns (5.151ns logic, 6.610ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_10 (FF)
  Destination:          ftop/pwrk/i2cC_rSCL (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.613 - 0.735)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_10 to ftop/pwrk/i2cC_rSCL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y35.YQ     Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_10
    SLICE_X103Y35.F1     net (fanout=2)        0.717   ftop/pwrk/i2cC_rPrescaler_Q_OUT<10>
    SLICE_X103Y35.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X103Y36.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X103Y36.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y12.G1      net (fanout=68)       3.940   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y12.Y       Tilo                  0.561   ftop/pwrk/i2cC_rOutEn_D_IN91
                                                       ftop/pwrk/WILL_FIRE_RL_i2cC_done_write11
    SLICE_X78Y24.G2      net (fanout=7)        0.662   ftop/pwrk/N80
    SLICE_X78Y24.Y       Tilo                  0.616   ftop/pwrk/i2cC_rState
                                                       ftop/pwrk/i2cC_rOutEn_EN1
    SLICE_X71Y0.CE       net (fanout=3)        2.954   ftop/pwrk/i2cC_rOutEn_EN
    SLICE_X71Y0.CLK      Tceck                 0.155   i2c_scl_OBUF
                                                       ftop/pwrk/i2cC_rSCL
    -------------------------------------------------  ---------------------------
    Total                                     11.617ns (3.344ns logic, 8.273ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_36 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.625ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.614 - 0.699)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_36 to ftop/iqadc/adcCore_reqF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.XQ       Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_36
    SLICE_X10Y32.G4      net (fanout=12)       0.598   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
    SLICE_X10Y32.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X10Y32.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.F4       net (fanout=5)        0.054   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.G1       net (fanout=2)        0.709   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X4Y29.F3       net (fanout=5)        0.062   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.G1       net (fanout=17)       2.075   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<0>_SW0
    SLICE_X2Y57.SR       net (fanout=1)        0.725   ftop/iqadc/adcCore_reqF/N32
    SLICE_X2Y57.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<0>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.625ns (5.756ns logic, 5.869ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_33 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.681ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.360 - 0.385)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_33 to ftop/iqadc/adcCore_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.YQ      Tcko                  0.596   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_33
    SLICE_X10Y32.F1      net (fanout=1)        0.376   ftop/iqadc/wci_wslv_reqF_D_OUT<33>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.F4       net (fanout=5)        0.054   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X2Y32.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.G1       net (fanout=2)        0.709   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X4Y29.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X4Y29.F3       net (fanout=5)        0.062   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.F1       net (fanout=17)       2.070   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<10>_SW0
    SLICE_X6Y35.SR       net (fanout=1)        1.573   ftop/iqadc/adcCore_reqF/N30
    SLICE_X6Y35.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<10>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     11.681ns (5.226ns logic, 6.455ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_36 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.683ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.360 - 0.378)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_36 to ftop/iqadc/adcCore_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.XQ       Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_36
    SLICE_X10Y32.G4      net (fanout=12)       0.598   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
    SLICE_X10Y32.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X10Y32.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X10Y32.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X2Y32.G1       net (fanout=1)        0.792   ftop/iqadc/N321
    SLICE_X2Y32.Y        Tilo                  0.616   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X5Y29.F3       net (fanout=5)        0.675   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X5Y29.X        Tilo                  0.562   ftop/iqadc/N35
                                                       ftop/iqadc/adcCore_reqF_ENQ_SW1
    SLICE_X4Y29.F4       net (fanout=1)        0.035   ftop/iqadc/N35
    SLICE_X4Y29.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.G2       net (fanout=7)        0.819   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y37.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X2Y54.F1       net (fanout=17)       2.070   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X2Y54.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF/N30
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<10>_SW0
    SLICE_X6Y35.SR       net (fanout=1)        1.573   ftop/iqadc/adcCore_reqF/N30
    SLICE_X6Y35.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<10>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     11.683ns (5.086ns logic, 6.597ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.629ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.529 - 0.598)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y25.YQ      Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X103Y36.F2     net (fanout=2)        1.473   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X103Y36.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y18.G4      net (fanout=68)       3.839   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y18.Y       Tilo                  0.561   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X73Y25.G3      net (fanout=10)       0.553   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X73Y25.Y       Tilo                  0.561   ftop/pwrk/i2cC_fRequest/N8
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X75Y4.G4       net (fanout=1)        1.047   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X75Y4.COUT     Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CLK      Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<3>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_3
    -------------------------------------------------  ---------------------------
    Total                                     11.629ns (4.717ns logic, 6.912ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_6 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.456ns (Levels of Logic = 11)
  Clock Path Skew:      -0.205ns (0.521 - 0.726)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_6 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y32.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_6
    SLICE_X103Y35.G3     net (fanout=2)        0.872   ftop/pwrk/i2cC_rPrescaler_Q_OUT<6>
    SLICE_X103Y35.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X103Y36.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X103Y36.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X103Y37.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X103Y38.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X75Y18.G4      net (fanout=68)       3.839   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X75Y18.Y       Tilo                  0.561   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X73Y25.G3      net (fanout=10)       0.553   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X73Y25.Y       Tilo                  0.561   ftop/pwrk/i2cC_fRequest/N8
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X75Y4.G4       net (fanout=1)        1.047   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X75Y4.COUT     Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X75Y5.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X75Y8.CLK      Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     11.456ns (5.145ns logic, 6.311ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.457 - 0.366)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/sGEnqPtr_2 to ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/sGEnqPtr_2
    SLICE_X62Y167.G3     net (fanout=43)       0.355   ftop/gbe0/gmac/txF/sGEnqPtr<2>
    SLICE_X62Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/txF/_varindex0000<28>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.418ns logic, 0.355ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.457 - 0.366)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/sGEnqPtr_2 to ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/sGEnqPtr_2
    SLICE_X62Y167.G3     net (fanout=43)       0.355   ftop/gbe0/gmac/txF/sGEnqPtr<2>
    SLICE_X62Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/txF/_varindex0000<28>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.418ns logic, 0.355ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.448 - 0.358)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y75.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/rxF/dGDeqPtr1_3
    SLICE_X67Y75.BX      net (fanout=2)        0.315   ftop/gbe0/gmac/rxF/dGDeqPtr1<3>
    SLICE_X67Y75.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.358 - 0.253)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_0 to ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y36.YQ      Tcko                  0.419   ftop/pwrk/i2cC_fRequest/tail<0>
                                                       ftop/pwrk/i2cC_fRequest/tail_0
    SLICE_X72Y34.G1      net (fanout=29)       0.375   ftop/pwrk/i2cC_fRequest/tail<0>
    SLICE_X72Y34.CLK     Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.418ns logic, 0.375ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.358 - 0.253)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_0 to ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y36.YQ      Tcko                  0.419   ftop/pwrk/i2cC_fRequest/tail<0>
                                                       ftop/pwrk/i2cC_fRequest/tail_0
    SLICE_X72Y34.G1      net (fanout=29)       0.375   ftop/pwrk/i2cC_fRequest/tail<0>
    SLICE_X72Y34.CLK     Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.418ns logic, 0.375ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wci_wslv_nState_1 (FF)
  Destination:          ftop/iqadc/wci_wslv_cState_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.047 - 0.041)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wci_wslv_nState_1 to ftop/iqadc/wci_wslv_cState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.XQ      Tcko                  0.396   ftop/iqadc/wci_wslv_nState<1>
                                                       ftop/iqadc/wci_wslv_nState_1
    SLICE_X11Y32.BX      net (fanout=1)        0.287   ftop/iqadc/wci_wslv_nState<1>
    SLICE_X11Y32.CLK     Tckdi       (-Th)    -0.062   ftop/iqadc/wci_wslv_cState<1>
                                                       ftop/iqadc/wci_wslv_cState_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_3 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.057 - 0.053)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_3 to ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y37.XQ      Tcko                  0.396   ftop/pwrk/i2cC_fRequest/tail<3>
                                                       ftop/pwrk/i2cC_fRequest/tail_3
    SLICE_X72Y34.G4      net (fanout=29)       0.352   ftop/pwrk/i2cC_fRequest/tail<3>
    SLICE_X72Y34.CLK     Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.747ns (0.395ns logic, 0.352ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_3 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.057 - 0.053)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_3 to ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y37.XQ      Tcko                  0.396   ftop/pwrk/i2cC_fRequest/tail<3>
                                                       ftop/pwrk/i2cC_fRequest/tail_3
    SLICE_X72Y34.G4      net (fanout=29)       0.352   ftop/pwrk/i2cC_fRequest/tail<3>
    SLICE_X72Y34.CLK     Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.747ns (0.395ns logic, 0.352ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eReqF/data0_reg_5 (FF)
  Destination:          ftop/edcp/ecpReqF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.541 - 0.474)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eReqF/data0_reg_5 to ftop/edcp/ecpReqF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y111.YQ     Tcko                  0.419   ftop/gbe0_client_request_get<5>
                                                       ftop/gbe0/eReqF/data0_reg_5
    SLICE_X85Y111.BX     net (fanout=3)        0.336   ftop/gbe0_client_request_get<5>
    SLICE_X85Y111.CLK    Tckdi       (-Th)    -0.062   ftop/edcp/ecpReqF/data1_reg<5>
                                                       ftop/edcp/ecpReqF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.481ns logic, 0.336ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.413 - 0.368)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/sGEnqPtr_0 to ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/sGEnqPtr_0
    SLICE_X68Y167.G1     net (fanout=40)       0.379   ftop/gbe0/gmac/txF/sGEnqPtr<0>
    SLICE_X68Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.418ns logic, 0.379ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.413 - 0.368)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/sGEnqPtr_0 to ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/sGEnqPtr_0
    SLICE_X68Y167.G1     net (fanout=40)       0.379   ftop/gbe0/gmac/txF/sGEnqPtr<0>
    SLICE_X68Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.418ns logic, 0.379ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/D_OUT_15 (FF)
  Destination:          ftop/pwrk/i2cC_rAddress_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.048 - 0.041)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/D_OUT_15 to ftop/pwrk/i2cC_rAddress_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y28.XQ      Tcko                  0.417   ftop/pwrk/i2cC_fRequest_D_OUT<15>
                                                       ftop/pwrk/i2cC_fRequest/D_OUT_15
    SLICE_X71Y28.BX      net (fanout=1)        0.287   ftop/pwrk/i2cC_fRequest_D_OUT<15>
    SLICE_X71Y28.CLK     Tckdi       (-Th)    -0.062   ftop/pwrk/i2cC_rAddress<7>
                                                       ftop/pwrk/i2cC_rAddress_7
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/edcp/ecpRespF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/eRespF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.269 - 0.236)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/edcp/ecpRespF/data0_reg_5 to ftop/gbe0/eRespF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y134.YQ     Tcko                  0.419   ftop/edcp_server_response_get<5>
                                                       ftop/edcp/ecpRespF/data0_reg_5
    SLICE_X81Y135.BX     net (fanout=3)        0.315   ftop/edcp_server_response_get<5>
    SLICE_X81Y135.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/eRespF/data1_reg<5>
                                                       ftop/gbe0/eRespF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.481ns logic, 0.315ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_14 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_14 to ftop/gbe0/phyRst/rstSync/reset_hold_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y62.YQ     Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_14
    SLICE_X107Y62.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<14>
    SLICE_X107Y62.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_15
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_12 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_12 to ftop/gbe0/phyRst/rstSync/reset_hold_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y39.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_12
    SLICE_X99Y39.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<12>
    SLICE_X99Y39.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_13
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/D_OUT_1 (FF)
  Destination:          ftop/pwrk/i2cC_rWriteData_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.016 - 0.009)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/D_OUT_1 to ftop/pwrk/i2cC_rWriteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.XQ      Tcko                  0.417   ftop/pwrk/i2cC_fRequest_D_OUT<1>
                                                       ftop/pwrk/i2cC_fRequest/D_OUT_1
    SLICE_X69Y18.BX      net (fanout=1)        0.297   ftop/pwrk/i2cC_fRequest_D_OUT<1>
    SLICE_X69Y18.CLK     Tckdi       (-Th)    -0.062   ftop/pwrk/i2cC_rWriteData<1>
                                                       ftop/pwrk/i2cC_rWriteData_1
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.479ns logic, 0.297ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/edcp/ecpRespF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/eRespF/data1_reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.417 - 0.359)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/edcp/ecpRespF/data0_reg_31 to ftop/gbe0/eRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y149.YQ     Tcko                  0.419   ftop/edcp_server_response_get<31>
                                                       ftop/edcp/ecpRespF/data0_reg_31
    SLICE_X69Y148.BX     net (fanout=3)        0.346   ftop/edcp_server_response_get<31>
    SLICE_X69Y148.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/eRespF/data1_reg<31>
                                                       ftop/gbe0/eRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.481ns logic, 0.346ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eReqF/data0_reg_38 (FF)
  Destination:          ftop/edcp/ecpReqF/data1_reg_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.476 - 0.389)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eReqF/data0_reg_38 to ftop/edcp/ecpReqF/data1_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y106.YQ     Tcko                  0.419   ftop/gbe0_client_request_get<38>
                                                       ftop/gbe0/eReqF/data0_reg_38
    SLICE_X66Y107.BY     net (fanout=3)        0.311   ftop/gbe0_client_request_get<38>
    SLICE_X66Y107.CLK    Tckdi       (-Th)    -0.137   ftop/edcp/ecpReqF/data1_reg<39>
                                                       ftop/edcp/ecpReqF/data1_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.556ns logic, 0.311ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/dSyncReg1_1 to ftop/gbe0/gmac/rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y74.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/dSyncReg1_1
    SLICE_X64Y74.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/dSyncReg1<1>
    SLICE_X64Y74.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.304 - 0.260)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_17 to ftop/gbe0/gmac/txF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y147.YQ     Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<17>
                                                       ftop/gbe0/eRespF/data0_reg_17
    SLICE_X72Y150.BY     net (fanout=2)        0.537   ftop/gbe0/eRespF_D_OUT<17>
    SLICE_X72Y150.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<17>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.289ns logic, 0.537ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: adc_sclkdrv/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X12Y55.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: adc_sclkdrv/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X12Y55.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X58Y165.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X58Y165.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X58Y165.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X58Y165.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X14Y40.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X14Y40.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_3/SR
  Location pin: SLICE_X64Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_3/SR
  Location pin: SLICE_X64Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_2/SR
  Location pin: SLICE_X64Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_2/SR
  Location pin: SLICE_X64Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X70Y74.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X70Y74.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X70Y74.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X70Y74.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X66Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X66Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X68Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X68Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      7.164ns|            0|            0|            2|        40582|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.150ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     14.328ns|          N/A|            0|            0|        40581|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.681|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.928|         |    3.893|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   12.547|         |         |         |
sys0_clkp      |   12.547|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   12.547|         |         |         |
sys0_clkp      |   12.547|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 56765 paths, 0 nets, and 9542 connections

Design statistics:
   Minimum period:  14.328ns{1}   (Maximum frequency:  69.793MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep  3 14:34:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 518 MB



