// Seed: 4254849664
`define pp_9 0
module module_0 ();
  always @(posedge id_0[1] or posedge id_0);
  logic id_1;
endmodule
module module_1 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output supply1 id_5,
    output id_6,
    input id_7,
    output id_8
);
  always @(id_3) if (id_7) id_5[1] <= 1;
  logic id_9;
  type_13(
      1 & 1, id_1, 1, id_6, !id_7, 1
  );
endmodule
