
Projeto LCD 16x2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b98  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002c58  08002c58  00003c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cb8  08002cb8  0000409c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002cb8  08002cb8  00003cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002cc0  08002cc0  0000409c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cc0  08002cc0  00003cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002cc4  08002cc4  00003cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08002cc8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  2000009c  08002d64  0000409c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08002d64  00004270  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000409c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000712e  00000000  00000000  000040c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015c7  00000000  00000000  0000b1f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000808  00000000  00000000  0000c7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000620  00000000  00000000  0000cfc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013b1e  00000000  00000000  0000d5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000091a0  00000000  00000000  00021106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007a044  00000000  00000000  0002a2a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a42ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002168  00000000  00000000  000a4330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000a6498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000009c 	.word	0x2000009c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c40 	.word	0x08002c40

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000a0 	.word	0x200000a0
 8000104:	08002c40 	.word	0x08002c40

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4699      	mov	r9, r3
 800027a:	0c03      	lsrs	r3, r0, #16
 800027c:	469c      	mov	ip, r3
 800027e:	0413      	lsls	r3, r2, #16
 8000280:	4647      	mov	r7, r8
 8000282:	0c1b      	lsrs	r3, r3, #16
 8000284:	001d      	movs	r5, r3
 8000286:	000e      	movs	r6, r1
 8000288:	4661      	mov	r1, ip
 800028a:	0404      	lsls	r4, r0, #16
 800028c:	0c24      	lsrs	r4, r4, #16
 800028e:	b580      	push	{r7, lr}
 8000290:	0007      	movs	r7, r0
 8000292:	0c10      	lsrs	r0, r2, #16
 8000294:	434b      	muls	r3, r1
 8000296:	4365      	muls	r5, r4
 8000298:	4341      	muls	r1, r0
 800029a:	4360      	muls	r0, r4
 800029c:	0c2c      	lsrs	r4, r5, #16
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	1824      	adds	r4, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	42a3      	cmp	r3, r4
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	@ 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4356      	muls	r6, r2
 80002b6:	0c23      	lsrs	r3, r4, #16
 80002b8:	042d      	lsls	r5, r5, #16
 80002ba:	0c2d      	lsrs	r5, r5, #16
 80002bc:	1989      	adds	r1, r1, r6
 80002be:	4463      	add	r3, ip
 80002c0:	0424      	lsls	r4, r4, #16
 80002c2:	1960      	adds	r0, r4, r5
 80002c4:	18c9      	adds	r1, r1, r3
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			@ (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	d434      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000306:	469b      	mov	fp, r3
 8000308:	4653      	mov	r3, sl
 800030a:	465a      	mov	r2, fp
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83b      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e079      	b.n	8000416 <__udivmoddi4+0x146>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e076      	b.n	800041c <__udivmoddi4+0x14c>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e029      	b.n	800039c <__udivmoddi4+0xcc>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	469b      	mov	fp, r3
 8000374:	2320      	movs	r3, #32
 8000376:	1a9b      	subs	r3, r3, r2
 8000378:	4652      	mov	r2, sl
 800037a:	40da      	lsrs	r2, r3
 800037c:	4641      	mov	r1, r8
 800037e:	0013      	movs	r3, r2
 8000380:	464a      	mov	r2, r9
 8000382:	408a      	lsls	r2, r1
 8000384:	0017      	movs	r7, r2
 8000386:	4642      	mov	r2, r8
 8000388:	431f      	orrs	r7, r3
 800038a:	4653      	mov	r3, sl
 800038c:	4093      	lsls	r3, r2
 800038e:	001e      	movs	r6, r3
 8000390:	42af      	cmp	r7, r5
 8000392:	d9c3      	bls.n	800031c <__udivmoddi4+0x4c>
 8000394:	2200      	movs	r2, #0
 8000396:	2300      	movs	r3, #0
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	9301      	str	r3, [sp, #4]
 800039c:	4643      	mov	r3, r8
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0d8      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a2:	07fb      	lsls	r3, r7, #31
 80003a4:	0872      	lsrs	r2, r6, #1
 80003a6:	431a      	orrs	r2, r3
 80003a8:	4646      	mov	r6, r8
 80003aa:	087b      	lsrs	r3, r7, #1
 80003ac:	e00e      	b.n	80003cc <__udivmoddi4+0xfc>
 80003ae:	42ab      	cmp	r3, r5
 80003b0:	d101      	bne.n	80003b6 <__udivmoddi4+0xe6>
 80003b2:	42a2      	cmp	r2, r4
 80003b4:	d80c      	bhi.n	80003d0 <__udivmoddi4+0x100>
 80003b6:	1aa4      	subs	r4, r4, r2
 80003b8:	419d      	sbcs	r5, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2100      	movs	r1, #0
 80003c2:	3e01      	subs	r6, #1
 80003c4:	1824      	adds	r4, r4, r0
 80003c6:	414d      	adcs	r5, r1
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d006      	beq.n	80003da <__udivmoddi4+0x10a>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d9ee      	bls.n	80003ae <__udivmoddi4+0xde>
 80003d0:	3e01      	subs	r6, #1
 80003d2:	1924      	adds	r4, r4, r4
 80003d4:	416d      	adcs	r5, r5
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d1f8      	bne.n	80003cc <__udivmoddi4+0xfc>
 80003da:	9800      	ldr	r0, [sp, #0]
 80003dc:	9901      	ldr	r1, [sp, #4]
 80003de:	465b      	mov	r3, fp
 80003e0:	1900      	adds	r0, r0, r4
 80003e2:	4169      	adcs	r1, r5
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db24      	blt.n	8000432 <__udivmoddi4+0x162>
 80003e8:	002b      	movs	r3, r5
 80003ea:	465a      	mov	r2, fp
 80003ec:	4644      	mov	r4, r8
 80003ee:	40d3      	lsrs	r3, r2
 80003f0:	002a      	movs	r2, r5
 80003f2:	40e2      	lsrs	r2, r4
 80003f4:	001c      	movs	r4, r3
 80003f6:	465b      	mov	r3, fp
 80003f8:	0015      	movs	r5, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	db2a      	blt.n	8000454 <__udivmoddi4+0x184>
 80003fe:	0026      	movs	r6, r4
 8000400:	409e      	lsls	r6, r3
 8000402:	0033      	movs	r3, r6
 8000404:	0026      	movs	r6, r4
 8000406:	4647      	mov	r7, r8
 8000408:	40be      	lsls	r6, r7
 800040a:	0032      	movs	r2, r6
 800040c:	1a80      	subs	r0, r0, r2
 800040e:	4199      	sbcs	r1, r3
 8000410:	9000      	str	r0, [sp, #0]
 8000412:	9101      	str	r1, [sp, #4]
 8000414:	e79e      	b.n	8000354 <__udivmoddi4+0x84>
 8000416:	42a3      	cmp	r3, r4
 8000418:	d8bc      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800041a:	e782      	b.n	8000322 <__udivmoddi4+0x52>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	2100      	movs	r1, #0
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	2200      	movs	r2, #0
 8000426:	9100      	str	r1, [sp, #0]
 8000428:	9201      	str	r2, [sp, #4]
 800042a:	2201      	movs	r2, #1
 800042c:	40da      	lsrs	r2, r3
 800042e:	9201      	str	r2, [sp, #4]
 8000430:	e785      	b.n	800033e <__udivmoddi4+0x6e>
 8000432:	4642      	mov	r2, r8
 8000434:	2320      	movs	r3, #32
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	4646      	mov	r6, r8
 800043c:	409a      	lsls	r2, r3
 800043e:	0023      	movs	r3, r4
 8000440:	40f3      	lsrs	r3, r6
 8000442:	4644      	mov	r4, r8
 8000444:	4313      	orrs	r3, r2
 8000446:	002a      	movs	r2, r5
 8000448:	40e2      	lsrs	r2, r4
 800044a:	001c      	movs	r4, r3
 800044c:	465b      	mov	r3, fp
 800044e:	0015      	movs	r5, r2
 8000450:	2b00      	cmp	r3, #0
 8000452:	dad4      	bge.n	80003fe <__udivmoddi4+0x12e>
 8000454:	4642      	mov	r2, r8
 8000456:	002f      	movs	r7, r5
 8000458:	2320      	movs	r3, #32
 800045a:	0026      	movs	r6, r4
 800045c:	4097      	lsls	r7, r2
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	40de      	lsrs	r6, r3
 8000462:	003b      	movs	r3, r7
 8000464:	4333      	orrs	r3, r6
 8000466:	e7cd      	b.n	8000404 <__udivmoddi4+0x134>

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	@ (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c0:	f000 fc06 	bl	8000cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c4:	f000 f84c 	bl	8000560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c8:	f000 f8e2 	bl	8000690 <MX_GPIO_Init>
  MX_TIM6_Init();
 80004cc:	f000 f8a2 	bl	8000614 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80004d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000540 <main+0x84>)
 80004d2:	0018      	movs	r0, r3
 80004d4:	f001 fd10 	bl	8001ef8 <HAL_TIM_Base_Start_IT>
  HAL_Delay(DELAY_TIME);
 80004d8:	2014      	movs	r0, #20
 80004da:	f000 fc69 	bl	8000db0 <HAL_Delay>
  Initialize_LCD();
 80004de:	f000 f977 	bl	80007d0 <Initialize_LCD>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  Refresh();
 80004e2:	f000 fad7 	bl	8000a94 <Refresh>
	  strcpy(atualWord, words[count]);
 80004e6:	4b17      	ldr	r3, [pc, #92]	@ (8000544 <main+0x88>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	011a      	lsls	r2, r3, #4
 80004ec:	4b16      	ldr	r3, [pc, #88]	@ (8000548 <main+0x8c>)
 80004ee:	18d2      	adds	r2, r2, r3
 80004f0:	4b16      	ldr	r3, [pc, #88]	@ (800054c <main+0x90>)
 80004f2:	0011      	movs	r1, r2
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 ff55 	bl	80023a4 <strcpy>
	  Mensage(atualWord);
 80004fa:	4b14      	ldr	r3, [pc, #80]	@ (800054c <main+0x90>)
 80004fc:	0018      	movs	r0, r3
 80004fe:	f000 f988 	bl	8000812 <Mensage>
	  Control_LCD(0x80, 0);
 8000502:	2100      	movs	r1, #0
 8000504:	2080      	movs	r0, #128	@ 0x80
 8000506:	f000 f9a9 	bl	800085c <Control_LCD>

	  Control_LCD(0xC0, 0);
 800050a:	2100      	movs	r1, #0
 800050c:	20c0      	movs	r0, #192	@ 0xc0
 800050e:	f000 f9a5 	bl	800085c <Control_LCD>
	  Mensage("CONTAGEM: ");
 8000512:	4b0f      	ldr	r3, [pc, #60]	@ (8000550 <main+0x94>)
 8000514:	0018      	movs	r0, r3
 8000516:	f000 f97c 	bl	8000812 <Mensage>

	  Control_LCD(0xCA, 0);
 800051a:	2100      	movs	r1, #0
 800051c:	20ca      	movs	r0, #202	@ 0xca
 800051e:	f000 f99d 	bl	800085c <Control_LCD>
	  sprintf(buffer,"   %d  ", contagem);
 8000522:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <main+0x98>)
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	001a      	movs	r2, r3
 8000528:	490b      	ldr	r1, [pc, #44]	@ (8000558 <main+0x9c>)
 800052a:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <main+0xa0>)
 800052c:	0018      	movs	r0, r3
 800052e:	f001 fee3 	bl	80022f8 <siprintf>
	  Mensage(buffer);
 8000532:	4b0a      	ldr	r3, [pc, #40]	@ (800055c <main+0xa0>)
 8000534:	0018      	movs	r0, r3
 8000536:	f000 f96c 	bl	8000812 <Mensage>
	  Refresh();
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	e7d1      	b.n	80004e2 <main+0x26>
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	200000b8 	.word	0x200000b8
 8000544:	200000fa 	.word	0x200000fa
 8000548:	20000000 	.word	0x20000000
 800054c:	200000fc 	.word	0x200000fc
 8000550:	08002c58 	.word	0x08002c58
 8000554:	200000fb 	.word	0x200000fb
 8000558:	08002c64 	.word	0x08002c64
 800055c:	2000010c 	.word	0x2000010c

08000560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000560:	b590      	push	{r4, r7, lr}
 8000562:	b095      	sub	sp, #84	@ 0x54
 8000564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000566:	2418      	movs	r4, #24
 8000568:	193b      	adds	r3, r7, r4
 800056a:	0018      	movs	r0, r3
 800056c:	2338      	movs	r3, #56	@ 0x38
 800056e:	001a      	movs	r2, r3
 8000570:	2100      	movs	r1, #0
 8000572:	f001 fee3 	bl	800233c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	0018      	movs	r0, r3
 800057a:	2314      	movs	r3, #20
 800057c:	001a      	movs	r2, r3
 800057e:	2100      	movs	r1, #0
 8000580:	f001 fedc 	bl	800233c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000584:	4b21      	ldr	r3, [pc, #132]	@ (800060c <SystemClock_Config+0xac>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a21      	ldr	r2, [pc, #132]	@ (8000610 <SystemClock_Config+0xb0>)
 800058a:	401a      	ands	r2, r3
 800058c:	4b1f      	ldr	r3, [pc, #124]	@ (800060c <SystemClock_Config+0xac>)
 800058e:	2180      	movs	r1, #128	@ 0x80
 8000590:	0109      	lsls	r1, r1, #4
 8000592:	430a      	orrs	r2, r1
 8000594:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000596:	0021      	movs	r1, r4
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2202      	movs	r2, #2
 800059c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2201      	movs	r2, #1
 80005a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2210      	movs	r2, #16
 80005a8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2202      	movs	r2, #2
 80005ae:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2200      	movs	r2, #0
 80005ba:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2280      	movs	r2, #128	@ 0x80
 80005c0:	03d2      	lsls	r2, r2, #15
 80005c2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	0018      	movs	r0, r3
 80005c8:	f000 fea4 	bl	8001314 <HAL_RCC_OscConfig>
 80005cc:	1e03      	subs	r3, r0, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80005d0:	f000 fab8 	bl	8000b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	220f      	movs	r2, #15
 80005d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	2203      	movs	r2, #3
 80005de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	2280      	movs	r2, #128	@ 0x80
 80005e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2100      	movs	r1, #0
 80005f6:	0018      	movs	r0, r3
 80005f8:	f001 fa50 	bl	8001a9c <HAL_RCC_ClockConfig>
 80005fc:	1e03      	subs	r3, r0, #0
 80005fe:	d001      	beq.n	8000604 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000600:	f000 faa0 	bl	8000b44 <Error_Handler>
  }
}
 8000604:	46c0      	nop			@ (mov r8, r8)
 8000606:	46bd      	mov	sp, r7
 8000608:	b015      	add	sp, #84	@ 0x54
 800060a:	bd90      	pop	{r4, r7, pc}
 800060c:	40007000 	.word	0x40007000
 8000610:	ffffe7ff 	.word	0xffffe7ff

08000614 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061a:	003b      	movs	r3, r7
 800061c:	0018      	movs	r0, r3
 800061e:	2308      	movs	r3, #8
 8000620:	001a      	movs	r2, r3
 8000622:	2100      	movs	r1, #0
 8000624:	f001 fe8a 	bl	800233c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000628:	4b15      	ldr	r3, [pc, #84]	@ (8000680 <MX_TIM6_Init+0x6c>)
 800062a:	4a16      	ldr	r2, [pc, #88]	@ (8000684 <MX_TIM6_Init+0x70>)
 800062c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 12000-1;
 800062e:	4b14      	ldr	r3, [pc, #80]	@ (8000680 <MX_TIM6_Init+0x6c>)
 8000630:	4a15      	ldr	r2, [pc, #84]	@ (8000688 <MX_TIM6_Init+0x74>)
 8000632:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000634:	4b12      	ldr	r3, [pc, #72]	@ (8000680 <MX_TIM6_Init+0x6c>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800063a:	4b11      	ldr	r3, [pc, #68]	@ (8000680 <MX_TIM6_Init+0x6c>)
 800063c:	4a13      	ldr	r2, [pc, #76]	@ (800068c <MX_TIM6_Init+0x78>)
 800063e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000640:	4b0f      	ldr	r3, [pc, #60]	@ (8000680 <MX_TIM6_Init+0x6c>)
 8000642:	2280      	movs	r2, #128	@ 0x80
 8000644:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000646:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <MX_TIM6_Init+0x6c>)
 8000648:	0018      	movs	r0, r3
 800064a:	f001 fc15 	bl	8001e78 <HAL_TIM_Base_Init>
 800064e:	1e03      	subs	r3, r0, #0
 8000650:	d001      	beq.n	8000656 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000652:	f000 fa77 	bl	8000b44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000656:	003b      	movs	r3, r7
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800065c:	003b      	movs	r3, r7
 800065e:	2200      	movs	r2, #0
 8000660:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000662:	003a      	movs	r2, r7
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <MX_TIM6_Init+0x6c>)
 8000666:	0011      	movs	r1, r2
 8000668:	0018      	movs	r0, r3
 800066a:	f001 fded 	bl	8002248 <HAL_TIMEx_MasterConfigSynchronization>
 800066e:	1e03      	subs	r3, r0, #0
 8000670:	d001      	beq.n	8000676 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000672:	f000 fa67 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b002      	add	sp, #8
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	200000b8 	.word	0x200000b8
 8000684:	40001000 	.word	0x40001000
 8000688:	00002edf 	.word	0x00002edf
 800068c:	000003e7 	.word	0x000003e7

08000690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b089      	sub	sp, #36	@ 0x24
 8000694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000696:	240c      	movs	r4, #12
 8000698:	193b      	adds	r3, r7, r4
 800069a:	0018      	movs	r0, r3
 800069c:	2314      	movs	r3, #20
 800069e:	001a      	movs	r2, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	f001 fe4b 	bl	800233c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a6:	4b47      	ldr	r3, [pc, #284]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006aa:	4b46      	ldr	r3, [pc, #280]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006ac:	2104      	movs	r1, #4
 80006ae:	430a      	orrs	r2, r1
 80006b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006b2:	4b44      	ldr	r3, [pc, #272]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b6:	2204      	movs	r2, #4
 80006b8:	4013      	ands	r3, r2
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006be:	4b41      	ldr	r3, [pc, #260]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006c2:	4b40      	ldr	r3, [pc, #256]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006c4:	2102      	movs	r1, #2
 80006c6:	430a      	orrs	r2, r1
 80006c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006ca:	4b3e      	ldr	r3, [pc, #248]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ce:	2202      	movs	r2, #2
 80006d0:	4013      	ands	r3, r2
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	4b3b      	ldr	r3, [pc, #236]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006da:	4b3a      	ldr	r3, [pc, #232]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006dc:	2101      	movs	r1, #1
 80006de:	430a      	orrs	r2, r1
 80006e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006e2:	4b38      	ldr	r3, [pc, #224]	@ (80007c4 <MX_GPIO_Init+0x134>)
 80006e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006e6:	2201      	movs	r2, #1
 80006e8:	4013      	ands	r3, r2
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN_Pin|RW_Pin|DB1_Pin|RS_Pin, GPIO_PIN_RESET);
 80006ee:	23f0      	movs	r3, #240	@ 0xf0
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	4835      	ldr	r0, [pc, #212]	@ (80007c8 <MX_GPIO_Init+0x138>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	0019      	movs	r1, r3
 80006f8:	f000 fdef 	bl	80012da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB7_Pin|DB5_Pin|DB6_Pin
 80006fc:	238f      	movs	r3, #143	@ 0x8f
 80006fe:	00db      	lsls	r3, r3, #3
 8000700:	4832      	ldr	r0, [pc, #200]	@ (80007cc <MX_GPIO_Init+0x13c>)
 8000702:	2200      	movs	r2, #0
 8000704:	0019      	movs	r1, r3
 8000706:	f000 fde8 	bl	80012da <HAL_GPIO_WritePin>
                          |DB0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DB3_Pin|DB2_Pin, GPIO_PIN_RESET);
 800070a:	23c0      	movs	r3, #192	@ 0xc0
 800070c:	0099      	lsls	r1, r3, #2
 800070e:	23a0      	movs	r3, #160	@ 0xa0
 8000710:	05db      	lsls	r3, r3, #23
 8000712:	2200      	movs	r2, #0
 8000714:	0018      	movs	r0, r3
 8000716:	f000 fde0 	bl	80012da <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN_Pin RW_Pin DB1_Pin RS_Pin */
  GPIO_InitStruct.Pin = EN_Pin|RW_Pin|DB1_Pin|RS_Pin;
 800071a:	193b      	adds	r3, r7, r4
 800071c:	22f0      	movs	r2, #240	@ 0xf0
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000722:	193b      	adds	r3, r7, r4
 8000724:	2201      	movs	r2, #1
 8000726:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	193b      	adds	r3, r7, r4
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800072e:	193b      	adds	r3, r7, r4
 8000730:	2203      	movs	r2, #3
 8000732:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000734:	193b      	adds	r3, r7, r4
 8000736:	4a24      	ldr	r2, [pc, #144]	@ (80007c8 <MX_GPIO_Init+0x138>)
 8000738:	0019      	movs	r1, r3
 800073a:	0010      	movs	r0, r2
 800073c:	f000 fc3a 	bl	8000fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB4_Pin DB7_Pin DB5_Pin DB6_Pin
                           DB0_Pin */
  GPIO_InitStruct.Pin = DB4_Pin|DB7_Pin|DB5_Pin|DB6_Pin
 8000740:	0021      	movs	r1, r4
 8000742:	187b      	adds	r3, r7, r1
 8000744:	228f      	movs	r2, #143	@ 0x8f
 8000746:	00d2      	lsls	r2, r2, #3
 8000748:	601a      	str	r2, [r3, #0]
                          |DB0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074a:	000c      	movs	r4, r1
 800074c:	193b      	adds	r3, r7, r4
 800074e:	2201      	movs	r2, #1
 8000750:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000752:	193b      	adds	r3, r7, r4
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000758:	193b      	adds	r3, r7, r4
 800075a:	2203      	movs	r2, #3
 800075c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075e:	193b      	adds	r3, r7, r4
 8000760:	4a1a      	ldr	r2, [pc, #104]	@ (80007cc <MX_GPIO_Init+0x13c>)
 8000762:	0019      	movs	r1, r3
 8000764:	0010      	movs	r0, r2
 8000766:	f000 fc25 	bl	8000fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB3_Pin DB2_Pin */
  GPIO_InitStruct.Pin = DB3_Pin|DB2_Pin;
 800076a:	0021      	movs	r1, r4
 800076c:	187b      	adds	r3, r7, r1
 800076e:	22c0      	movs	r2, #192	@ 0xc0
 8000770:	0092      	lsls	r2, r2, #2
 8000772:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000774:	000c      	movs	r4, r1
 8000776:	193b      	adds	r3, r7, r4
 8000778:	2201      	movs	r2, #1
 800077a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	193b      	adds	r3, r7, r4
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000782:	193b      	adds	r3, r7, r4
 8000784:	2203      	movs	r2, #3
 8000786:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000788:	193a      	adds	r2, r7, r4
 800078a:	23a0      	movs	r3, #160	@ 0xa0
 800078c:	05db      	lsls	r3, r3, #23
 800078e:	0011      	movs	r1, r2
 8000790:	0018      	movs	r0, r3
 8000792:	f000 fc0f 	bl	8000fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_TWIST_Pin */
  GPIO_InitStruct.Pin = BTN_TWIST_Pin;
 8000796:	0021      	movs	r1, r4
 8000798:	187b      	adds	r3, r7, r1
 800079a:	2280      	movs	r2, #128	@ 0x80
 800079c:	0152      	lsls	r2, r2, #5
 800079e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2200      	movs	r2, #0
 80007a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2201      	movs	r2, #1
 80007aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_TWIST_GPIO_Port, &GPIO_InitStruct);
 80007ac:	187a      	adds	r2, r7, r1
 80007ae:	23a0      	movs	r3, #160	@ 0xa0
 80007b0:	05db      	lsls	r3, r3, #23
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f000 fbfd 	bl	8000fb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	46bd      	mov	sp, r7
 80007be:	b009      	add	sp, #36	@ 0x24
 80007c0:	bd90      	pop	{r4, r7, pc}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	40021000 	.word	0x40021000
 80007c8:	50000800 	.word	0x50000800
 80007cc:	50000400 	.word	0x50000400

080007d0 <Initialize_LCD>:

/* USER CODE BEGIN 4 */

// Inicializador
void Initialize_LCD(void){
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
    /* Inicialização dos caracteres resolução 5x8 */
    Control_LCD(0x30, 0);
 80007d4:	2100      	movs	r1, #0
 80007d6:	2030      	movs	r0, #48	@ 0x30
 80007d8:	f000 f840 	bl	800085c <Control_LCD>
    Control_LCD(0x30, 0);
 80007dc:	2100      	movs	r1, #0
 80007de:	2030      	movs	r0, #48	@ 0x30
 80007e0:	f000 f83c 	bl	800085c <Control_LCD>
    Control_LCD(0x30, 0);
 80007e4:	2100      	movs	r1, #0
 80007e6:	2030      	movs	r0, #48	@ 0x30
 80007e8:	f000 f838 	bl	800085c <Control_LCD>

    /*Comunicação de 8bits disp de 2 ou mais linhas*/
    Control_LCD(0x38, 0);
 80007ec:	2100      	movs	r1, #0
 80007ee:	2038      	movs	r0, #56	@ 0x38
 80007f0:	f000 f834 	bl	800085c <Control_LCD>

    Control_LCD(0x0F, 0); // Liga o cursor no modo piscante
 80007f4:	2100      	movs	r1, #0
 80007f6:	200f      	movs	r0, #15
 80007f8:	f000 f830 	bl	800085c <Control_LCD>
    Control_LCD(0x06, 0); // Desloca o cursor para a direita quando um caracter é inserido
 80007fc:	2100      	movs	r1, #0
 80007fe:	2006      	movs	r0, #6
 8000800:	f000 f82c 	bl	800085c <Control_LCD>
    Control_LCD(0x01, 0); // Limpa a tela do display e desloca o cursor
 8000804:	2100      	movs	r1, #0
 8000806:	2001      	movs	r0, #1
 8000808:	f000 f828 	bl	800085c <Control_LCD>
}
 800080c:	46c0      	nop			@ (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <Mensage>:


// Para mensagens
void Mensage(char *atual_string){
 8000812:	b580      	push	{r7, lr}
 8000814:	b084      	sub	sp, #16
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
    for (int i = 0; atual_string[i] != '\0'; i++){
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e010      	b.n	8000842 <Mensage+0x30>
    	if (atual_string[i] == '\0') break;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	18d3      	adds	r3, r2, r3
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d011      	beq.n	8000850 <Mensage+0x3e>
		Control_LCD(atual_string[i], 1);
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	18d3      	adds	r3, r2, r3
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2101      	movs	r1, #1
 8000836:	0018      	movs	r0, r3
 8000838:	f000 f810 	bl	800085c <Control_LCD>
    for (int i = 0; atual_string[i] != '\0'; i++){
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	3301      	adds	r3, #1
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	18d3      	adds	r3, r2, r3
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d1e8      	bne.n	8000820 <Mensage+0xe>
    }
}
 800084e:	e000      	b.n	8000852 <Mensage+0x40>
    	if (atual_string[i] == '\0') break;
 8000850:	46c0      	nop			@ (mov r8, r8)
}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	b004      	add	sp, #16
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <Control_LCD>:

// Controle do LCD
void Control_LCD(unsigned data, unsigned gate) {
 800085c:	b590      	push	{r4, r7, lr}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	6039      	str	r1, [r7, #0]
    datap port;

    // Filtro de informação
    port.P0 = (data >> 0) & 1;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	1c1a      	adds	r2, r3, #0
 800086a:	2301      	movs	r3, #1
 800086c:	4013      	ands	r3, r2
 800086e:	b2da      	uxtb	r2, r3
 8000870:	240c      	movs	r4, #12
 8000872:	193b      	adds	r3, r7, r4
 8000874:	2101      	movs	r1, #1
 8000876:	400a      	ands	r2, r1
 8000878:	0010      	movs	r0, r2
 800087a:	781a      	ldrb	r2, [r3, #0]
 800087c:	2101      	movs	r1, #1
 800087e:	438a      	bics	r2, r1
 8000880:	1c11      	adds	r1, r2, #0
 8000882:	1c02      	adds	r2, r0, #0
 8000884:	430a      	orrs	r2, r1
 8000886:	701a      	strb	r2, [r3, #0]
    port.P1 = (data >> 1) & 1;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	085b      	lsrs	r3, r3, #1
 800088c:	1c1a      	adds	r2, r3, #0
 800088e:	2301      	movs	r3, #1
 8000890:	4013      	ands	r3, r2
 8000892:	b2da      	uxtb	r2, r3
 8000894:	193b      	adds	r3, r7, r4
 8000896:	2101      	movs	r1, #1
 8000898:	400a      	ands	r2, r1
 800089a:	1890      	adds	r0, r2, r2
 800089c:	781a      	ldrb	r2, [r3, #0]
 800089e:	2102      	movs	r1, #2
 80008a0:	438a      	bics	r2, r1
 80008a2:	1c11      	adds	r1, r2, #0
 80008a4:	1c02      	adds	r2, r0, #0
 80008a6:	430a      	orrs	r2, r1
 80008a8:	701a      	strb	r2, [r3, #0]
    port.P2 = (data >> 2) & 1;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	089b      	lsrs	r3, r3, #2
 80008ae:	1c1a      	adds	r2, r3, #0
 80008b0:	2301      	movs	r3, #1
 80008b2:	4013      	ands	r3, r2
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	193b      	adds	r3, r7, r4
 80008b8:	2101      	movs	r1, #1
 80008ba:	400a      	ands	r2, r1
 80008bc:	0090      	lsls	r0, r2, #2
 80008be:	781a      	ldrb	r2, [r3, #0]
 80008c0:	2104      	movs	r1, #4
 80008c2:	438a      	bics	r2, r1
 80008c4:	1c11      	adds	r1, r2, #0
 80008c6:	1c02      	adds	r2, r0, #0
 80008c8:	430a      	orrs	r2, r1
 80008ca:	701a      	strb	r2, [r3, #0]
    port.P3 = (data >> 3) & 1;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	08db      	lsrs	r3, r3, #3
 80008d0:	1c1a      	adds	r2, r3, #0
 80008d2:	2301      	movs	r3, #1
 80008d4:	4013      	ands	r3, r2
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	2101      	movs	r1, #1
 80008dc:	400a      	ands	r2, r1
 80008de:	00d0      	lsls	r0, r2, #3
 80008e0:	781a      	ldrb	r2, [r3, #0]
 80008e2:	2108      	movs	r1, #8
 80008e4:	438a      	bics	r2, r1
 80008e6:	1c11      	adds	r1, r2, #0
 80008e8:	1c02      	adds	r2, r0, #0
 80008ea:	430a      	orrs	r2, r1
 80008ec:	701a      	strb	r2, [r3, #0]
    port.P4 = (data >> 4) & 1;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	091b      	lsrs	r3, r3, #4
 80008f2:	1c1a      	adds	r2, r3, #0
 80008f4:	2301      	movs	r3, #1
 80008f6:	4013      	ands	r3, r2
 80008f8:	b2da      	uxtb	r2, r3
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	2101      	movs	r1, #1
 80008fe:	400a      	ands	r2, r1
 8000900:	0110      	lsls	r0, r2, #4
 8000902:	781a      	ldrb	r2, [r3, #0]
 8000904:	2110      	movs	r1, #16
 8000906:	438a      	bics	r2, r1
 8000908:	1c11      	adds	r1, r2, #0
 800090a:	1c02      	adds	r2, r0, #0
 800090c:	430a      	orrs	r2, r1
 800090e:	701a      	strb	r2, [r3, #0]
    port.P5 = (data >> 5) & 1;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	095b      	lsrs	r3, r3, #5
 8000914:	1c1a      	adds	r2, r3, #0
 8000916:	2301      	movs	r3, #1
 8000918:	4013      	ands	r3, r2
 800091a:	b2da      	uxtb	r2, r3
 800091c:	193b      	adds	r3, r7, r4
 800091e:	2101      	movs	r1, #1
 8000920:	400a      	ands	r2, r1
 8000922:	0150      	lsls	r0, r2, #5
 8000924:	781a      	ldrb	r2, [r3, #0]
 8000926:	2120      	movs	r1, #32
 8000928:	438a      	bics	r2, r1
 800092a:	1c11      	adds	r1, r2, #0
 800092c:	1c02      	adds	r2, r0, #0
 800092e:	430a      	orrs	r2, r1
 8000930:	701a      	strb	r2, [r3, #0]
    port.P6 = (data >> 6) & 1;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	099b      	lsrs	r3, r3, #6
 8000936:	1c1a      	adds	r2, r3, #0
 8000938:	2301      	movs	r3, #1
 800093a:	4013      	ands	r3, r2
 800093c:	b2da      	uxtb	r2, r3
 800093e:	193b      	adds	r3, r7, r4
 8000940:	2101      	movs	r1, #1
 8000942:	400a      	ands	r2, r1
 8000944:	0190      	lsls	r0, r2, #6
 8000946:	781a      	ldrb	r2, [r3, #0]
 8000948:	2140      	movs	r1, #64	@ 0x40
 800094a:	438a      	bics	r2, r1
 800094c:	1c11      	adds	r1, r2, #0
 800094e:	1c02      	adds	r2, r0, #0
 8000950:	430a      	orrs	r2, r1
 8000952:	701a      	strb	r2, [r3, #0]
    port.P7 = (data >> 7) & 1;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	09db      	lsrs	r3, r3, #7
 8000958:	1c1a      	adds	r2, r3, #0
 800095a:	2301      	movs	r3, #1
 800095c:	4013      	ands	r3, r2
 800095e:	b2da      	uxtb	r2, r3
 8000960:	193b      	adds	r3, r7, r4
 8000962:	01d0      	lsls	r0, r2, #7
 8000964:	781a      	ldrb	r2, [r3, #0]
 8000966:	217f      	movs	r1, #127	@ 0x7f
 8000968:	400a      	ands	r2, r1
 800096a:	1c11      	adds	r1, r2, #0
 800096c:	1c02      	adds	r2, r0, #0
 800096e:	430a      	orrs	r2, r1
 8000970:	701a      	strb	r2, [r3, #0]

    if (gate) {
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d007      	beq.n	8000988 <Control_LCD+0x12c>
        HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_SET);
 8000978:	2380      	movs	r3, #128	@ 0x80
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	4843      	ldr	r0, [pc, #268]	@ (8000a8c <Control_LCD+0x230>)
 800097e:	2201      	movs	r2, #1
 8000980:	0019      	movs	r1, r3
 8000982:	f000 fcaa 	bl	80012da <HAL_GPIO_WritePin>
 8000986:	e006      	b.n	8000996 <Control_LCD+0x13a>
    } else {
        HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,GPIO_PIN_RESET);
 8000988:	2380      	movs	r3, #128	@ 0x80
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	483f      	ldr	r0, [pc, #252]	@ (8000a8c <Control_LCD+0x230>)
 800098e:	2200      	movs	r2, #0
 8000990:	0019      	movs	r1, r3
 8000992:	f000 fca2 	bl	80012da <HAL_GPIO_WritePin>
    }

    HAL_GPIO_WritePin(RW_GPIO_Port, RW_Pin,GPIO_PIN_RESET);
 8000996:	4b3d      	ldr	r3, [pc, #244]	@ (8000a8c <Control_LCD+0x230>)
 8000998:	2200      	movs	r2, #0
 800099a:	2140      	movs	r1, #64	@ 0x40
 800099c:	0018      	movs	r0, r3
 800099e:	f000 fc9c 	bl	80012da <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, port.P0);
 80009a2:	240c      	movs	r4, #12
 80009a4:	193b      	adds	r3, r7, r4
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	07db      	lsls	r3, r3, #31
 80009aa:	0fdb      	lsrs	r3, r3, #31
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	001a      	movs	r2, r3
 80009b0:	4b37      	ldr	r3, [pc, #220]	@ (8000a90 <Control_LCD+0x234>)
 80009b2:	2140      	movs	r1, #64	@ 0x40
 80009b4:	0018      	movs	r0, r3
 80009b6:	f000 fc90 	bl	80012da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, port.P1);
 80009ba:	193b      	adds	r3, r7, r4
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	079b      	lsls	r3, r3, #30
 80009c0:	0fdb      	lsrs	r3, r3, #31
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	001a      	movs	r2, r3
 80009c6:	4b31      	ldr	r3, [pc, #196]	@ (8000a8c <Control_LCD+0x230>)
 80009c8:	2180      	movs	r1, #128	@ 0x80
 80009ca:	0018      	movs	r0, r3
 80009cc:	f000 fc85 	bl	80012da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, port.P2);
 80009d0:	193b      	adds	r3, r7, r4
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	075b      	lsls	r3, r3, #29
 80009d6:	0fdb      	lsrs	r3, r3, #31
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	001a      	movs	r2, r3
 80009dc:	2380      	movs	r3, #128	@ 0x80
 80009de:	0099      	lsls	r1, r3, #2
 80009e0:	23a0      	movs	r3, #160	@ 0xa0
 80009e2:	05db      	lsls	r3, r3, #23
 80009e4:	0018      	movs	r0, r3
 80009e6:	f000 fc78 	bl	80012da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DB3_GPIO_Port, DB3_Pin, port.P3);
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	071b      	lsls	r3, r3, #28
 80009f0:	0fdb      	lsrs	r3, r3, #31
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	001a      	movs	r2, r3
 80009f6:	2380      	movs	r3, #128	@ 0x80
 80009f8:	0059      	lsls	r1, r3, #1
 80009fa:	23a0      	movs	r3, #160	@ 0xa0
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	0018      	movs	r0, r3
 8000a00:	f000 fc6b 	bl	80012da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DB4_GPIO_Port, DB4_Pin, port.P4);
 8000a04:	193b      	adds	r3, r7, r4
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	06db      	lsls	r3, r3, #27
 8000a0a:	0fdb      	lsrs	r3, r3, #31
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	001a      	movs	r2, r3
 8000a10:	2380      	movs	r3, #128	@ 0x80
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	481e      	ldr	r0, [pc, #120]	@ (8000a90 <Control_LCD+0x234>)
 8000a16:	0019      	movs	r1, r3
 8000a18:	f000 fc5f 	bl	80012da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DB5_GPIO_Port, DB5_Pin, port.P5);
 8000a1c:	193b      	adds	r3, r7, r4
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	069b      	lsls	r3, r3, #26
 8000a22:	0fdb      	lsrs	r3, r3, #31
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	001a      	movs	r2, r3
 8000a28:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <Control_LCD+0x234>)
 8000a2a:	2110      	movs	r1, #16
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f000 fc54 	bl	80012da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DB6_GPIO_Port, DB6_Pin, port.P6);
 8000a32:	193b      	adds	r3, r7, r4
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	065b      	lsls	r3, r3, #25
 8000a38:	0fdb      	lsrs	r3, r3, #31
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <Control_LCD+0x234>)
 8000a40:	2120      	movs	r1, #32
 8000a42:	0018      	movs	r0, r3
 8000a44:	f000 fc49 	bl	80012da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DB7_GPIO_Port, DB7_Pin, port.P7);
 8000a48:	193b      	adds	r3, r7, r4
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	061b      	lsls	r3, r3, #24
 8000a4e:	0fdb      	lsrs	r3, r3, #31
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	001a      	movs	r2, r3
 8000a54:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <Control_LCD+0x234>)
 8000a56:	2108      	movs	r1, #8
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f000 fc3e 	bl	80012da <HAL_GPIO_WritePin>

    HAL_Delay(1);
 8000a5e:	2001      	movs	r0, #1
 8000a60:	f000 f9a6 	bl	8000db0 <HAL_Delay>
    HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 8000a64:	4b09      	ldr	r3, [pc, #36]	@ (8000a8c <Control_LCD+0x230>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	2120      	movs	r1, #32
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f000 fc35 	bl	80012da <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000a70:	2001      	movs	r0, #1
 8000a72:	f000 f99d 	bl	8000db0 <HAL_Delay>
    HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8000a76:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <Control_LCD+0x230>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	2120      	movs	r1, #32
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f000 fc2c 	bl	80012da <HAL_GPIO_WritePin>
}
 8000a82:	46c0      	nop			@ (mov r8, r8)
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b005      	add	sp, #20
 8000a88:	bd90      	pop	{r4, r7, pc}
 8000a8a:	46c0      	nop			@ (mov r8, r8)
 8000a8c:	50000800 	.word	0x50000800
 8000a90:	50000400 	.word	0x50000400

08000a94 <Refresh>:

void Refresh(void){
 8000a94:	b590      	push	{r4, r7, lr}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
	uint8_t btwist = HAL_GPIO_ReadPin(BTN_TWIST_GPIO_Port, BTN_TWIST_Pin);
 8000a9a:	1dfc      	adds	r4, r7, #7
 8000a9c:	2380      	movs	r3, #128	@ 0x80
 8000a9e:	015a      	lsls	r2, r3, #5
 8000aa0:	23a0      	movs	r3, #160	@ 0xa0
 8000aa2:	05db      	lsls	r3, r3, #23
 8000aa4:	0011      	movs	r1, r2
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f000 fbfa 	bl	80012a0 <HAL_GPIO_ReadPin>
 8000aac:	0003      	movs	r3, r0
 8000aae:	7023      	strb	r3, [r4, #0]

	if (!btwist){
 8000ab0:	1dfb      	adds	r3, r7, #7
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d122      	bne.n	8000afe <Refresh+0x6a>
		bouncingTime = HAL_GetTick();
 8000ab8:	f000 f970 	bl	8000d9c <HAL_GetTick>
 8000abc:	0003      	movs	r3, r0
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <Refresh+0x74>)
 8000ac2:	701a      	strb	r2, [r3, #0]
		if ((bouncingTime - brefBoucingTime ) < DELAY_TIME){
 8000ac4:	4b10      	ldr	r3, [pc, #64]	@ (8000b08 <Refresh+0x74>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	001a      	movs	r2, r3
 8000aca:	4b10      	ldr	r3, [pc, #64]	@ (8000b0c <Refresh+0x78>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	2b13      	cmp	r3, #19
 8000ad2:	dc09      	bgt.n	8000ae8 <Refresh+0x54>
			count++;
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <Refresh+0x7c>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <Refresh+0x7c>)
 8000ade:	701a      	strb	r2, [r3, #0]
		    Control_LCD(0x01, 0);
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	2001      	movs	r0, #1
 8000ae4:	f7ff feba 	bl	800085c <Control_LCD>
		}

		brefBoucingTime = bouncingTime;
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <Refresh+0x74>)
 8000aea:	781a      	ldrb	r2, [r3, #0]
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <Refresh+0x78>)
 8000aee:	701a      	strb	r2, [r3, #0]
		if (count >= 4) count = 0;
 8000af0:	4b07      	ldr	r3, [pc, #28]	@ (8000b10 <Refresh+0x7c>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b03      	cmp	r3, #3
 8000af6:	d902      	bls.n	8000afe <Refresh+0x6a>
 8000af8:	4b05      	ldr	r3, [pc, #20]	@ (8000b10 <Refresh+0x7c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]

	}
}
 8000afe:	46c0      	nop			@ (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b003      	add	sp, #12
 8000b04:	bd90      	pop	{r4, r7, pc}
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	200000f8 	.word	0x200000f8
 8000b0c:	200000f9 	.word	0x200000f9
 8000b10:	200000fa 	.word	0x200000fa

08000b14 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
	contagem++;
 8000b1c:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	3301      	adds	r3, #1
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b26:	701a      	strb	r2, [r3, #0]
	if (contagem >= 100) contagem = 0;
 8000b28:	4b05      	ldr	r3, [pc, #20]	@ (8000b40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b63      	cmp	r3, #99	@ 0x63
 8000b2e:	d902      	bls.n	8000b36 <HAL_TIM_PeriodElapsedCallback+0x22>
 8000b30:	4b03      	ldr	r3, [pc, #12]	@ (8000b40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
}
 8000b36:	46c0      	nop			@ (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b002      	add	sp, #8
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			@ (mov r8, r8)
 8000b40:	200000fb 	.word	0x200000fb

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b48:	46c0      	nop			@ (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b54:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <HAL_MspInit+0x24>)
 8000b56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b58:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <HAL_MspInit+0x24>)
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b60:	4b04      	ldr	r3, [pc, #16]	@ (8000b74 <HAL_MspInit+0x24>)
 8000b62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b64:	4b03      	ldr	r3, [pc, #12]	@ (8000b74 <HAL_MspInit+0x24>)
 8000b66:	2180      	movs	r1, #128	@ 0x80
 8000b68:	0549      	lsls	r1, r1, #21
 8000b6a:	430a      	orrs	r2, r1
 8000b6c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40021000 	.word	0x40021000

08000b78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb0 <HAL_TIM_Base_MspInit+0x38>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d10d      	bne.n	8000ba6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000b8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b8e:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000b90:	2110      	movs	r1, #16
 8000b92:	430a      	orrs	r2, r1
 8000b94:	639a      	str	r2, [r3, #56]	@ 0x38
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2100      	movs	r1, #0
 8000b9a:	2011      	movs	r0, #17
 8000b9c:	f000 f9d8 	bl	8000f50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ba0:	2011      	movs	r0, #17
 8000ba2:	f000 f9ea 	bl	8000f7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	b002      	add	sp, #8
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	46c0      	nop			@ (mov r8, r8)
 8000bb0:	40001000 	.word	0x40001000
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bbc:	46c0      	nop			@ (mov r8, r8)
 8000bbe:	e7fd      	b.n	8000bbc <NMI_Handler+0x4>

08000bc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	e7fd      	b.n	8000bc4 <HardFault_Handler+0x4>

08000bc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bcc:	46c0      	nop			@ (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd6:	46c0      	nop			@ (mov r8, r8)
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be0:	f000 f8ca 	bl	8000d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be4:	46c0      	nop			@ (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bf0:	4b03      	ldr	r3, [pc, #12]	@ (8000c00 <TIM6_DAC_IRQHandler+0x14>)
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f001 f9cc 	bl	8001f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bf8:	46c0      	nop			@ (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			@ (mov r8, r8)
 8000c00:	200000b8 	.word	0x200000b8

08000c04 <_sbrk>:
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	4a14      	ldr	r2, [pc, #80]	@ (8000c60 <_sbrk+0x5c>)
 8000c0e:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <_sbrk+0x60>)
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	613b      	str	r3, [r7, #16]
 8000c18:	4b13      	ldr	r3, [pc, #76]	@ (8000c68 <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <_sbrk+0x22>
 8000c20:	4b11      	ldr	r3, [pc, #68]	@ (8000c68 <_sbrk+0x64>)
 8000c22:	4a12      	ldr	r2, [pc, #72]	@ (8000c6c <_sbrk+0x68>)
 8000c24:	601a      	str	r2, [r3, #0]
 8000c26:	4b10      	ldr	r3, [pc, #64]	@ (8000c68 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	18d3      	adds	r3, r2, r3
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d207      	bcs.n	8000c44 <_sbrk+0x40>
 8000c34:	f001 fb8a 	bl	800234c <__errno>
 8000c38:	0003      	movs	r3, r0
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	2301      	movs	r3, #1
 8000c40:	425b      	negs	r3, r3
 8000c42:	e009      	b.n	8000c58 <_sbrk+0x54>
 8000c44:	4b08      	ldr	r3, [pc, #32]	@ (8000c68 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	4b07      	ldr	r3, [pc, #28]	@ (8000c68 <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	18d2      	adds	r2, r2, r3
 8000c52:	4b05      	ldr	r3, [pc, #20]	@ (8000c68 <_sbrk+0x64>)
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	0018      	movs	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b006      	add	sp, #24
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20002000 	.word	0x20002000
 8000c64:	00000400 	.word	0x00000400
 8000c68:	20000120 	.word	0x20000120
 8000c6c:	20000270 	.word	0x20000270

08000c70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	46c0      	nop			@ (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <Reset_Handler>:
 8000c7c:	480d      	ldr	r0, [pc, #52]	@ (8000cb4 <LoopForever+0x2>)
 8000c7e:	4685      	mov	sp, r0
 8000c80:	f7ff fff6 	bl	8000c70 <SystemInit>
 8000c84:	480c      	ldr	r0, [pc, #48]	@ (8000cb8 <LoopForever+0x6>)
 8000c86:	490d      	ldr	r1, [pc, #52]	@ (8000cbc <LoopForever+0xa>)
 8000c88:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc0 <LoopForever+0xe>)
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	e002      	b.n	8000c94 <LoopCopyDataInit>

08000c8e <CopyDataInit>:
 8000c8e:	58d4      	ldr	r4, [r2, r3]
 8000c90:	50c4      	str	r4, [r0, r3]
 8000c92:	3304      	adds	r3, #4

08000c94 <LoopCopyDataInit>:
 8000c94:	18c4      	adds	r4, r0, r3
 8000c96:	428c      	cmp	r4, r1
 8000c98:	d3f9      	bcc.n	8000c8e <CopyDataInit>
 8000c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc4 <LoopForever+0x12>)
 8000c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000cc8 <LoopForever+0x16>)
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e001      	b.n	8000ca6 <LoopFillZerobss>

08000ca2 <FillZerobss>:
 8000ca2:	6013      	str	r3, [r2, #0]
 8000ca4:	3204      	adds	r2, #4

08000ca6 <LoopFillZerobss>:
 8000ca6:	42a2      	cmp	r2, r4
 8000ca8:	d3fb      	bcc.n	8000ca2 <FillZerobss>
 8000caa:	f001 fb55 	bl	8002358 <__libc_init_array>
 8000cae:	f7ff fc05 	bl	80004bc <main>

08000cb2 <LoopForever>:
 8000cb2:	e7fe      	b.n	8000cb2 <LoopForever>
 8000cb4:	20002000 	.word	0x20002000
 8000cb8:	20000000 	.word	0x20000000
 8000cbc:	2000009c 	.word	0x2000009c
 8000cc0:	08002cc8 	.word	0x08002cc8
 8000cc4:	2000009c 	.word	0x2000009c
 8000cc8:	20000270 	.word	0x20000270

08000ccc <ADC1_COMP_IRQHandler>:
 8000ccc:	e7fe      	b.n	8000ccc <ADC1_COMP_IRQHandler>
	...

08000cd0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000d0c <HAL_Init+0x3c>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d0c <HAL_Init+0x3c>)
 8000ce2:	2140      	movs	r1, #64	@ 0x40
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f000 f811 	bl	8000d10 <HAL_InitTick>
 8000cee:	1e03      	subs	r3, r0, #0
 8000cf0:	d003      	beq.n	8000cfa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	e001      	b.n	8000cfe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cfa:	f7ff ff29 	bl	8000b50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cfe:	1dfb      	adds	r3, r7, #7
 8000d00:	781b      	ldrb	r3, [r3, #0]
}
 8000d02:	0018      	movs	r0, r3
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b002      	add	sp, #8
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			@ (mov r8, r8)
 8000d0c:	40022000 	.word	0x40022000

08000d10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d18:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <HAL_InitTick+0x5c>)
 8000d1a:	681c      	ldr	r4, [r3, #0]
 8000d1c:	4b14      	ldr	r3, [pc, #80]	@ (8000d70 <HAL_InitTick+0x60>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	0019      	movs	r1, r3
 8000d22:	23fa      	movs	r3, #250	@ 0xfa
 8000d24:	0098      	lsls	r0, r3, #2
 8000d26:	f7ff f9f9 	bl	800011c <__udivsi3>
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	0019      	movs	r1, r3
 8000d2e:	0020      	movs	r0, r4
 8000d30:	f7ff f9f4 	bl	800011c <__udivsi3>
 8000d34:	0003      	movs	r3, r0
 8000d36:	0018      	movs	r0, r3
 8000d38:	f000 f92f 	bl	8000f9a <HAL_SYSTICK_Config>
 8000d3c:	1e03      	subs	r3, r0, #0
 8000d3e:	d001      	beq.n	8000d44 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
 8000d42:	e00f      	b.n	8000d64 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b03      	cmp	r3, #3
 8000d48:	d80b      	bhi.n	8000d62 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	425b      	negs	r3, r3
 8000d50:	2200      	movs	r2, #0
 8000d52:	0018      	movs	r0, r3
 8000d54:	f000 f8fc 	bl	8000f50 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <HAL_InitTick+0x64>)
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e000      	b.n	8000d64 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
}
 8000d64:	0018      	movs	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b003      	add	sp, #12
 8000d6a:	bd90      	pop	{r4, r7, pc}
 8000d6c:	20000040 	.word	0x20000040
 8000d70:	20000048 	.word	0x20000048
 8000d74:	20000044 	.word	0x20000044

08000d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d7c:	4b05      	ldr	r3, [pc, #20]	@ (8000d94 <HAL_IncTick+0x1c>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	001a      	movs	r2, r3
 8000d82:	4b05      	ldr	r3, [pc, #20]	@ (8000d98 <HAL_IncTick+0x20>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	18d2      	adds	r2, r2, r3
 8000d88:	4b03      	ldr	r3, [pc, #12]	@ (8000d98 <HAL_IncTick+0x20>)
 8000d8a:	601a      	str	r2, [r3, #0]
}
 8000d8c:	46c0      	nop			@ (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	46c0      	nop			@ (mov r8, r8)
 8000d94:	20000048 	.word	0x20000048
 8000d98:	20000124 	.word	0x20000124

08000d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000da0:	4b02      	ldr	r3, [pc, #8]	@ (8000dac <HAL_GetTick+0x10>)
 8000da2:	681b      	ldr	r3, [r3, #0]
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	20000124 	.word	0x20000124

08000db0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000db8:	f7ff fff0 	bl	8000d9c <HAL_GetTick>
 8000dbc:	0003      	movs	r3, r0
 8000dbe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	d005      	beq.n	8000dd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dca:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <HAL_Delay+0x44>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	001a      	movs	r2, r3
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	189b      	adds	r3, r3, r2
 8000dd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	f7ff ffe0 	bl	8000d9c <HAL_GetTick>
 8000ddc:	0002      	movs	r2, r0
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d8f7      	bhi.n	8000dd8 <HAL_Delay+0x28>
  {
  }
}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	46bd      	mov	sp, r7
 8000dee:	b004      	add	sp, #16
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	20000048 	.word	0x20000048

08000df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	0002      	movs	r2, r0
 8000e00:	1dfb      	adds	r3, r7, #7
 8000e02:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e04:	1dfb      	adds	r3, r7, #7
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e0a:	d809      	bhi.n	8000e20 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e0c:	1dfb      	adds	r3, r7, #7
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	001a      	movs	r2, r3
 8000e12:	231f      	movs	r3, #31
 8000e14:	401a      	ands	r2, r3
 8000e16:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <__NVIC_EnableIRQ+0x30>)
 8000e18:	2101      	movs	r1, #1
 8000e1a:	4091      	lsls	r1, r2
 8000e1c:	000a      	movs	r2, r1
 8000e1e:	601a      	str	r2, [r3, #0]
  }
}
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	b002      	add	sp, #8
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	e000e100 	.word	0xe000e100

08000e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e2c:	b590      	push	{r4, r7, lr}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	0002      	movs	r2, r0
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	1dfb      	adds	r3, r7, #7
 8000e38:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e40:	d828      	bhi.n	8000e94 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e42:	4a2f      	ldr	r2, [pc, #188]	@ (8000f00 <__NVIC_SetPriority+0xd4>)
 8000e44:	1dfb      	adds	r3, r7, #7
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	b25b      	sxtb	r3, r3
 8000e4a:	089b      	lsrs	r3, r3, #2
 8000e4c:	33c0      	adds	r3, #192	@ 0xc0
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	589b      	ldr	r3, [r3, r2]
 8000e52:	1dfa      	adds	r2, r7, #7
 8000e54:	7812      	ldrb	r2, [r2, #0]
 8000e56:	0011      	movs	r1, r2
 8000e58:	2203      	movs	r2, #3
 8000e5a:	400a      	ands	r2, r1
 8000e5c:	00d2      	lsls	r2, r2, #3
 8000e5e:	21ff      	movs	r1, #255	@ 0xff
 8000e60:	4091      	lsls	r1, r2
 8000e62:	000a      	movs	r2, r1
 8000e64:	43d2      	mvns	r2, r2
 8000e66:	401a      	ands	r2, r3
 8000e68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	019b      	lsls	r3, r3, #6
 8000e6e:	22ff      	movs	r2, #255	@ 0xff
 8000e70:	401a      	ands	r2, r3
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	0018      	movs	r0, r3
 8000e78:	2303      	movs	r3, #3
 8000e7a:	4003      	ands	r3, r0
 8000e7c:	00db      	lsls	r3, r3, #3
 8000e7e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e80:	481f      	ldr	r0, [pc, #124]	@ (8000f00 <__NVIC_SetPriority+0xd4>)
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	b25b      	sxtb	r3, r3
 8000e88:	089b      	lsrs	r3, r3, #2
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	33c0      	adds	r3, #192	@ 0xc0
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e92:	e031      	b.n	8000ef8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e94:	4a1b      	ldr	r2, [pc, #108]	@ (8000f04 <__NVIC_SetPriority+0xd8>)
 8000e96:	1dfb      	adds	r3, r7, #7
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	400b      	ands	r3, r1
 8000ea0:	3b08      	subs	r3, #8
 8000ea2:	089b      	lsrs	r3, r3, #2
 8000ea4:	3306      	adds	r3, #6
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	18d3      	adds	r3, r2, r3
 8000eaa:	3304      	adds	r3, #4
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	1dfa      	adds	r2, r7, #7
 8000eb0:	7812      	ldrb	r2, [r2, #0]
 8000eb2:	0011      	movs	r1, r2
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	400a      	ands	r2, r1
 8000eb8:	00d2      	lsls	r2, r2, #3
 8000eba:	21ff      	movs	r1, #255	@ 0xff
 8000ebc:	4091      	lsls	r1, r2
 8000ebe:	000a      	movs	r2, r1
 8000ec0:	43d2      	mvns	r2, r2
 8000ec2:	401a      	ands	r2, r3
 8000ec4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	019b      	lsls	r3, r3, #6
 8000eca:	22ff      	movs	r2, #255	@ 0xff
 8000ecc:	401a      	ands	r2, r3
 8000ece:	1dfb      	adds	r3, r7, #7
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	4003      	ands	r3, r0
 8000ed8:	00db      	lsls	r3, r3, #3
 8000eda:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000edc:	4809      	ldr	r0, [pc, #36]	@ (8000f04 <__NVIC_SetPriority+0xd8>)
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	001c      	movs	r4, r3
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	4023      	ands	r3, r4
 8000ee8:	3b08      	subs	r3, #8
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	430a      	orrs	r2, r1
 8000eee:	3306      	adds	r3, #6
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	18c3      	adds	r3, r0, r3
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	601a      	str	r2, [r3, #0]
}
 8000ef8:	46c0      	nop			@ (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b003      	add	sp, #12
 8000efe:	bd90      	pop	{r4, r7, pc}
 8000f00:	e000e100 	.word	0xe000e100
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	1e5a      	subs	r2, r3, #1
 8000f14:	2380      	movs	r3, #128	@ 0x80
 8000f16:	045b      	lsls	r3, r3, #17
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d301      	bcc.n	8000f20 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e010      	b.n	8000f42 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f20:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <SysTick_Config+0x44>)
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	3a01      	subs	r2, #1
 8000f26:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f28:	2301      	movs	r3, #1
 8000f2a:	425b      	negs	r3, r3
 8000f2c:	2103      	movs	r1, #3
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff ff7c 	bl	8000e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f34:	4b05      	ldr	r3, [pc, #20]	@ (8000f4c <SysTick_Config+0x44>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f3a:	4b04      	ldr	r3, [pc, #16]	@ (8000f4c <SysTick_Config+0x44>)
 8000f3c:	2207      	movs	r2, #7
 8000f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	0018      	movs	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b002      	add	sp, #8
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	e000e010 	.word	0xe000e010

08000f50 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60b9      	str	r1, [r7, #8]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	210f      	movs	r1, #15
 8000f5c:	187b      	adds	r3, r7, r1
 8000f5e:	1c02      	adds	r2, r0, #0
 8000f60:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	187b      	adds	r3, r7, r1
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b25b      	sxtb	r3, r3
 8000f6a:	0011      	movs	r1, r2
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f7ff ff5d 	bl	8000e2c <__NVIC_SetPriority>
}
 8000f72:	46c0      	nop			@ (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b004      	add	sp, #16
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b082      	sub	sp, #8
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	0002      	movs	r2, r0
 8000f82:	1dfb      	adds	r3, r7, #7
 8000f84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f86:	1dfb      	adds	r3, r7, #7
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	b25b      	sxtb	r3, r3
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f7ff ff33 	bl	8000df8 <__NVIC_EnableIRQ>
}
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	46bd      	mov	sp, r7
 8000f96:	b002      	add	sp, #8
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f7ff ffaf 	bl	8000f08 <SysTick_Config>
 8000faa:	0003      	movs	r3, r0
}
 8000fac:	0018      	movs	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	b002      	add	sp, #8
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fca:	e14f      	b.n	800126c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4091      	lsls	r1, r2
 8000fd6:	000a      	movs	r2, r1
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d100      	bne.n	8000fe4 <HAL_GPIO_Init+0x30>
 8000fe2:	e140      	b.n	8001266 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2203      	movs	r2, #3
 8000fea:	4013      	ands	r3, r2
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d005      	beq.n	8000ffc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d130      	bne.n	800105e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	2203      	movs	r2, #3
 8001008:	409a      	lsls	r2, r3
 800100a:	0013      	movs	r3, r2
 800100c:	43da      	mvns	r2, r3
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	409a      	lsls	r2, r3
 800101e:	0013      	movs	r3, r2
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4313      	orrs	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001032:	2201      	movs	r2, #1
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	409a      	lsls	r2, r3
 8001038:	0013      	movs	r3, r2
 800103a:	43da      	mvns	r2, r3
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	4013      	ands	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	091b      	lsrs	r3, r3, #4
 8001048:	2201      	movs	r2, #1
 800104a:	401a      	ands	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	409a      	lsls	r2, r3
 8001050:	0013      	movs	r3, r2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2203      	movs	r2, #3
 8001064:	4013      	ands	r3, r2
 8001066:	2b03      	cmp	r3, #3
 8001068:	d017      	beq.n	800109a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	2203      	movs	r2, #3
 8001076:	409a      	lsls	r2, r3
 8001078:	0013      	movs	r3, r2
 800107a:	43da      	mvns	r2, r3
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	409a      	lsls	r2, r3
 800108c:	0013      	movs	r3, r2
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2203      	movs	r2, #3
 80010a0:	4013      	ands	r3, r2
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d123      	bne.n	80010ee <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	08da      	lsrs	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3208      	adds	r2, #8
 80010ae:	0092      	lsls	r2, r2, #2
 80010b0:	58d3      	ldr	r3, [r2, r3]
 80010b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	2207      	movs	r2, #7
 80010b8:	4013      	ands	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	220f      	movs	r2, #15
 80010be:	409a      	lsls	r2, r3
 80010c0:	0013      	movs	r3, r2
 80010c2:	43da      	mvns	r2, r3
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	691a      	ldr	r2, [r3, #16]
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	2107      	movs	r1, #7
 80010d2:	400b      	ands	r3, r1
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	409a      	lsls	r2, r3
 80010d8:	0013      	movs	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	08da      	lsrs	r2, r3, #3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3208      	adds	r2, #8
 80010e8:	0092      	lsls	r2, r2, #2
 80010ea:	6939      	ldr	r1, [r7, #16]
 80010ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	2203      	movs	r2, #3
 80010fa:	409a      	lsls	r2, r3
 80010fc:	0013      	movs	r3, r2
 80010fe:	43da      	mvns	r2, r3
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2203      	movs	r2, #3
 800110c:	401a      	ands	r2, r3
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	409a      	lsls	r2, r3
 8001114:	0013      	movs	r3, r2
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685a      	ldr	r2, [r3, #4]
 8001126:	23c0      	movs	r3, #192	@ 0xc0
 8001128:	029b      	lsls	r3, r3, #10
 800112a:	4013      	ands	r3, r2
 800112c:	d100      	bne.n	8001130 <HAL_GPIO_Init+0x17c>
 800112e:	e09a      	b.n	8001266 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001130:	4b54      	ldr	r3, [pc, #336]	@ (8001284 <HAL_GPIO_Init+0x2d0>)
 8001132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001134:	4b53      	ldr	r3, [pc, #332]	@ (8001284 <HAL_GPIO_Init+0x2d0>)
 8001136:	2101      	movs	r1, #1
 8001138:	430a      	orrs	r2, r1
 800113a:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800113c:	4a52      	ldr	r2, [pc, #328]	@ (8001288 <HAL_GPIO_Init+0x2d4>)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	089b      	lsrs	r3, r3, #2
 8001142:	3302      	adds	r3, #2
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	589b      	ldr	r3, [r3, r2]
 8001148:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	2203      	movs	r2, #3
 800114e:	4013      	ands	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	220f      	movs	r2, #15
 8001154:	409a      	lsls	r2, r3
 8001156:	0013      	movs	r3, r2
 8001158:	43da      	mvns	r2, r3
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4013      	ands	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	23a0      	movs	r3, #160	@ 0xa0
 8001164:	05db      	lsls	r3, r3, #23
 8001166:	429a      	cmp	r2, r3
 8001168:	d019      	beq.n	800119e <HAL_GPIO_Init+0x1ea>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a47      	ldr	r2, [pc, #284]	@ (800128c <HAL_GPIO_Init+0x2d8>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d013      	beq.n	800119a <HAL_GPIO_Init+0x1e6>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a46      	ldr	r2, [pc, #280]	@ (8001290 <HAL_GPIO_Init+0x2dc>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d00d      	beq.n	8001196 <HAL_GPIO_Init+0x1e2>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a45      	ldr	r2, [pc, #276]	@ (8001294 <HAL_GPIO_Init+0x2e0>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d007      	beq.n	8001192 <HAL_GPIO_Init+0x1de>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a44      	ldr	r2, [pc, #272]	@ (8001298 <HAL_GPIO_Init+0x2e4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d101      	bne.n	800118e <HAL_GPIO_Init+0x1da>
 800118a:	2305      	movs	r3, #5
 800118c:	e008      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 800118e:	2306      	movs	r3, #6
 8001190:	e006      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 8001192:	2303      	movs	r3, #3
 8001194:	e004      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 8001196:	2302      	movs	r3, #2
 8001198:	e002      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 800119a:	2301      	movs	r3, #1
 800119c:	e000      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 800119e:	2300      	movs	r3, #0
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	2103      	movs	r1, #3
 80011a4:	400a      	ands	r2, r1
 80011a6:	0092      	lsls	r2, r2, #2
 80011a8:	4093      	lsls	r3, r2
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011b0:	4935      	ldr	r1, [pc, #212]	@ (8001288 <HAL_GPIO_Init+0x2d4>)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	089b      	lsrs	r3, r3, #2
 80011b6:	3302      	adds	r3, #2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011be:	4b37      	ldr	r3, [pc, #220]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	43da      	mvns	r2, r3
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	2380      	movs	r3, #128	@ 0x80
 80011d4:	035b      	lsls	r3, r3, #13
 80011d6:	4013      	ands	r3, r2
 80011d8:	d003      	beq.n	80011e2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	4313      	orrs	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011e2:	4b2e      	ldr	r3, [pc, #184]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011e8:	4b2c      	ldr	r3, [pc, #176]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	43da      	mvns	r2, r3
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4013      	ands	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	2380      	movs	r3, #128	@ 0x80
 80011fe:	039b      	lsls	r3, r3, #14
 8001200:	4013      	ands	r3, r2
 8001202:	d003      	beq.n	800120c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	4313      	orrs	r3, r2
 800120a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800120c:	4b23      	ldr	r3, [pc, #140]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001212:	4b22      	ldr	r3, [pc, #136]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	43da      	mvns	r2, r3
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	4013      	ands	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	2380      	movs	r3, #128	@ 0x80
 8001228:	029b      	lsls	r3, r3, #10
 800122a:	4013      	ands	r3, r2
 800122c:	d003      	beq.n	8001236 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4313      	orrs	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001236:	4b19      	ldr	r3, [pc, #100]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800123c:	4b17      	ldr	r3, [pc, #92]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	43da      	mvns	r2, r3
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	4013      	ands	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	2380      	movs	r3, #128	@ 0x80
 8001252:	025b      	lsls	r3, r3, #9
 8001254:	4013      	ands	r3, r2
 8001256:	d003      	beq.n	8001260 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001260:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3301      	adds	r3, #1
 800126a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	40da      	lsrs	r2, r3
 8001274:	1e13      	subs	r3, r2, #0
 8001276:	d000      	beq.n	800127a <HAL_GPIO_Init+0x2c6>
 8001278:	e6a8      	b.n	8000fcc <HAL_GPIO_Init+0x18>
  }
}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	46c0      	nop			@ (mov r8, r8)
 800127e:	46bd      	mov	sp, r7
 8001280:	b006      	add	sp, #24
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40021000 	.word	0x40021000
 8001288:	40010000 	.word	0x40010000
 800128c:	50000400 	.word	0x50000400
 8001290:	50000800 	.word	0x50000800
 8001294:	50000c00 	.word	0x50000c00
 8001298:	50001c00 	.word	0x50001c00
 800129c:	40010400 	.word	0x40010400

080012a0 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	000a      	movs	r2, r1
 80012aa:	1cbb      	adds	r3, r7, #2
 80012ac:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	1cba      	adds	r2, r7, #2
 80012b4:	8812      	ldrh	r2, [r2, #0]
 80012b6:	4013      	ands	r3, r2
 80012b8:	d004      	beq.n	80012c4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80012ba:	230f      	movs	r3, #15
 80012bc:	18fb      	adds	r3, r7, r3
 80012be:	2201      	movs	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
 80012c2:	e003      	b.n	80012cc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012c4:	230f      	movs	r3, #15
 80012c6:	18fb      	adds	r3, r7, r3
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80012cc:	230f      	movs	r3, #15
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	781b      	ldrb	r3, [r3, #0]
}
 80012d2:	0018      	movs	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b004      	add	sp, #16
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	0008      	movs	r0, r1
 80012e4:	0011      	movs	r1, r2
 80012e6:	1cbb      	adds	r3, r7, #2
 80012e8:	1c02      	adds	r2, r0, #0
 80012ea:	801a      	strh	r2, [r3, #0]
 80012ec:	1c7b      	adds	r3, r7, #1
 80012ee:	1c0a      	adds	r2, r1, #0
 80012f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012f2:	1c7b      	adds	r3, r7, #1
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d004      	beq.n	8001304 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012fa:	1cbb      	adds	r3, r7, #2
 80012fc:	881a      	ldrh	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001302:	e003      	b.n	800130c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001304:	1cbb      	adds	r3, r7, #2
 8001306:	881a      	ldrh	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800130c:	46c0      	nop			@ (mov r8, r8)
 800130e:	46bd      	mov	sp, r7
 8001310:	b002      	add	sp, #8
 8001312:	bd80      	pop	{r7, pc}

08001314 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001314:	b5b0      	push	{r4, r5, r7, lr}
 8001316:	b08a      	sub	sp, #40	@ 0x28
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d102      	bne.n	8001328 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	f000 fbaf 	bl	8001a86 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001328:	4bcf      	ldr	r3, [pc, #828]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	220c      	movs	r2, #12
 800132e:	4013      	ands	r3, r2
 8001330:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001332:	4bcd      	ldr	r3, [pc, #820]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	2380      	movs	r3, #128	@ 0x80
 8001338:	025b      	lsls	r3, r3, #9
 800133a:	4013      	ands	r3, r2
 800133c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2201      	movs	r2, #1
 8001344:	4013      	ands	r3, r2
 8001346:	d100      	bne.n	800134a <HAL_RCC_OscConfig+0x36>
 8001348:	e07e      	b.n	8001448 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800134a:	6a3b      	ldr	r3, [r7, #32]
 800134c:	2b08      	cmp	r3, #8
 800134e:	d007      	beq.n	8001360 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001350:	6a3b      	ldr	r3, [r7, #32]
 8001352:	2b0c      	cmp	r3, #12
 8001354:	d112      	bne.n	800137c <HAL_RCC_OscConfig+0x68>
 8001356:	69fa      	ldr	r2, [r7, #28]
 8001358:	2380      	movs	r3, #128	@ 0x80
 800135a:	025b      	lsls	r3, r3, #9
 800135c:	429a      	cmp	r2, r3
 800135e:	d10d      	bne.n	800137c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001360:	4bc1      	ldr	r3, [pc, #772]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	2380      	movs	r3, #128	@ 0x80
 8001366:	029b      	lsls	r3, r3, #10
 8001368:	4013      	ands	r3, r2
 800136a:	d100      	bne.n	800136e <HAL_RCC_OscConfig+0x5a>
 800136c:	e06b      	b.n	8001446 <HAL_RCC_OscConfig+0x132>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d167      	bne.n	8001446 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	f000 fb85 	bl	8001a86 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	2380      	movs	r3, #128	@ 0x80
 8001382:	025b      	lsls	r3, r3, #9
 8001384:	429a      	cmp	r2, r3
 8001386:	d107      	bne.n	8001398 <HAL_RCC_OscConfig+0x84>
 8001388:	4bb7      	ldr	r3, [pc, #732]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	4bb6      	ldr	r3, [pc, #728]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800138e:	2180      	movs	r1, #128	@ 0x80
 8001390:	0249      	lsls	r1, r1, #9
 8001392:	430a      	orrs	r2, r1
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	e027      	b.n	80013e8 <HAL_RCC_OscConfig+0xd4>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	23a0      	movs	r3, #160	@ 0xa0
 800139e:	02db      	lsls	r3, r3, #11
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d10e      	bne.n	80013c2 <HAL_RCC_OscConfig+0xae>
 80013a4:	4bb0      	ldr	r3, [pc, #704]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	4baf      	ldr	r3, [pc, #700]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013aa:	2180      	movs	r1, #128	@ 0x80
 80013ac:	02c9      	lsls	r1, r1, #11
 80013ae:	430a      	orrs	r2, r1
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	4bad      	ldr	r3, [pc, #692]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	4bac      	ldr	r3, [pc, #688]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013b8:	2180      	movs	r1, #128	@ 0x80
 80013ba:	0249      	lsls	r1, r1, #9
 80013bc:	430a      	orrs	r2, r1
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	e012      	b.n	80013e8 <HAL_RCC_OscConfig+0xd4>
 80013c2:	4ba9      	ldr	r3, [pc, #676]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	4ba8      	ldr	r3, [pc, #672]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013c8:	49a8      	ldr	r1, [pc, #672]	@ (800166c <HAL_RCC_OscConfig+0x358>)
 80013ca:	400a      	ands	r2, r1
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	4ba6      	ldr	r3, [pc, #664]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	2380      	movs	r3, #128	@ 0x80
 80013d4:	025b      	lsls	r3, r3, #9
 80013d6:	4013      	ands	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4ba2      	ldr	r3, [pc, #648]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4ba1      	ldr	r3, [pc, #644]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80013e2:	49a3      	ldr	r1, [pc, #652]	@ (8001670 <HAL_RCC_OscConfig+0x35c>)
 80013e4:	400a      	ands	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d015      	beq.n	800141c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f0:	f7ff fcd4 	bl	8000d9c <HAL_GetTick>
 80013f4:	0003      	movs	r3, r0
 80013f6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80013f8:	e009      	b.n	800140e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013fa:	f7ff fccf 	bl	8000d9c <HAL_GetTick>
 80013fe:	0002      	movs	r2, r0
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2b64      	cmp	r3, #100	@ 0x64
 8001406:	d902      	bls.n	800140e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001408:	2303      	movs	r3, #3
 800140a:	f000 fb3c 	bl	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800140e:	4b96      	ldr	r3, [pc, #600]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	2380      	movs	r3, #128	@ 0x80
 8001414:	029b      	lsls	r3, r3, #10
 8001416:	4013      	ands	r3, r2
 8001418:	d0ef      	beq.n	80013fa <HAL_RCC_OscConfig+0xe6>
 800141a:	e015      	b.n	8001448 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141c:	f7ff fcbe 	bl	8000d9c <HAL_GetTick>
 8001420:	0003      	movs	r3, r0
 8001422:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001424:	e008      	b.n	8001438 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001426:	f7ff fcb9 	bl	8000d9c <HAL_GetTick>
 800142a:	0002      	movs	r2, r0
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b64      	cmp	r3, #100	@ 0x64
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e326      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001438:	4b8b      	ldr	r3, [pc, #556]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	2380      	movs	r3, #128	@ 0x80
 800143e:	029b      	lsls	r3, r3, #10
 8001440:	4013      	ands	r3, r2
 8001442:	d1f0      	bne.n	8001426 <HAL_RCC_OscConfig+0x112>
 8001444:	e000      	b.n	8001448 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001446:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2202      	movs	r2, #2
 800144e:	4013      	ands	r3, r2
 8001450:	d100      	bne.n	8001454 <HAL_RCC_OscConfig+0x140>
 8001452:	e08b      	b.n	800156c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800145a:	6a3b      	ldr	r3, [r7, #32]
 800145c:	2b04      	cmp	r3, #4
 800145e:	d005      	beq.n	800146c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	2b0c      	cmp	r3, #12
 8001464:	d13e      	bne.n	80014e4 <HAL_RCC_OscConfig+0x1d0>
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d13b      	bne.n	80014e4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800146c:	4b7e      	ldr	r3, [pc, #504]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2204      	movs	r2, #4
 8001472:	4013      	ands	r3, r2
 8001474:	d004      	beq.n	8001480 <HAL_RCC_OscConfig+0x16c>
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d101      	bne.n	8001480 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e302      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001480:	4b79      	ldr	r3, [pc, #484]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	4a7b      	ldr	r2, [pc, #492]	@ (8001674 <HAL_RCC_OscConfig+0x360>)
 8001486:	4013      	ands	r3, r2
 8001488:	0019      	movs	r1, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	021a      	lsls	r2, r3, #8
 8001490:	4b75      	ldr	r3, [pc, #468]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001492:	430a      	orrs	r2, r1
 8001494:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001496:	4b74      	ldr	r3, [pc, #464]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2209      	movs	r2, #9
 800149c:	4393      	bics	r3, r2
 800149e:	0019      	movs	r1, r3
 80014a0:	4b71      	ldr	r3, [pc, #452]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80014a2:	697a      	ldr	r2, [r7, #20]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014a8:	f000 fc40 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 80014ac:	0001      	movs	r1, r0
 80014ae:	4b6e      	ldr	r3, [pc, #440]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	091b      	lsrs	r3, r3, #4
 80014b4:	220f      	movs	r2, #15
 80014b6:	4013      	ands	r3, r2
 80014b8:	4a6f      	ldr	r2, [pc, #444]	@ (8001678 <HAL_RCC_OscConfig+0x364>)
 80014ba:	5cd3      	ldrb	r3, [r2, r3]
 80014bc:	000a      	movs	r2, r1
 80014be:	40da      	lsrs	r2, r3
 80014c0:	4b6e      	ldr	r3, [pc, #440]	@ (800167c <HAL_RCC_OscConfig+0x368>)
 80014c2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80014c4:	4b6e      	ldr	r3, [pc, #440]	@ (8001680 <HAL_RCC_OscConfig+0x36c>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2513      	movs	r5, #19
 80014ca:	197c      	adds	r4, r7, r5
 80014cc:	0018      	movs	r0, r3
 80014ce:	f7ff fc1f 	bl	8000d10 <HAL_InitTick>
 80014d2:	0003      	movs	r3, r0
 80014d4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80014d6:	197b      	adds	r3, r7, r5
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d046      	beq.n	800156c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80014de:	197b      	adds	r3, r7, r5
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	e2d0      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d027      	beq.n	800153a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80014ea:	4b5f      	ldr	r3, [pc, #380]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2209      	movs	r2, #9
 80014f0:	4393      	bics	r3, r2
 80014f2:	0019      	movs	r1, r3
 80014f4:	4b5c      	ldr	r3, [pc, #368]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80014f6:	697a      	ldr	r2, [r7, #20]
 80014f8:	430a      	orrs	r2, r1
 80014fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fc:	f7ff fc4e 	bl	8000d9c <HAL_GetTick>
 8001500:	0003      	movs	r3, r0
 8001502:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001504:	e008      	b.n	8001518 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001506:	f7ff fc49 	bl	8000d9c <HAL_GetTick>
 800150a:	0002      	movs	r2, r0
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e2b6      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001518:	4b53      	ldr	r3, [pc, #332]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2204      	movs	r2, #4
 800151e:	4013      	ands	r3, r2
 8001520:	d0f1      	beq.n	8001506 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001522:	4b51      	ldr	r3, [pc, #324]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	4a53      	ldr	r2, [pc, #332]	@ (8001674 <HAL_RCC_OscConfig+0x360>)
 8001528:	4013      	ands	r3, r2
 800152a:	0019      	movs	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	021a      	lsls	r2, r3, #8
 8001532:	4b4d      	ldr	r3, [pc, #308]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001534:	430a      	orrs	r2, r1
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	e018      	b.n	800156c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800153a:	4b4b      	ldr	r3, [pc, #300]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	4b4a      	ldr	r3, [pc, #296]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001540:	2101      	movs	r1, #1
 8001542:	438a      	bics	r2, r1
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001546:	f7ff fc29 	bl	8000d9c <HAL_GetTick>
 800154a:	0003      	movs	r3, r0
 800154c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001550:	f7ff fc24 	bl	8000d9c <HAL_GetTick>
 8001554:	0002      	movs	r2, r0
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e291      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001562:	4b41      	ldr	r3, [pc, #260]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2204      	movs	r2, #4
 8001568:	4013      	ands	r3, r2
 800156a:	d1f1      	bne.n	8001550 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2210      	movs	r2, #16
 8001572:	4013      	ands	r3, r2
 8001574:	d100      	bne.n	8001578 <HAL_RCC_OscConfig+0x264>
 8001576:	e0a1      	b.n	80016bc <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001578:	6a3b      	ldr	r3, [r7, #32]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d140      	bne.n	8001600 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800157e:	4b3a      	ldr	r3, [pc, #232]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	2380      	movs	r3, #128	@ 0x80
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4013      	ands	r3, r2
 8001588:	d005      	beq.n	8001596 <HAL_RCC_OscConfig+0x282>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e277      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001596:	4b34      	ldr	r3, [pc, #208]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	4a3a      	ldr	r2, [pc, #232]	@ (8001684 <HAL_RCC_OscConfig+0x370>)
 800159c:	4013      	ands	r3, r2
 800159e:	0019      	movs	r1, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015a4:	4b30      	ldr	r3, [pc, #192]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80015a6:	430a      	orrs	r2, r1
 80015a8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	0a19      	lsrs	r1, r3, #8
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	061a      	lsls	r2, r3, #24
 80015b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80015ba:	430a      	orrs	r2, r1
 80015bc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c2:	0b5b      	lsrs	r3, r3, #13
 80015c4:	3301      	adds	r3, #1
 80015c6:	2280      	movs	r2, #128	@ 0x80
 80015c8:	0212      	lsls	r2, r2, #8
 80015ca:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80015cc:	4b26      	ldr	r3, [pc, #152]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	091b      	lsrs	r3, r3, #4
 80015d2:	210f      	movs	r1, #15
 80015d4:	400b      	ands	r3, r1
 80015d6:	4928      	ldr	r1, [pc, #160]	@ (8001678 <HAL_RCC_OscConfig+0x364>)
 80015d8:	5ccb      	ldrb	r3, [r1, r3]
 80015da:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80015dc:	4b27      	ldr	r3, [pc, #156]	@ (800167c <HAL_RCC_OscConfig+0x368>)
 80015de:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80015e0:	4b27      	ldr	r3, [pc, #156]	@ (8001680 <HAL_RCC_OscConfig+0x36c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2513      	movs	r5, #19
 80015e6:	197c      	adds	r4, r7, r5
 80015e8:	0018      	movs	r0, r3
 80015ea:	f7ff fb91 	bl	8000d10 <HAL_InitTick>
 80015ee:	0003      	movs	r3, r0
 80015f0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80015f2:	197b      	adds	r3, r7, r5
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d060      	beq.n	80016bc <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80015fa:	197b      	adds	r3, r7, r5
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	e242      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	69db      	ldr	r3, [r3, #28]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d03f      	beq.n	8001688 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001608:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800160e:	2180      	movs	r1, #128	@ 0x80
 8001610:	0049      	lsls	r1, r1, #1
 8001612:	430a      	orrs	r2, r1
 8001614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001616:	f7ff fbc1 	bl	8000d9c <HAL_GetTick>
 800161a:	0003      	movs	r3, r0
 800161c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001620:	f7ff fbbc 	bl	8000d9c <HAL_GetTick>
 8001624:	0002      	movs	r2, r0
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e229      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001632:	4b0d      	ldr	r3, [pc, #52]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	2380      	movs	r3, #128	@ 0x80
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4013      	ands	r3, r2
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800163e:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4a10      	ldr	r2, [pc, #64]	@ (8001684 <HAL_RCC_OscConfig+0x370>)
 8001644:	4013      	ands	r3, r2
 8001646:	0019      	movs	r1, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800164c:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 800164e:	430a      	orrs	r2, r1
 8001650:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001652:	4b05      	ldr	r3, [pc, #20]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	0a19      	lsrs	r1, r3, #8
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	061a      	lsls	r2, r3, #24
 8001660:	4b01      	ldr	r3, [pc, #4]	@ (8001668 <HAL_RCC_OscConfig+0x354>)
 8001662:	430a      	orrs	r2, r1
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	e029      	b.n	80016bc <HAL_RCC_OscConfig+0x3a8>
 8001668:	40021000 	.word	0x40021000
 800166c:	fffeffff 	.word	0xfffeffff
 8001670:	fffbffff 	.word	0xfffbffff
 8001674:	ffffe0ff 	.word	0xffffe0ff
 8001678:	08002c6c 	.word	0x08002c6c
 800167c:	20000040 	.word	0x20000040
 8001680:	20000044 	.word	0x20000044
 8001684:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001688:	4bbd      	ldr	r3, [pc, #756]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4bbc      	ldr	r3, [pc, #752]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 800168e:	49bd      	ldr	r1, [pc, #756]	@ (8001984 <HAL_RCC_OscConfig+0x670>)
 8001690:	400a      	ands	r2, r1
 8001692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7ff fb82 	bl	8000d9c <HAL_GetTick>
 8001698:	0003      	movs	r3, r0
 800169a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800169e:	f7ff fb7d 	bl	8000d9c <HAL_GetTick>
 80016a2:	0002      	movs	r2, r0
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e1ea      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80016b0:	4bb3      	ldr	r3, [pc, #716]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4013      	ands	r3, r2
 80016ba:	d1f0      	bne.n	800169e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2208      	movs	r2, #8
 80016c2:	4013      	ands	r3, r2
 80016c4:	d036      	beq.n	8001734 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	695b      	ldr	r3, [r3, #20]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d019      	beq.n	8001702 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ce:	4bac      	ldr	r3, [pc, #688]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80016d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80016d2:	4bab      	ldr	r3, [pc, #684]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80016d4:	2101      	movs	r1, #1
 80016d6:	430a      	orrs	r2, r1
 80016d8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016da:	f7ff fb5f 	bl	8000d9c <HAL_GetTick>
 80016de:	0003      	movs	r3, r0
 80016e0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016e4:	f7ff fb5a 	bl	8000d9c <HAL_GetTick>
 80016e8:	0002      	movs	r2, r0
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e1c7      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016f6:	4ba2      	ldr	r3, [pc, #648]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80016f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016fa:	2202      	movs	r2, #2
 80016fc:	4013      	ands	r3, r2
 80016fe:	d0f1      	beq.n	80016e4 <HAL_RCC_OscConfig+0x3d0>
 8001700:	e018      	b.n	8001734 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001702:	4b9f      	ldr	r3, [pc, #636]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001704:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001706:	4b9e      	ldr	r3, [pc, #632]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001708:	2101      	movs	r1, #1
 800170a:	438a      	bics	r2, r1
 800170c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800170e:	f7ff fb45 	bl	8000d9c <HAL_GetTick>
 8001712:	0003      	movs	r3, r0
 8001714:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001718:	f7ff fb40 	bl	8000d9c <HAL_GetTick>
 800171c:	0002      	movs	r2, r0
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e1ad      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800172a:	4b95      	ldr	r3, [pc, #596]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 800172c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800172e:	2202      	movs	r2, #2
 8001730:	4013      	ands	r3, r2
 8001732:	d1f1      	bne.n	8001718 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2204      	movs	r2, #4
 800173a:	4013      	ands	r3, r2
 800173c:	d100      	bne.n	8001740 <HAL_RCC_OscConfig+0x42c>
 800173e:	e0ae      	b.n	800189e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001740:	2027      	movs	r0, #39	@ 0x27
 8001742:	183b      	adds	r3, r7, r0
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001748:	4b8d      	ldr	r3, [pc, #564]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 800174a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800174c:	2380      	movs	r3, #128	@ 0x80
 800174e:	055b      	lsls	r3, r3, #21
 8001750:	4013      	ands	r3, r2
 8001752:	d109      	bne.n	8001768 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001754:	4b8a      	ldr	r3, [pc, #552]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001756:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001758:	4b89      	ldr	r3, [pc, #548]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 800175a:	2180      	movs	r1, #128	@ 0x80
 800175c:	0549      	lsls	r1, r1, #21
 800175e:	430a      	orrs	r2, r1
 8001760:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001762:	183b      	adds	r3, r7, r0
 8001764:	2201      	movs	r2, #1
 8001766:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001768:	4b87      	ldr	r3, [pc, #540]	@ (8001988 <HAL_RCC_OscConfig+0x674>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	2380      	movs	r3, #128	@ 0x80
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4013      	ands	r3, r2
 8001772:	d11a      	bne.n	80017aa <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001774:	4b84      	ldr	r3, [pc, #528]	@ (8001988 <HAL_RCC_OscConfig+0x674>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b83      	ldr	r3, [pc, #524]	@ (8001988 <HAL_RCC_OscConfig+0x674>)
 800177a:	2180      	movs	r1, #128	@ 0x80
 800177c:	0049      	lsls	r1, r1, #1
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001782:	f7ff fb0b 	bl	8000d9c <HAL_GetTick>
 8001786:	0003      	movs	r3, r0
 8001788:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800178c:	f7ff fb06 	bl	8000d9c <HAL_GetTick>
 8001790:	0002      	movs	r2, r0
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	@ 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e173      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179e:	4b7a      	ldr	r3, [pc, #488]	@ (8001988 <HAL_RCC_OscConfig+0x674>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4013      	ands	r3, r2
 80017a8:	d0f0      	beq.n	800178c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	2380      	movs	r3, #128	@ 0x80
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d107      	bne.n	80017c6 <HAL_RCC_OscConfig+0x4b2>
 80017b6:	4b72      	ldr	r3, [pc, #456]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017ba:	4b71      	ldr	r3, [pc, #452]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017bc:	2180      	movs	r1, #128	@ 0x80
 80017be:	0049      	lsls	r1, r1, #1
 80017c0:	430a      	orrs	r2, r1
 80017c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80017c4:	e031      	b.n	800182a <HAL_RCC_OscConfig+0x516>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10c      	bne.n	80017e8 <HAL_RCC_OscConfig+0x4d4>
 80017ce:	4b6c      	ldr	r3, [pc, #432]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017d2:	4b6b      	ldr	r3, [pc, #428]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017d4:	496b      	ldr	r1, [pc, #428]	@ (8001984 <HAL_RCC_OscConfig+0x670>)
 80017d6:	400a      	ands	r2, r1
 80017d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80017da:	4b69      	ldr	r3, [pc, #420]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017de:	4b68      	ldr	r3, [pc, #416]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017e0:	496a      	ldr	r1, [pc, #424]	@ (800198c <HAL_RCC_OscConfig+0x678>)
 80017e2:	400a      	ands	r2, r1
 80017e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80017e6:	e020      	b.n	800182a <HAL_RCC_OscConfig+0x516>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689a      	ldr	r2, [r3, #8]
 80017ec:	23a0      	movs	r3, #160	@ 0xa0
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d10e      	bne.n	8001812 <HAL_RCC_OscConfig+0x4fe>
 80017f4:	4b62      	ldr	r3, [pc, #392]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017f8:	4b61      	ldr	r3, [pc, #388]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80017fa:	2180      	movs	r1, #128	@ 0x80
 80017fc:	00c9      	lsls	r1, r1, #3
 80017fe:	430a      	orrs	r2, r1
 8001800:	651a      	str	r2, [r3, #80]	@ 0x50
 8001802:	4b5f      	ldr	r3, [pc, #380]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001804:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001806:	4b5e      	ldr	r3, [pc, #376]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001808:	2180      	movs	r1, #128	@ 0x80
 800180a:	0049      	lsls	r1, r1, #1
 800180c:	430a      	orrs	r2, r1
 800180e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001810:	e00b      	b.n	800182a <HAL_RCC_OscConfig+0x516>
 8001812:	4b5b      	ldr	r3, [pc, #364]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001814:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001816:	4b5a      	ldr	r3, [pc, #360]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001818:	495a      	ldr	r1, [pc, #360]	@ (8001984 <HAL_RCC_OscConfig+0x670>)
 800181a:	400a      	ands	r2, r1
 800181c:	651a      	str	r2, [r3, #80]	@ 0x50
 800181e:	4b58      	ldr	r3, [pc, #352]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001820:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001822:	4b57      	ldr	r3, [pc, #348]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001824:	4959      	ldr	r1, [pc, #356]	@ (800198c <HAL_RCC_OscConfig+0x678>)
 8001826:	400a      	ands	r2, r1
 8001828:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d015      	beq.n	800185e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001832:	f7ff fab3 	bl	8000d9c <HAL_GetTick>
 8001836:	0003      	movs	r3, r0
 8001838:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800183a:	e009      	b.n	8001850 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800183c:	f7ff faae 	bl	8000d9c <HAL_GetTick>
 8001840:	0002      	movs	r2, r0
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	4a52      	ldr	r2, [pc, #328]	@ (8001990 <HAL_RCC_OscConfig+0x67c>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e11a      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001850:	4b4b      	ldr	r3, [pc, #300]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001852:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001854:	2380      	movs	r3, #128	@ 0x80
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	4013      	ands	r3, r2
 800185a:	d0ef      	beq.n	800183c <HAL_RCC_OscConfig+0x528>
 800185c:	e014      	b.n	8001888 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185e:	f7ff fa9d 	bl	8000d9c <HAL_GetTick>
 8001862:	0003      	movs	r3, r0
 8001864:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001866:	e009      	b.n	800187c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001868:	f7ff fa98 	bl	8000d9c <HAL_GetTick>
 800186c:	0002      	movs	r2, r0
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	4a47      	ldr	r2, [pc, #284]	@ (8001990 <HAL_RCC_OscConfig+0x67c>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e104      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800187c:	4b40      	ldr	r3, [pc, #256]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 800187e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001880:	2380      	movs	r3, #128	@ 0x80
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4013      	ands	r3, r2
 8001886:	d1ef      	bne.n	8001868 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001888:	2327      	movs	r3, #39	@ 0x27
 800188a:	18fb      	adds	r3, r7, r3
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d105      	bne.n	800189e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001892:	4b3b      	ldr	r3, [pc, #236]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001894:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001896:	4b3a      	ldr	r3, [pc, #232]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001898:	493e      	ldr	r1, [pc, #248]	@ (8001994 <HAL_RCC_OscConfig+0x680>)
 800189a:	400a      	ands	r2, r1
 800189c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2220      	movs	r2, #32
 80018a4:	4013      	ands	r3, r2
 80018a6:	d049      	beq.n	800193c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d026      	beq.n	80018fe <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80018b0:	4b33      	ldr	r3, [pc, #204]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80018b2:	689a      	ldr	r2, [r3, #8]
 80018b4:	4b32      	ldr	r3, [pc, #200]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80018b6:	2101      	movs	r1, #1
 80018b8:	430a      	orrs	r2, r1
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	4b30      	ldr	r3, [pc, #192]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80018be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80018c2:	2101      	movs	r1, #1
 80018c4:	430a      	orrs	r2, r1
 80018c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80018c8:	4b33      	ldr	r3, [pc, #204]	@ (8001998 <HAL_RCC_OscConfig+0x684>)
 80018ca:	6a1a      	ldr	r2, [r3, #32]
 80018cc:	4b32      	ldr	r3, [pc, #200]	@ (8001998 <HAL_RCC_OscConfig+0x684>)
 80018ce:	2180      	movs	r1, #128	@ 0x80
 80018d0:	0189      	lsls	r1, r1, #6
 80018d2:	430a      	orrs	r2, r1
 80018d4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff fa61 	bl	8000d9c <HAL_GetTick>
 80018da:	0003      	movs	r3, r0
 80018dc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018e0:	f7ff fa5c 	bl	8000d9c <HAL_GetTick>
 80018e4:	0002      	movs	r2, r0
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e0c9      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80018f2:	4b23      	ldr	r3, [pc, #140]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	2202      	movs	r2, #2
 80018f8:	4013      	ands	r3, r2
 80018fa:	d0f1      	beq.n	80018e0 <HAL_RCC_OscConfig+0x5cc>
 80018fc:	e01e      	b.n	800193c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80018fe:	4b20      	ldr	r3, [pc, #128]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	4b1f      	ldr	r3, [pc, #124]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001904:	2101      	movs	r1, #1
 8001906:	438a      	bics	r2, r1
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	4b23      	ldr	r3, [pc, #140]	@ (8001998 <HAL_RCC_OscConfig+0x684>)
 800190c:	6a1a      	ldr	r2, [r3, #32]
 800190e:	4b22      	ldr	r3, [pc, #136]	@ (8001998 <HAL_RCC_OscConfig+0x684>)
 8001910:	4922      	ldr	r1, [pc, #136]	@ (800199c <HAL_RCC_OscConfig+0x688>)
 8001912:	400a      	ands	r2, r1
 8001914:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001916:	f7ff fa41 	bl	8000d9c <HAL_GetTick>
 800191a:	0003      	movs	r3, r0
 800191c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001920:	f7ff fa3c 	bl	8000d9c <HAL_GetTick>
 8001924:	0002      	movs	r2, r0
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e0a9      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	2202      	movs	r2, #2
 8001938:	4013      	ands	r3, r2
 800193a:	d1f1      	bne.n	8001920 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001940:	2b00      	cmp	r3, #0
 8001942:	d100      	bne.n	8001946 <HAL_RCC_OscConfig+0x632>
 8001944:	e09e      	b.n	8001a84 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001946:	6a3b      	ldr	r3, [r7, #32]
 8001948:	2b0c      	cmp	r3, #12
 800194a:	d100      	bne.n	800194e <HAL_RCC_OscConfig+0x63a>
 800194c:	e077      	b.n	8001a3e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001952:	2b02      	cmp	r3, #2
 8001954:	d158      	bne.n	8001a08 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001956:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <HAL_RCC_OscConfig+0x66c>)
 800195c:	4910      	ldr	r1, [pc, #64]	@ (80019a0 <HAL_RCC_OscConfig+0x68c>)
 800195e:	400a      	ands	r2, r1
 8001960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001962:	f7ff fa1b 	bl	8000d9c <HAL_GetTick>
 8001966:	0003      	movs	r3, r0
 8001968:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800196a:	e01b      	b.n	80019a4 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800196c:	f7ff fa16 	bl	8000d9c <HAL_GetTick>
 8001970:	0002      	movs	r2, r0
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b02      	cmp	r3, #2
 8001978:	d914      	bls.n	80019a4 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e083      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
 800197e:	46c0      	nop			@ (mov r8, r8)
 8001980:	40021000 	.word	0x40021000
 8001984:	fffffeff 	.word	0xfffffeff
 8001988:	40007000 	.word	0x40007000
 800198c:	fffffbff 	.word	0xfffffbff
 8001990:	00001388 	.word	0x00001388
 8001994:	efffffff 	.word	0xefffffff
 8001998:	40010000 	.word	0x40010000
 800199c:	ffffdfff 	.word	0xffffdfff
 80019a0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	2380      	movs	r3, #128	@ 0x80
 80019aa:	049b      	lsls	r3, r3, #18
 80019ac:	4013      	ands	r3, r2
 80019ae:	d1dd      	bne.n	800196c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019b0:	4b37      	ldr	r3, [pc, #220]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	4a37      	ldr	r2, [pc, #220]	@ (8001a94 <HAL_RCC_OscConfig+0x780>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	0019      	movs	r1, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c8:	431a      	orrs	r2, r3
 80019ca:	4b31      	ldr	r3, [pc, #196]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 80019cc:	430a      	orrs	r2, r1
 80019ce:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 80019d6:	2180      	movs	r1, #128	@ 0x80
 80019d8:	0449      	lsls	r1, r1, #17
 80019da:	430a      	orrs	r2, r1
 80019dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019de:	f7ff f9dd 	bl	8000d9c <HAL_GetTick>
 80019e2:	0003      	movs	r3, r0
 80019e4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e8:	f7ff f9d8 	bl	8000d9c <HAL_GetTick>
 80019ec:	0002      	movs	r2, r0
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e045      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80019fa:	4b25      	ldr	r3, [pc, #148]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	2380      	movs	r3, #128	@ 0x80
 8001a00:	049b      	lsls	r3, r3, #18
 8001a02:	4013      	ands	r3, r2
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0x6d4>
 8001a06:	e03d      	b.n	8001a84 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a08:	4b21      	ldr	r3, [pc, #132]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b20      	ldr	r3, [pc, #128]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 8001a0e:	4922      	ldr	r1, [pc, #136]	@ (8001a98 <HAL_RCC_OscConfig+0x784>)
 8001a10:	400a      	ands	r2, r1
 8001a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a14:	f7ff f9c2 	bl	8000d9c <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a1e:	f7ff f9bd 	bl	8000d9c <HAL_GetTick>
 8001a22:	0002      	movs	r2, r0
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e02a      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a30:	4b17      	ldr	r3, [pc, #92]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	2380      	movs	r3, #128	@ 0x80
 8001a36:	049b      	lsls	r3, r3, #18
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d1f0      	bne.n	8001a1e <HAL_RCC_OscConfig+0x70a>
 8001a3c:	e022      	b.n	8001a84 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d101      	bne.n	8001a4a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e01d      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a4a:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <HAL_RCC_OscConfig+0x77c>)
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a50:	69fa      	ldr	r2, [r7, #28]
 8001a52:	2380      	movs	r3, #128	@ 0x80
 8001a54:	025b      	lsls	r3, r3, #9
 8001a56:	401a      	ands	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d10f      	bne.n	8001a80 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a60:	69fa      	ldr	r2, [r7, #28]
 8001a62:	23f0      	movs	r3, #240	@ 0xf0
 8001a64:	039b      	lsls	r3, r3, #14
 8001a66:	401a      	ands	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d107      	bne.n	8001a80 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	23c0      	movs	r3, #192	@ 0xc0
 8001a74:	041b      	lsls	r3, r3, #16
 8001a76:	401a      	ands	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	0018      	movs	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	b00a      	add	sp, #40	@ 0x28
 8001a8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a8e:	46c0      	nop			@ (mov r8, r8)
 8001a90:	40021000 	.word	0x40021000
 8001a94:	ff02ffff 	.word	0xff02ffff
 8001a98:	feffffff 	.word	0xfeffffff

08001a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a9c:	b5b0      	push	{r4, r5, r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d101      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e128      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ab0:	4b96      	ldr	r3, [pc, #600]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d91e      	bls.n	8001afc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001abe:	4b93      	ldr	r3, [pc, #588]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	4393      	bics	r3, r2
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	4b90      	ldr	r3, [pc, #576]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ad0:	f7ff f964 	bl	8000d9c <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad8:	e009      	b.n	8001aee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ada:	f7ff f95f 	bl	8000d9c <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	4a8a      	ldr	r2, [pc, #552]	@ (8001d10 <HAL_RCC_ClockConfig+0x274>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e109      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aee:	4b87      	ldr	r3, [pc, #540]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2201      	movs	r2, #1
 8001af4:	4013      	ands	r3, r2
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d1ee      	bne.n	8001ada <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2202      	movs	r2, #2
 8001b02:	4013      	ands	r3, r2
 8001b04:	d009      	beq.n	8001b1a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b06:	4b83      	ldr	r3, [pc, #524]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	22f0      	movs	r2, #240	@ 0xf0
 8001b0c:	4393      	bics	r3, r2
 8001b0e:	0019      	movs	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	4b7f      	ldr	r3, [pc, #508]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b16:	430a      	orrs	r2, r1
 8001b18:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	4013      	ands	r3, r2
 8001b22:	d100      	bne.n	8001b26 <HAL_RCC_ClockConfig+0x8a>
 8001b24:	e089      	b.n	8001c3a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d107      	bne.n	8001b3e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b2e:	4b79      	ldr	r3, [pc, #484]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	2380      	movs	r3, #128	@ 0x80
 8001b34:	029b      	lsls	r3, r3, #10
 8001b36:	4013      	ands	r3, r2
 8001b38:	d120      	bne.n	8001b7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e0e1      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d107      	bne.n	8001b56 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b46:	4b73      	ldr	r3, [pc, #460]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	2380      	movs	r3, #128	@ 0x80
 8001b4c:	049b      	lsls	r3, r3, #18
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d114      	bne.n	8001b7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e0d5      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d106      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b5e:	4b6d      	ldr	r3, [pc, #436]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2204      	movs	r2, #4
 8001b64:	4013      	ands	r3, r2
 8001b66:	d109      	bne.n	8001b7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0ca      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b6c:	4b69      	ldr	r3, [pc, #420]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	2380      	movs	r3, #128	@ 0x80
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4013      	ands	r3, r2
 8001b76:	d101      	bne.n	8001b7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e0c2      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b7c:	4b65      	ldr	r3, [pc, #404]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	2203      	movs	r2, #3
 8001b82:	4393      	bics	r3, r2
 8001b84:	0019      	movs	r1, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	4b62      	ldr	r3, [pc, #392]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b90:	f7ff f904 	bl	8000d9c <HAL_GetTick>
 8001b94:	0003      	movs	r3, r0
 8001b96:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d111      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ba0:	e009      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba2:	f7ff f8fb 	bl	8000d9c <HAL_GetTick>
 8001ba6:	0002      	movs	r2, r0
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	4a58      	ldr	r2, [pc, #352]	@ (8001d10 <HAL_RCC_ClockConfig+0x274>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e0a5      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bb6:	4b57      	ldr	r3, [pc, #348]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	220c      	movs	r2, #12
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d1ef      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0x106>
 8001bc2:	e03a      	b.n	8001c3a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b03      	cmp	r3, #3
 8001bca:	d111      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bcc:	e009      	b.n	8001be2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bce:	f7ff f8e5 	bl	8000d9c <HAL_GetTick>
 8001bd2:	0002      	movs	r2, r0
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	4a4d      	ldr	r2, [pc, #308]	@ (8001d10 <HAL_RCC_ClockConfig+0x274>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e08f      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be2:	4b4c      	ldr	r3, [pc, #304]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	220c      	movs	r2, #12
 8001be8:	4013      	ands	r3, r2
 8001bea:	2b0c      	cmp	r3, #12
 8001bec:	d1ef      	bne.n	8001bce <HAL_RCC_ClockConfig+0x132>
 8001bee:	e024      	b.n	8001c3a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d11b      	bne.n	8001c30 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bf8:	e009      	b.n	8001c0e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bfa:	f7ff f8cf 	bl	8000d9c <HAL_GetTick>
 8001bfe:	0002      	movs	r2, r0
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	4a42      	ldr	r2, [pc, #264]	@ (8001d10 <HAL_RCC_ClockConfig+0x274>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e079      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c0e:	4b41      	ldr	r3, [pc, #260]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	220c      	movs	r2, #12
 8001c14:	4013      	ands	r3, r2
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	d1ef      	bne.n	8001bfa <HAL_RCC_ClockConfig+0x15e>
 8001c1a:	e00e      	b.n	8001c3a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c1c:	f7ff f8be 	bl	8000d9c <HAL_GetTick>
 8001c20:	0002      	movs	r2, r0
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	4a3a      	ldr	r2, [pc, #232]	@ (8001d10 <HAL_RCC_ClockConfig+0x274>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e068      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c30:	4b38      	ldr	r3, [pc, #224]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	220c      	movs	r2, #12
 8001c36:	4013      	ands	r3, r2
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c3a:	4b34      	ldr	r3, [pc, #208]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4013      	ands	r3, r2
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d21e      	bcs.n	8001c86 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c48:	4b30      	ldr	r3, [pc, #192]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	4393      	bics	r3, r2
 8001c50:	0019      	movs	r1, r3
 8001c52:	4b2e      	ldr	r3, [pc, #184]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	430a      	orrs	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c5a:	f7ff f89f 	bl	8000d9c <HAL_GetTick>
 8001c5e:	0003      	movs	r3, r0
 8001c60:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c62:	e009      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c64:	f7ff f89a 	bl	8000d9c <HAL_GetTick>
 8001c68:	0002      	movs	r2, r0
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	4a28      	ldr	r2, [pc, #160]	@ (8001d10 <HAL_RCC_ClockConfig+0x274>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e044      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c78:	4b24      	ldr	r3, [pc, #144]	@ (8001d0c <HAL_RCC_ClockConfig+0x270>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	4013      	ands	r3, r2
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d1ee      	bne.n	8001c64 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d009      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c90:	4b20      	ldr	r3, [pc, #128]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	4a20      	ldr	r2, [pc, #128]	@ (8001d18 <HAL_RCC_ClockConfig+0x27c>)
 8001c96:	4013      	ands	r3, r2
 8001c98:	0019      	movs	r1, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2208      	movs	r2, #8
 8001caa:	4013      	ands	r3, r2
 8001cac:	d00a      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cae:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8001d1c <HAL_RCC_ClockConfig+0x280>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	0019      	movs	r1, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	00da      	lsls	r2, r3, #3
 8001cbe:	4b15      	ldr	r3, [pc, #84]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cc4:	f000 f832 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 8001cc8:	0001      	movs	r1, r0
 8001cca:	4b12      	ldr	r3, [pc, #72]	@ (8001d14 <HAL_RCC_ClockConfig+0x278>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	091b      	lsrs	r3, r3, #4
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	4a12      	ldr	r2, [pc, #72]	@ (8001d20 <HAL_RCC_ClockConfig+0x284>)
 8001cd6:	5cd3      	ldrb	r3, [r2, r3]
 8001cd8:	000a      	movs	r2, r1
 8001cda:	40da      	lsrs	r2, r3
 8001cdc:	4b11      	ldr	r3, [pc, #68]	@ (8001d24 <HAL_RCC_ClockConfig+0x288>)
 8001cde:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ce0:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <HAL_RCC_ClockConfig+0x28c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	250b      	movs	r5, #11
 8001ce6:	197c      	adds	r4, r7, r5
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f7ff f811 	bl	8000d10 <HAL_InitTick>
 8001cee:	0003      	movs	r3, r0
 8001cf0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001cf2:	197b      	adds	r3, r7, r5
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d002      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001cfa:	197b      	adds	r3, r7, r5
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	e000      	b.n	8001d02 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	0018      	movs	r0, r3
 8001d04:	46bd      	mov	sp, r7
 8001d06:	b004      	add	sp, #16
 8001d08:	bdb0      	pop	{r4, r5, r7, pc}
 8001d0a:	46c0      	nop			@ (mov r8, r8)
 8001d0c:	40022000 	.word	0x40022000
 8001d10:	00001388 	.word	0x00001388
 8001d14:	40021000 	.word	0x40021000
 8001d18:	fffff8ff 	.word	0xfffff8ff
 8001d1c:	ffffc7ff 	.word	0xffffc7ff
 8001d20:	08002c6c 	.word	0x08002c6c
 8001d24:	20000040 	.word	0x20000040
 8001d28:	20000044 	.word	0x20000044

08001d2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d2c:	b5b0      	push	{r4, r5, r7, lr}
 8001d2e:	b08e      	sub	sp, #56	@ 0x38
 8001d30:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001d32:	4b4c      	ldr	r3, [pc, #304]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d3a:	230c      	movs	r3, #12
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2b0c      	cmp	r3, #12
 8001d40:	d014      	beq.n	8001d6c <HAL_RCC_GetSysClockFreq+0x40>
 8001d42:	d900      	bls.n	8001d46 <HAL_RCC_GetSysClockFreq+0x1a>
 8001d44:	e07b      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0x112>
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d002      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x24>
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d00b      	beq.n	8001d66 <HAL_RCC_GetSysClockFreq+0x3a>
 8001d4e:	e076      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001d50:	4b44      	ldr	r3, [pc, #272]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2210      	movs	r2, #16
 8001d56:	4013      	ands	r3, r2
 8001d58:	d002      	beq.n	8001d60 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001d5a:	4b43      	ldr	r3, [pc, #268]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001d5c:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001d5e:	e07c      	b.n	8001e5a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001d60:	4b42      	ldr	r3, [pc, #264]	@ (8001e6c <HAL_RCC_GetSysClockFreq+0x140>)
 8001d62:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001d64:	e079      	b.n	8001e5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d66:	4b42      	ldr	r3, [pc, #264]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x144>)
 8001d68:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001d6a:	e076      	b.n	8001e5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d6e:	0c9a      	lsrs	r2, r3, #18
 8001d70:	230f      	movs	r3, #15
 8001d72:	401a      	ands	r2, r3
 8001d74:	4b3f      	ldr	r3, [pc, #252]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0x148>)
 8001d76:	5c9b      	ldrb	r3, [r3, r2]
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d7c:	0d9a      	lsrs	r2, r3, #22
 8001d7e:	2303      	movs	r3, #3
 8001d80:	4013      	ands	r3, r2
 8001d82:	3301      	adds	r3, #1
 8001d84:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d86:	4b37      	ldr	r3, [pc, #220]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d88:	68da      	ldr	r2, [r3, #12]
 8001d8a:	2380      	movs	r3, #128	@ 0x80
 8001d8c:	025b      	lsls	r3, r3, #9
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d01a      	beq.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
 8001d9a:	4a35      	ldr	r2, [pc, #212]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x144>)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	69b8      	ldr	r0, [r7, #24]
 8001da0:	69f9      	ldr	r1, [r7, #28]
 8001da2:	f7fe fa67 	bl	8000274 <__aeabi_lmul>
 8001da6:	0002      	movs	r2, r0
 8001da8:	000b      	movs	r3, r1
 8001daa:	0010      	movs	r0, r2
 8001dac:	0019      	movs	r1, r3
 8001dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	f7fe fa3b 	bl	8000234 <__aeabi_uldivmod>
 8001dbe:	0002      	movs	r2, r0
 8001dc0:	000b      	movs	r3, r1
 8001dc2:	0013      	movs	r3, r2
 8001dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001dc6:	e037      	b.n	8001e38 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001dc8:	4b26      	ldr	r3, [pc, #152]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2210      	movs	r2, #16
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d01a      	beq.n	8001e08 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	4a23      	ldr	r2, [pc, #140]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001ddc:	2300      	movs	r3, #0
 8001dde:	68b8      	ldr	r0, [r7, #8]
 8001de0:	68f9      	ldr	r1, [r7, #12]
 8001de2:	f7fe fa47 	bl	8000274 <__aeabi_lmul>
 8001de6:	0002      	movs	r2, r0
 8001de8:	000b      	movs	r3, r1
 8001dea:	0010      	movs	r0, r2
 8001dec:	0019      	movs	r1, r3
 8001dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df0:	603b      	str	r3, [r7, #0]
 8001df2:	2300      	movs	r3, #0
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f7fe fa1b 	bl	8000234 <__aeabi_uldivmod>
 8001dfe:	0002      	movs	r2, r0
 8001e00:	000b      	movs	r3, r1
 8001e02:	0013      	movs	r3, r2
 8001e04:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e06:	e017      	b.n	8001e38 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	0019      	movs	r1, r3
 8001e10:	4a16      	ldr	r2, [pc, #88]	@ (8001e6c <HAL_RCC_GetSysClockFreq+0x140>)
 8001e12:	2300      	movs	r3, #0
 8001e14:	f7fe fa2e 	bl	8000274 <__aeabi_lmul>
 8001e18:	0002      	movs	r2, r0
 8001e1a:	000b      	movs	r3, r1
 8001e1c:	0010      	movs	r0, r2
 8001e1e:	0019      	movs	r1, r3
 8001e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e22:	001c      	movs	r4, r3
 8001e24:	2300      	movs	r3, #0
 8001e26:	001d      	movs	r5, r3
 8001e28:	0022      	movs	r2, r4
 8001e2a:	002b      	movs	r3, r5
 8001e2c:	f7fe fa02 	bl	8000234 <__aeabi_uldivmod>
 8001e30:	0002      	movs	r2, r0
 8001e32:	000b      	movs	r3, r1
 8001e34:	0013      	movs	r3, r2
 8001e36:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8001e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e3a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001e3c:	e00d      	b.n	8001e5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001e3e:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	0b5b      	lsrs	r3, r3, #13
 8001e44:	2207      	movs	r2, #7
 8001e46:	4013      	ands	r3, r2
 8001e48:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001e4a:	6a3b      	ldr	r3, [r7, #32]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	2280      	movs	r2, #128	@ 0x80
 8001e50:	0212      	lsls	r2, r2, #8
 8001e52:	409a      	lsls	r2, r3
 8001e54:	0013      	movs	r3, r2
 8001e56:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001e58:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b00e      	add	sp, #56	@ 0x38
 8001e62:	bdb0      	pop	{r4, r5, r7, pc}
 8001e64:	40021000 	.word	0x40021000
 8001e68:	003d0900 	.word	0x003d0900
 8001e6c:	00f42400 	.word	0x00f42400
 8001e70:	007a1200 	.word	0x007a1200
 8001e74:	08002c7c 	.word	0x08002c7c

08001e78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e032      	b.n	8001ef0 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2239      	movs	r2, #57	@ 0x39
 8001e8e:	5c9b      	ldrb	r3, [r3, r2]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d107      	bne.n	8001ea6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2238      	movs	r2, #56	@ 0x38
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7fe fe69 	bl	8000b78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2239      	movs	r2, #57	@ 0x39
 8001eaa:	2102      	movs	r1, #2
 8001eac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	0010      	movs	r0, r2
 8001eba:	f000 f971 	bl	80021a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	223e      	movs	r2, #62	@ 0x3e
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	223a      	movs	r2, #58	@ 0x3a
 8001eca:	2101      	movs	r1, #1
 8001ecc:	5499      	strb	r1, [r3, r2]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	223b      	movs	r2, #59	@ 0x3b
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	5499      	strb	r1, [r3, r2]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	223c      	movs	r2, #60	@ 0x3c
 8001eda:	2101      	movs	r1, #1
 8001edc:	5499      	strb	r1, [r3, r2]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	223d      	movs	r2, #61	@ 0x3d
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2239      	movs	r2, #57	@ 0x39
 8001eea:	2101      	movs	r1, #1
 8001eec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	b002      	add	sp, #8
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2239      	movs	r2, #57	@ 0x39
 8001f04:	5c9b      	ldrb	r3, [r3, r2]
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d001      	beq.n	8001f10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e036      	b.n	8001f7e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2239      	movs	r2, #57	@ 0x39
 8001f14:	2102      	movs	r1, #2
 8001f16:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	68da      	ldr	r2, [r3, #12]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2101      	movs	r1, #1
 8001f24:	430a      	orrs	r2, r1
 8001f26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	2380      	movs	r3, #128	@ 0x80
 8001f2e:	05db      	lsls	r3, r3, #23
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d009      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x50>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a13      	ldr	r2, [pc, #76]	@ (8001f88 <HAL_TIM_Base_Start_IT+0x90>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d004      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x50>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <HAL_TIM_Base_Start_IT+0x94>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d111      	bne.n	8001f6c <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	2207      	movs	r2, #7
 8001f50:	4013      	ands	r3, r2
 8001f52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d010      	beq.n	8001f7c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2101      	movs	r1, #1
 8001f66:	430a      	orrs	r2, r1
 8001f68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f6a:	e007      	b.n	8001f7c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2101      	movs	r1, #1
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	0018      	movs	r0, r3
 8001f80:	46bd      	mov	sp, r7
 8001f82:	b004      	add	sp, #16
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	46c0      	nop			@ (mov r8, r8)
 8001f88:	40010800 	.word	0x40010800
 8001f8c:	40011400 	.word	0x40011400

08001f90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d124      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	2202      	movs	r2, #2
 8001fae:	4013      	ands	r3, r2
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d11d      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2203      	movs	r2, #3
 8001fba:	4252      	negs	r2, r2
 8001fbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	2203      	movs	r2, #3
 8001fcc:	4013      	ands	r3, r2
 8001fce:	d004      	beq.n	8001fda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	f000 f8cc 	bl	8002170 <HAL_TIM_IC_CaptureCallback>
 8001fd8:	e007      	b.n	8001fea <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f000 f8bf 	bl	8002160 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f000 f8cb 	bl	8002180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d125      	bne.n	800204a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	2204      	movs	r2, #4
 8002006:	4013      	ands	r3, r2
 8002008:	2b04      	cmp	r3, #4
 800200a:	d11e      	bne.n	800204a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2205      	movs	r2, #5
 8002012:	4252      	negs	r2, r2
 8002014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2202      	movs	r2, #2
 800201a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	699a      	ldr	r2, [r3, #24]
 8002022:	23c0      	movs	r3, #192	@ 0xc0
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4013      	ands	r3, r2
 8002028:	d004      	beq.n	8002034 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	0018      	movs	r0, r3
 800202e:	f000 f89f 	bl	8002170 <HAL_TIM_IC_CaptureCallback>
 8002032:	e007      	b.n	8002044 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	0018      	movs	r0, r3
 8002038:	f000 f892 	bl	8002160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	0018      	movs	r0, r3
 8002040:	f000 f89e 	bl	8002180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	2208      	movs	r2, #8
 8002052:	4013      	ands	r3, r2
 8002054:	2b08      	cmp	r3, #8
 8002056:	d124      	bne.n	80020a2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	2208      	movs	r2, #8
 8002060:	4013      	ands	r3, r2
 8002062:	2b08      	cmp	r3, #8
 8002064:	d11d      	bne.n	80020a2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2209      	movs	r2, #9
 800206c:	4252      	negs	r2, r2
 800206e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2204      	movs	r2, #4
 8002074:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	69db      	ldr	r3, [r3, #28]
 800207c:	2203      	movs	r2, #3
 800207e:	4013      	ands	r3, r2
 8002080:	d004      	beq.n	800208c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	0018      	movs	r0, r3
 8002086:	f000 f873 	bl	8002170 <HAL_TIM_IC_CaptureCallback>
 800208a:	e007      	b.n	800209c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	0018      	movs	r0, r3
 8002090:	f000 f866 	bl	8002160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	0018      	movs	r0, r3
 8002098:	f000 f872 	bl	8002180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	691b      	ldr	r3, [r3, #16]
 80020a8:	2210      	movs	r2, #16
 80020aa:	4013      	ands	r3, r2
 80020ac:	2b10      	cmp	r3, #16
 80020ae:	d125      	bne.n	80020fc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2210      	movs	r2, #16
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b10      	cmp	r3, #16
 80020bc:	d11e      	bne.n	80020fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2211      	movs	r2, #17
 80020c4:	4252      	negs	r2, r2
 80020c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2208      	movs	r2, #8
 80020cc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	69da      	ldr	r2, [r3, #28]
 80020d4:	23c0      	movs	r3, #192	@ 0xc0
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4013      	ands	r3, r2
 80020da:	d004      	beq.n	80020e6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	0018      	movs	r0, r3
 80020e0:	f000 f846 	bl	8002170 <HAL_TIM_IC_CaptureCallback>
 80020e4:	e007      	b.n	80020f6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	0018      	movs	r0, r3
 80020ea:	f000 f839 	bl	8002160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	0018      	movs	r0, r3
 80020f2:	f000 f845 	bl	8002180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	2201      	movs	r2, #1
 8002104:	4013      	ands	r3, r2
 8002106:	2b01      	cmp	r3, #1
 8002108:	d10f      	bne.n	800212a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	2201      	movs	r2, #1
 8002112:	4013      	ands	r3, r2
 8002114:	2b01      	cmp	r3, #1
 8002116:	d108      	bne.n	800212a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2202      	movs	r2, #2
 800211e:	4252      	negs	r2, r2
 8002120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	0018      	movs	r0, r3
 8002126:	f7fe fcf5 	bl	8000b14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	2240      	movs	r2, #64	@ 0x40
 8002132:	4013      	ands	r3, r2
 8002134:	2b40      	cmp	r3, #64	@ 0x40
 8002136:	d10f      	bne.n	8002158 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	2240      	movs	r2, #64	@ 0x40
 8002140:	4013      	ands	r3, r2
 8002142:	2b40      	cmp	r3, #64	@ 0x40
 8002144:	d108      	bne.n	8002158 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2241      	movs	r2, #65	@ 0x41
 800214c:	4252      	negs	r2, r2
 800214e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	0018      	movs	r0, r3
 8002154:	f000 f81c 	bl	8002190 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002158:	46c0      	nop			@ (mov r8, r8)
 800215a:	46bd      	mov	sp, r7
 800215c:	b002      	add	sp, #8
 800215e:	bd80      	pop	{r7, pc}

08002160 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002168:	46c0      	nop			@ (mov r8, r8)
 800216a:	46bd      	mov	sp, r7
 800216c:	b002      	add	sp, #8
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002178:	46c0      	nop			@ (mov r8, r8)
 800217a:	46bd      	mov	sp, r7
 800217c:	b002      	add	sp, #8
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002188:	46c0      	nop			@ (mov r8, r8)
 800218a:	46bd      	mov	sp, r7
 800218c:	b002      	add	sp, #8
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002198:	46c0      	nop			@ (mov r8, r8)
 800219a:	46bd      	mov	sp, r7
 800219c:	b002      	add	sp, #8
 800219e:	bd80      	pop	{r7, pc}

080021a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	2380      	movs	r3, #128	@ 0x80
 80021b4:	05db      	lsls	r3, r3, #23
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d007      	beq.n	80021ca <TIM_Base_SetConfig+0x2a>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a1f      	ldr	r2, [pc, #124]	@ (800223c <TIM_Base_SetConfig+0x9c>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d003      	beq.n	80021ca <TIM_Base_SetConfig+0x2a>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002240 <TIM_Base_SetConfig+0xa0>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d108      	bne.n	80021dc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2270      	movs	r2, #112	@ 0x70
 80021ce:	4393      	bics	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	4313      	orrs	r3, r2
 80021da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	2380      	movs	r3, #128	@ 0x80
 80021e0:	05db      	lsls	r3, r3, #23
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d007      	beq.n	80021f6 <TIM_Base_SetConfig+0x56>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a14      	ldr	r2, [pc, #80]	@ (800223c <TIM_Base_SetConfig+0x9c>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d003      	beq.n	80021f6 <TIM_Base_SetConfig+0x56>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a13      	ldr	r2, [pc, #76]	@ (8002240 <TIM_Base_SetConfig+0xa0>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d108      	bne.n	8002208 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	4a12      	ldr	r2, [pc, #72]	@ (8002244 <TIM_Base_SetConfig+0xa4>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	4313      	orrs	r3, r2
 8002206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2280      	movs	r2, #128	@ 0x80
 800220c:	4393      	bics	r3, r2
 800220e:	001a      	movs	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	691b      	ldr	r3, [r3, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2201      	movs	r2, #1
 8002232:	615a      	str	r2, [r3, #20]
}
 8002234:	46c0      	nop			@ (mov r8, r8)
 8002236:	46bd      	mov	sp, r7
 8002238:	b004      	add	sp, #16
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40010800 	.word	0x40010800
 8002240:	40011400 	.word	0x40011400
 8002244:	fffffcff 	.word	0xfffffcff

08002248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2238      	movs	r2, #56	@ 0x38
 8002256:	5c9b      	ldrb	r3, [r3, r2]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800225c:	2302      	movs	r3, #2
 800225e:	e042      	b.n	80022e6 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2238      	movs	r2, #56	@ 0x38
 8002264:	2101      	movs	r1, #1
 8002266:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2239      	movs	r2, #57	@ 0x39
 800226c:	2102      	movs	r1, #2
 800226e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2270      	movs	r2, #112	@ 0x70
 8002284:	4393      	bics	r3, r2
 8002286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	2380      	movs	r3, #128	@ 0x80
 80022a0:	05db      	lsls	r3, r3, #23
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d009      	beq.n	80022ba <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a11      	ldr	r2, [pc, #68]	@ (80022f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d004      	beq.n	80022ba <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a0f      	ldr	r2, [pc, #60]	@ (80022f4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d10c      	bne.n	80022d4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2280      	movs	r2, #128	@ 0x80
 80022be:	4393      	bics	r3, r2
 80022c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2239      	movs	r2, #57	@ 0x39
 80022d8:	2101      	movs	r1, #1
 80022da:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2238      	movs	r2, #56	@ 0x38
 80022e0:	2100      	movs	r1, #0
 80022e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	0018      	movs	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b004      	add	sp, #16
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	40010800 	.word	0x40010800
 80022f4:	40011400 	.word	0x40011400

080022f8 <siprintf>:
 80022f8:	b40e      	push	{r1, r2, r3}
 80022fa:	b510      	push	{r4, lr}
 80022fc:	2400      	movs	r4, #0
 80022fe:	490c      	ldr	r1, [pc, #48]	@ (8002330 <siprintf+0x38>)
 8002300:	b09d      	sub	sp, #116	@ 0x74
 8002302:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002304:	9002      	str	r0, [sp, #8]
 8002306:	9006      	str	r0, [sp, #24]
 8002308:	9107      	str	r1, [sp, #28]
 800230a:	9104      	str	r1, [sp, #16]
 800230c:	4809      	ldr	r0, [pc, #36]	@ (8002334 <siprintf+0x3c>)
 800230e:	490a      	ldr	r1, [pc, #40]	@ (8002338 <siprintf+0x40>)
 8002310:	cb04      	ldmia	r3!, {r2}
 8002312:	9105      	str	r1, [sp, #20]
 8002314:	6800      	ldr	r0, [r0, #0]
 8002316:	a902      	add	r1, sp, #8
 8002318:	9301      	str	r3, [sp, #4]
 800231a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800231c:	f000 f9a6 	bl	800266c <_svfiprintf_r>
 8002320:	9b02      	ldr	r3, [sp, #8]
 8002322:	701c      	strb	r4, [r3, #0]
 8002324:	b01d      	add	sp, #116	@ 0x74
 8002326:	bc10      	pop	{r4}
 8002328:	bc08      	pop	{r3}
 800232a:	b003      	add	sp, #12
 800232c:	4718      	bx	r3
 800232e:	46c0      	nop			@ (mov r8, r8)
 8002330:	7fffffff 	.word	0x7fffffff
 8002334:	2000004c 	.word	0x2000004c
 8002338:	ffff0208 	.word	0xffff0208

0800233c <memset>:
 800233c:	0003      	movs	r3, r0
 800233e:	1882      	adds	r2, r0, r2
 8002340:	4293      	cmp	r3, r2
 8002342:	d100      	bne.n	8002346 <memset+0xa>
 8002344:	4770      	bx	lr
 8002346:	7019      	strb	r1, [r3, #0]
 8002348:	3301      	adds	r3, #1
 800234a:	e7f9      	b.n	8002340 <memset+0x4>

0800234c <__errno>:
 800234c:	4b01      	ldr	r3, [pc, #4]	@ (8002354 <__errno+0x8>)
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	4770      	bx	lr
 8002352:	46c0      	nop			@ (mov r8, r8)
 8002354:	2000004c 	.word	0x2000004c

08002358 <__libc_init_array>:
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	2600      	movs	r6, #0
 800235c:	4c0c      	ldr	r4, [pc, #48]	@ (8002390 <__libc_init_array+0x38>)
 800235e:	4d0d      	ldr	r5, [pc, #52]	@ (8002394 <__libc_init_array+0x3c>)
 8002360:	1b64      	subs	r4, r4, r5
 8002362:	10a4      	asrs	r4, r4, #2
 8002364:	42a6      	cmp	r6, r4
 8002366:	d109      	bne.n	800237c <__libc_init_array+0x24>
 8002368:	2600      	movs	r6, #0
 800236a:	f000 fc69 	bl	8002c40 <_init>
 800236e:	4c0a      	ldr	r4, [pc, #40]	@ (8002398 <__libc_init_array+0x40>)
 8002370:	4d0a      	ldr	r5, [pc, #40]	@ (800239c <__libc_init_array+0x44>)
 8002372:	1b64      	subs	r4, r4, r5
 8002374:	10a4      	asrs	r4, r4, #2
 8002376:	42a6      	cmp	r6, r4
 8002378:	d105      	bne.n	8002386 <__libc_init_array+0x2e>
 800237a:	bd70      	pop	{r4, r5, r6, pc}
 800237c:	00b3      	lsls	r3, r6, #2
 800237e:	58eb      	ldr	r3, [r5, r3]
 8002380:	4798      	blx	r3
 8002382:	3601      	adds	r6, #1
 8002384:	e7ee      	b.n	8002364 <__libc_init_array+0xc>
 8002386:	00b3      	lsls	r3, r6, #2
 8002388:	58eb      	ldr	r3, [r5, r3]
 800238a:	4798      	blx	r3
 800238c:	3601      	adds	r6, #1
 800238e:	e7f2      	b.n	8002376 <__libc_init_array+0x1e>
 8002390:	08002cc0 	.word	0x08002cc0
 8002394:	08002cc0 	.word	0x08002cc0
 8002398:	08002cc4 	.word	0x08002cc4
 800239c:	08002cc0 	.word	0x08002cc0

080023a0 <__retarget_lock_acquire_recursive>:
 80023a0:	4770      	bx	lr

080023a2 <__retarget_lock_release_recursive>:
 80023a2:	4770      	bx	lr

080023a4 <strcpy>:
 80023a4:	0003      	movs	r3, r0
 80023a6:	780a      	ldrb	r2, [r1, #0]
 80023a8:	3101      	adds	r1, #1
 80023aa:	701a      	strb	r2, [r3, #0]
 80023ac:	3301      	adds	r3, #1
 80023ae:	2a00      	cmp	r2, #0
 80023b0:	d1f9      	bne.n	80023a6 <strcpy+0x2>
 80023b2:	4770      	bx	lr

080023b4 <_free_r>:
 80023b4:	b570      	push	{r4, r5, r6, lr}
 80023b6:	0005      	movs	r5, r0
 80023b8:	1e0c      	subs	r4, r1, #0
 80023ba:	d010      	beq.n	80023de <_free_r+0x2a>
 80023bc:	3c04      	subs	r4, #4
 80023be:	6823      	ldr	r3, [r4, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	da00      	bge.n	80023c6 <_free_r+0x12>
 80023c4:	18e4      	adds	r4, r4, r3
 80023c6:	0028      	movs	r0, r5
 80023c8:	f000 f8e0 	bl	800258c <__malloc_lock>
 80023cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002444 <_free_r+0x90>)
 80023ce:	6813      	ldr	r3, [r2, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d105      	bne.n	80023e0 <_free_r+0x2c>
 80023d4:	6063      	str	r3, [r4, #4]
 80023d6:	6014      	str	r4, [r2, #0]
 80023d8:	0028      	movs	r0, r5
 80023da:	f000 f8df 	bl	800259c <__malloc_unlock>
 80023de:	bd70      	pop	{r4, r5, r6, pc}
 80023e0:	42a3      	cmp	r3, r4
 80023e2:	d908      	bls.n	80023f6 <_free_r+0x42>
 80023e4:	6820      	ldr	r0, [r4, #0]
 80023e6:	1821      	adds	r1, r4, r0
 80023e8:	428b      	cmp	r3, r1
 80023ea:	d1f3      	bne.n	80023d4 <_free_r+0x20>
 80023ec:	6819      	ldr	r1, [r3, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	1809      	adds	r1, r1, r0
 80023f2:	6021      	str	r1, [r4, #0]
 80023f4:	e7ee      	b.n	80023d4 <_free_r+0x20>
 80023f6:	001a      	movs	r2, r3
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <_free_r+0x4e>
 80023fe:	42a3      	cmp	r3, r4
 8002400:	d9f9      	bls.n	80023f6 <_free_r+0x42>
 8002402:	6811      	ldr	r1, [r2, #0]
 8002404:	1850      	adds	r0, r2, r1
 8002406:	42a0      	cmp	r0, r4
 8002408:	d10b      	bne.n	8002422 <_free_r+0x6e>
 800240a:	6820      	ldr	r0, [r4, #0]
 800240c:	1809      	adds	r1, r1, r0
 800240e:	1850      	adds	r0, r2, r1
 8002410:	6011      	str	r1, [r2, #0]
 8002412:	4283      	cmp	r3, r0
 8002414:	d1e0      	bne.n	80023d8 <_free_r+0x24>
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	1841      	adds	r1, r0, r1
 800241c:	6011      	str	r1, [r2, #0]
 800241e:	6053      	str	r3, [r2, #4]
 8002420:	e7da      	b.n	80023d8 <_free_r+0x24>
 8002422:	42a0      	cmp	r0, r4
 8002424:	d902      	bls.n	800242c <_free_r+0x78>
 8002426:	230c      	movs	r3, #12
 8002428:	602b      	str	r3, [r5, #0]
 800242a:	e7d5      	b.n	80023d8 <_free_r+0x24>
 800242c:	6820      	ldr	r0, [r4, #0]
 800242e:	1821      	adds	r1, r4, r0
 8002430:	428b      	cmp	r3, r1
 8002432:	d103      	bne.n	800243c <_free_r+0x88>
 8002434:	6819      	ldr	r1, [r3, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	1809      	adds	r1, r1, r0
 800243a:	6021      	str	r1, [r4, #0]
 800243c:	6063      	str	r3, [r4, #4]
 800243e:	6054      	str	r4, [r2, #4]
 8002440:	e7ca      	b.n	80023d8 <_free_r+0x24>
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	2000026c 	.word	0x2000026c

08002448 <sbrk_aligned>:
 8002448:	b570      	push	{r4, r5, r6, lr}
 800244a:	4e0f      	ldr	r6, [pc, #60]	@ (8002488 <sbrk_aligned+0x40>)
 800244c:	000d      	movs	r5, r1
 800244e:	6831      	ldr	r1, [r6, #0]
 8002450:	0004      	movs	r4, r0
 8002452:	2900      	cmp	r1, #0
 8002454:	d102      	bne.n	800245c <sbrk_aligned+0x14>
 8002456:	f000 fb95 	bl	8002b84 <_sbrk_r>
 800245a:	6030      	str	r0, [r6, #0]
 800245c:	0029      	movs	r1, r5
 800245e:	0020      	movs	r0, r4
 8002460:	f000 fb90 	bl	8002b84 <_sbrk_r>
 8002464:	1c43      	adds	r3, r0, #1
 8002466:	d103      	bne.n	8002470 <sbrk_aligned+0x28>
 8002468:	2501      	movs	r5, #1
 800246a:	426d      	negs	r5, r5
 800246c:	0028      	movs	r0, r5
 800246e:	bd70      	pop	{r4, r5, r6, pc}
 8002470:	2303      	movs	r3, #3
 8002472:	1cc5      	adds	r5, r0, #3
 8002474:	439d      	bics	r5, r3
 8002476:	42a8      	cmp	r0, r5
 8002478:	d0f8      	beq.n	800246c <sbrk_aligned+0x24>
 800247a:	1a29      	subs	r1, r5, r0
 800247c:	0020      	movs	r0, r4
 800247e:	f000 fb81 	bl	8002b84 <_sbrk_r>
 8002482:	3001      	adds	r0, #1
 8002484:	d1f2      	bne.n	800246c <sbrk_aligned+0x24>
 8002486:	e7ef      	b.n	8002468 <sbrk_aligned+0x20>
 8002488:	20000268 	.word	0x20000268

0800248c <_malloc_r>:
 800248c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800248e:	2203      	movs	r2, #3
 8002490:	1ccb      	adds	r3, r1, #3
 8002492:	4393      	bics	r3, r2
 8002494:	3308      	adds	r3, #8
 8002496:	0005      	movs	r5, r0
 8002498:	001f      	movs	r7, r3
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d234      	bcs.n	8002508 <_malloc_r+0x7c>
 800249e:	270c      	movs	r7, #12
 80024a0:	42b9      	cmp	r1, r7
 80024a2:	d833      	bhi.n	800250c <_malloc_r+0x80>
 80024a4:	0028      	movs	r0, r5
 80024a6:	f000 f871 	bl	800258c <__malloc_lock>
 80024aa:	4e37      	ldr	r6, [pc, #220]	@ (8002588 <_malloc_r+0xfc>)
 80024ac:	6833      	ldr	r3, [r6, #0]
 80024ae:	001c      	movs	r4, r3
 80024b0:	2c00      	cmp	r4, #0
 80024b2:	d12f      	bne.n	8002514 <_malloc_r+0x88>
 80024b4:	0039      	movs	r1, r7
 80024b6:	0028      	movs	r0, r5
 80024b8:	f7ff ffc6 	bl	8002448 <sbrk_aligned>
 80024bc:	0004      	movs	r4, r0
 80024be:	1c43      	adds	r3, r0, #1
 80024c0:	d15f      	bne.n	8002582 <_malloc_r+0xf6>
 80024c2:	6834      	ldr	r4, [r6, #0]
 80024c4:	9400      	str	r4, [sp, #0]
 80024c6:	9b00      	ldr	r3, [sp, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d14a      	bne.n	8002562 <_malloc_r+0xd6>
 80024cc:	2c00      	cmp	r4, #0
 80024ce:	d052      	beq.n	8002576 <_malloc_r+0xea>
 80024d0:	6823      	ldr	r3, [r4, #0]
 80024d2:	0028      	movs	r0, r5
 80024d4:	18e3      	adds	r3, r4, r3
 80024d6:	9900      	ldr	r1, [sp, #0]
 80024d8:	9301      	str	r3, [sp, #4]
 80024da:	f000 fb53 	bl	8002b84 <_sbrk_r>
 80024de:	9b01      	ldr	r3, [sp, #4]
 80024e0:	4283      	cmp	r3, r0
 80024e2:	d148      	bne.n	8002576 <_malloc_r+0xea>
 80024e4:	6823      	ldr	r3, [r4, #0]
 80024e6:	0028      	movs	r0, r5
 80024e8:	1aff      	subs	r7, r7, r3
 80024ea:	0039      	movs	r1, r7
 80024ec:	f7ff ffac 	bl	8002448 <sbrk_aligned>
 80024f0:	3001      	adds	r0, #1
 80024f2:	d040      	beq.n	8002576 <_malloc_r+0xea>
 80024f4:	6823      	ldr	r3, [r4, #0]
 80024f6:	19db      	adds	r3, r3, r7
 80024f8:	6023      	str	r3, [r4, #0]
 80024fa:	6833      	ldr	r3, [r6, #0]
 80024fc:	685a      	ldr	r2, [r3, #4]
 80024fe:	2a00      	cmp	r2, #0
 8002500:	d133      	bne.n	800256a <_malloc_r+0xde>
 8002502:	9b00      	ldr	r3, [sp, #0]
 8002504:	6033      	str	r3, [r6, #0]
 8002506:	e019      	b.n	800253c <_malloc_r+0xb0>
 8002508:	2b00      	cmp	r3, #0
 800250a:	dac9      	bge.n	80024a0 <_malloc_r+0x14>
 800250c:	230c      	movs	r3, #12
 800250e:	602b      	str	r3, [r5, #0]
 8002510:	2000      	movs	r0, #0
 8002512:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002514:	6821      	ldr	r1, [r4, #0]
 8002516:	1bc9      	subs	r1, r1, r7
 8002518:	d420      	bmi.n	800255c <_malloc_r+0xd0>
 800251a:	290b      	cmp	r1, #11
 800251c:	d90a      	bls.n	8002534 <_malloc_r+0xa8>
 800251e:	19e2      	adds	r2, r4, r7
 8002520:	6027      	str	r7, [r4, #0]
 8002522:	42a3      	cmp	r3, r4
 8002524:	d104      	bne.n	8002530 <_malloc_r+0xa4>
 8002526:	6032      	str	r2, [r6, #0]
 8002528:	6863      	ldr	r3, [r4, #4]
 800252a:	6011      	str	r1, [r2, #0]
 800252c:	6053      	str	r3, [r2, #4]
 800252e:	e005      	b.n	800253c <_malloc_r+0xb0>
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	e7f9      	b.n	8002528 <_malloc_r+0x9c>
 8002534:	6862      	ldr	r2, [r4, #4]
 8002536:	42a3      	cmp	r3, r4
 8002538:	d10e      	bne.n	8002558 <_malloc_r+0xcc>
 800253a:	6032      	str	r2, [r6, #0]
 800253c:	0028      	movs	r0, r5
 800253e:	f000 f82d 	bl	800259c <__malloc_unlock>
 8002542:	0020      	movs	r0, r4
 8002544:	2207      	movs	r2, #7
 8002546:	300b      	adds	r0, #11
 8002548:	1d23      	adds	r3, r4, #4
 800254a:	4390      	bics	r0, r2
 800254c:	1ac2      	subs	r2, r0, r3
 800254e:	4298      	cmp	r0, r3
 8002550:	d0df      	beq.n	8002512 <_malloc_r+0x86>
 8002552:	1a1b      	subs	r3, r3, r0
 8002554:	50a3      	str	r3, [r4, r2]
 8002556:	e7dc      	b.n	8002512 <_malloc_r+0x86>
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	e7ef      	b.n	800253c <_malloc_r+0xb0>
 800255c:	0023      	movs	r3, r4
 800255e:	6864      	ldr	r4, [r4, #4]
 8002560:	e7a6      	b.n	80024b0 <_malloc_r+0x24>
 8002562:	9c00      	ldr	r4, [sp, #0]
 8002564:	6863      	ldr	r3, [r4, #4]
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	e7ad      	b.n	80024c6 <_malloc_r+0x3a>
 800256a:	001a      	movs	r2, r3
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	42a3      	cmp	r3, r4
 8002570:	d1fb      	bne.n	800256a <_malloc_r+0xde>
 8002572:	2300      	movs	r3, #0
 8002574:	e7da      	b.n	800252c <_malloc_r+0xa0>
 8002576:	230c      	movs	r3, #12
 8002578:	0028      	movs	r0, r5
 800257a:	602b      	str	r3, [r5, #0]
 800257c:	f000 f80e 	bl	800259c <__malloc_unlock>
 8002580:	e7c6      	b.n	8002510 <_malloc_r+0x84>
 8002582:	6007      	str	r7, [r0, #0]
 8002584:	e7da      	b.n	800253c <_malloc_r+0xb0>
 8002586:	46c0      	nop			@ (mov r8, r8)
 8002588:	2000026c 	.word	0x2000026c

0800258c <__malloc_lock>:
 800258c:	b510      	push	{r4, lr}
 800258e:	4802      	ldr	r0, [pc, #8]	@ (8002598 <__malloc_lock+0xc>)
 8002590:	f7ff ff06 	bl	80023a0 <__retarget_lock_acquire_recursive>
 8002594:	bd10      	pop	{r4, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	20000264 	.word	0x20000264

0800259c <__malloc_unlock>:
 800259c:	b510      	push	{r4, lr}
 800259e:	4802      	ldr	r0, [pc, #8]	@ (80025a8 <__malloc_unlock+0xc>)
 80025a0:	f7ff feff 	bl	80023a2 <__retarget_lock_release_recursive>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			@ (mov r8, r8)
 80025a8:	20000264 	.word	0x20000264

080025ac <__ssputs_r>:
 80025ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ae:	688e      	ldr	r6, [r1, #8]
 80025b0:	b085      	sub	sp, #20
 80025b2:	001f      	movs	r7, r3
 80025b4:	000c      	movs	r4, r1
 80025b6:	680b      	ldr	r3, [r1, #0]
 80025b8:	9002      	str	r0, [sp, #8]
 80025ba:	9203      	str	r2, [sp, #12]
 80025bc:	42be      	cmp	r6, r7
 80025be:	d830      	bhi.n	8002622 <__ssputs_r+0x76>
 80025c0:	210c      	movs	r1, #12
 80025c2:	5e62      	ldrsh	r2, [r4, r1]
 80025c4:	2190      	movs	r1, #144	@ 0x90
 80025c6:	00c9      	lsls	r1, r1, #3
 80025c8:	420a      	tst	r2, r1
 80025ca:	d028      	beq.n	800261e <__ssputs_r+0x72>
 80025cc:	2003      	movs	r0, #3
 80025ce:	6921      	ldr	r1, [r4, #16]
 80025d0:	1a5b      	subs	r3, r3, r1
 80025d2:	9301      	str	r3, [sp, #4]
 80025d4:	6963      	ldr	r3, [r4, #20]
 80025d6:	4343      	muls	r3, r0
 80025d8:	9801      	ldr	r0, [sp, #4]
 80025da:	0fdd      	lsrs	r5, r3, #31
 80025dc:	18ed      	adds	r5, r5, r3
 80025de:	1c7b      	adds	r3, r7, #1
 80025e0:	181b      	adds	r3, r3, r0
 80025e2:	106d      	asrs	r5, r5, #1
 80025e4:	42ab      	cmp	r3, r5
 80025e6:	d900      	bls.n	80025ea <__ssputs_r+0x3e>
 80025e8:	001d      	movs	r5, r3
 80025ea:	0552      	lsls	r2, r2, #21
 80025ec:	d528      	bpl.n	8002640 <__ssputs_r+0x94>
 80025ee:	0029      	movs	r1, r5
 80025f0:	9802      	ldr	r0, [sp, #8]
 80025f2:	f7ff ff4b 	bl	800248c <_malloc_r>
 80025f6:	1e06      	subs	r6, r0, #0
 80025f8:	d02c      	beq.n	8002654 <__ssputs_r+0xa8>
 80025fa:	9a01      	ldr	r2, [sp, #4]
 80025fc:	6921      	ldr	r1, [r4, #16]
 80025fe:	f000 fade 	bl	8002bbe <memcpy>
 8002602:	89a2      	ldrh	r2, [r4, #12]
 8002604:	4b18      	ldr	r3, [pc, #96]	@ (8002668 <__ssputs_r+0xbc>)
 8002606:	401a      	ands	r2, r3
 8002608:	2380      	movs	r3, #128	@ 0x80
 800260a:	4313      	orrs	r3, r2
 800260c:	81a3      	strh	r3, [r4, #12]
 800260e:	9b01      	ldr	r3, [sp, #4]
 8002610:	6126      	str	r6, [r4, #16]
 8002612:	18f6      	adds	r6, r6, r3
 8002614:	6026      	str	r6, [r4, #0]
 8002616:	003e      	movs	r6, r7
 8002618:	6165      	str	r5, [r4, #20]
 800261a:	1aed      	subs	r5, r5, r3
 800261c:	60a5      	str	r5, [r4, #8]
 800261e:	42be      	cmp	r6, r7
 8002620:	d900      	bls.n	8002624 <__ssputs_r+0x78>
 8002622:	003e      	movs	r6, r7
 8002624:	0032      	movs	r2, r6
 8002626:	9903      	ldr	r1, [sp, #12]
 8002628:	6820      	ldr	r0, [r4, #0]
 800262a:	f000 fa99 	bl	8002b60 <memmove>
 800262e:	2000      	movs	r0, #0
 8002630:	68a3      	ldr	r3, [r4, #8]
 8002632:	1b9b      	subs	r3, r3, r6
 8002634:	60a3      	str	r3, [r4, #8]
 8002636:	6823      	ldr	r3, [r4, #0]
 8002638:	199b      	adds	r3, r3, r6
 800263a:	6023      	str	r3, [r4, #0]
 800263c:	b005      	add	sp, #20
 800263e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002640:	002a      	movs	r2, r5
 8002642:	9802      	ldr	r0, [sp, #8]
 8002644:	f000 fac4 	bl	8002bd0 <_realloc_r>
 8002648:	1e06      	subs	r6, r0, #0
 800264a:	d1e0      	bne.n	800260e <__ssputs_r+0x62>
 800264c:	6921      	ldr	r1, [r4, #16]
 800264e:	9802      	ldr	r0, [sp, #8]
 8002650:	f7ff feb0 	bl	80023b4 <_free_r>
 8002654:	230c      	movs	r3, #12
 8002656:	2001      	movs	r0, #1
 8002658:	9a02      	ldr	r2, [sp, #8]
 800265a:	4240      	negs	r0, r0
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	89a2      	ldrh	r2, [r4, #12]
 8002660:	3334      	adds	r3, #52	@ 0x34
 8002662:	4313      	orrs	r3, r2
 8002664:	81a3      	strh	r3, [r4, #12]
 8002666:	e7e9      	b.n	800263c <__ssputs_r+0x90>
 8002668:	fffffb7f 	.word	0xfffffb7f

0800266c <_svfiprintf_r>:
 800266c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800266e:	b0a1      	sub	sp, #132	@ 0x84
 8002670:	9003      	str	r0, [sp, #12]
 8002672:	001d      	movs	r5, r3
 8002674:	898b      	ldrh	r3, [r1, #12]
 8002676:	000f      	movs	r7, r1
 8002678:	0016      	movs	r6, r2
 800267a:	061b      	lsls	r3, r3, #24
 800267c:	d511      	bpl.n	80026a2 <_svfiprintf_r+0x36>
 800267e:	690b      	ldr	r3, [r1, #16]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10e      	bne.n	80026a2 <_svfiprintf_r+0x36>
 8002684:	2140      	movs	r1, #64	@ 0x40
 8002686:	f7ff ff01 	bl	800248c <_malloc_r>
 800268a:	6038      	str	r0, [r7, #0]
 800268c:	6138      	str	r0, [r7, #16]
 800268e:	2800      	cmp	r0, #0
 8002690:	d105      	bne.n	800269e <_svfiprintf_r+0x32>
 8002692:	230c      	movs	r3, #12
 8002694:	9a03      	ldr	r2, [sp, #12]
 8002696:	6013      	str	r3, [r2, #0]
 8002698:	2001      	movs	r0, #1
 800269a:	4240      	negs	r0, r0
 800269c:	e0cf      	b.n	800283e <_svfiprintf_r+0x1d2>
 800269e:	2340      	movs	r3, #64	@ 0x40
 80026a0:	617b      	str	r3, [r7, #20]
 80026a2:	2300      	movs	r3, #0
 80026a4:	ac08      	add	r4, sp, #32
 80026a6:	6163      	str	r3, [r4, #20]
 80026a8:	3320      	adds	r3, #32
 80026aa:	7663      	strb	r3, [r4, #25]
 80026ac:	3310      	adds	r3, #16
 80026ae:	76a3      	strb	r3, [r4, #26]
 80026b0:	9507      	str	r5, [sp, #28]
 80026b2:	0035      	movs	r5, r6
 80026b4:	782b      	ldrb	r3, [r5, #0]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <_svfiprintf_r+0x52>
 80026ba:	2b25      	cmp	r3, #37	@ 0x25
 80026bc:	d148      	bne.n	8002750 <_svfiprintf_r+0xe4>
 80026be:	1bab      	subs	r3, r5, r6
 80026c0:	9305      	str	r3, [sp, #20]
 80026c2:	42b5      	cmp	r5, r6
 80026c4:	d00b      	beq.n	80026de <_svfiprintf_r+0x72>
 80026c6:	0032      	movs	r2, r6
 80026c8:	0039      	movs	r1, r7
 80026ca:	9803      	ldr	r0, [sp, #12]
 80026cc:	f7ff ff6e 	bl	80025ac <__ssputs_r>
 80026d0:	3001      	adds	r0, #1
 80026d2:	d100      	bne.n	80026d6 <_svfiprintf_r+0x6a>
 80026d4:	e0ae      	b.n	8002834 <_svfiprintf_r+0x1c8>
 80026d6:	6963      	ldr	r3, [r4, #20]
 80026d8:	9a05      	ldr	r2, [sp, #20]
 80026da:	189b      	adds	r3, r3, r2
 80026dc:	6163      	str	r3, [r4, #20]
 80026de:	782b      	ldrb	r3, [r5, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d100      	bne.n	80026e6 <_svfiprintf_r+0x7a>
 80026e4:	e0a6      	b.n	8002834 <_svfiprintf_r+0x1c8>
 80026e6:	2201      	movs	r2, #1
 80026e8:	2300      	movs	r3, #0
 80026ea:	4252      	negs	r2, r2
 80026ec:	6062      	str	r2, [r4, #4]
 80026ee:	a904      	add	r1, sp, #16
 80026f0:	3254      	adds	r2, #84	@ 0x54
 80026f2:	1852      	adds	r2, r2, r1
 80026f4:	1c6e      	adds	r6, r5, #1
 80026f6:	6023      	str	r3, [r4, #0]
 80026f8:	60e3      	str	r3, [r4, #12]
 80026fa:	60a3      	str	r3, [r4, #8]
 80026fc:	7013      	strb	r3, [r2, #0]
 80026fe:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002700:	4b54      	ldr	r3, [pc, #336]	@ (8002854 <_svfiprintf_r+0x1e8>)
 8002702:	2205      	movs	r2, #5
 8002704:	0018      	movs	r0, r3
 8002706:	7831      	ldrb	r1, [r6, #0]
 8002708:	9305      	str	r3, [sp, #20]
 800270a:	f000 fa4d 	bl	8002ba8 <memchr>
 800270e:	1c75      	adds	r5, r6, #1
 8002710:	2800      	cmp	r0, #0
 8002712:	d11f      	bne.n	8002754 <_svfiprintf_r+0xe8>
 8002714:	6822      	ldr	r2, [r4, #0]
 8002716:	06d3      	lsls	r3, r2, #27
 8002718:	d504      	bpl.n	8002724 <_svfiprintf_r+0xb8>
 800271a:	2353      	movs	r3, #83	@ 0x53
 800271c:	a904      	add	r1, sp, #16
 800271e:	185b      	adds	r3, r3, r1
 8002720:	2120      	movs	r1, #32
 8002722:	7019      	strb	r1, [r3, #0]
 8002724:	0713      	lsls	r3, r2, #28
 8002726:	d504      	bpl.n	8002732 <_svfiprintf_r+0xc6>
 8002728:	2353      	movs	r3, #83	@ 0x53
 800272a:	a904      	add	r1, sp, #16
 800272c:	185b      	adds	r3, r3, r1
 800272e:	212b      	movs	r1, #43	@ 0x2b
 8002730:	7019      	strb	r1, [r3, #0]
 8002732:	7833      	ldrb	r3, [r6, #0]
 8002734:	2b2a      	cmp	r3, #42	@ 0x2a
 8002736:	d016      	beq.n	8002766 <_svfiprintf_r+0xfa>
 8002738:	0035      	movs	r5, r6
 800273a:	2100      	movs	r1, #0
 800273c:	200a      	movs	r0, #10
 800273e:	68e3      	ldr	r3, [r4, #12]
 8002740:	782a      	ldrb	r2, [r5, #0]
 8002742:	1c6e      	adds	r6, r5, #1
 8002744:	3a30      	subs	r2, #48	@ 0x30
 8002746:	2a09      	cmp	r2, #9
 8002748:	d950      	bls.n	80027ec <_svfiprintf_r+0x180>
 800274a:	2900      	cmp	r1, #0
 800274c:	d111      	bne.n	8002772 <_svfiprintf_r+0x106>
 800274e:	e017      	b.n	8002780 <_svfiprintf_r+0x114>
 8002750:	3501      	adds	r5, #1
 8002752:	e7af      	b.n	80026b4 <_svfiprintf_r+0x48>
 8002754:	9b05      	ldr	r3, [sp, #20]
 8002756:	6822      	ldr	r2, [r4, #0]
 8002758:	1ac0      	subs	r0, r0, r3
 800275a:	2301      	movs	r3, #1
 800275c:	4083      	lsls	r3, r0
 800275e:	4313      	orrs	r3, r2
 8002760:	002e      	movs	r6, r5
 8002762:	6023      	str	r3, [r4, #0]
 8002764:	e7cc      	b.n	8002700 <_svfiprintf_r+0x94>
 8002766:	9b07      	ldr	r3, [sp, #28]
 8002768:	1d19      	adds	r1, r3, #4
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	9107      	str	r1, [sp, #28]
 800276e:	2b00      	cmp	r3, #0
 8002770:	db01      	blt.n	8002776 <_svfiprintf_r+0x10a>
 8002772:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002774:	e004      	b.n	8002780 <_svfiprintf_r+0x114>
 8002776:	425b      	negs	r3, r3
 8002778:	60e3      	str	r3, [r4, #12]
 800277a:	2302      	movs	r3, #2
 800277c:	4313      	orrs	r3, r2
 800277e:	6023      	str	r3, [r4, #0]
 8002780:	782b      	ldrb	r3, [r5, #0]
 8002782:	2b2e      	cmp	r3, #46	@ 0x2e
 8002784:	d10c      	bne.n	80027a0 <_svfiprintf_r+0x134>
 8002786:	786b      	ldrb	r3, [r5, #1]
 8002788:	2b2a      	cmp	r3, #42	@ 0x2a
 800278a:	d134      	bne.n	80027f6 <_svfiprintf_r+0x18a>
 800278c:	9b07      	ldr	r3, [sp, #28]
 800278e:	3502      	adds	r5, #2
 8002790:	1d1a      	adds	r2, r3, #4
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	9207      	str	r2, [sp, #28]
 8002796:	2b00      	cmp	r3, #0
 8002798:	da01      	bge.n	800279e <_svfiprintf_r+0x132>
 800279a:	2301      	movs	r3, #1
 800279c:	425b      	negs	r3, r3
 800279e:	9309      	str	r3, [sp, #36]	@ 0x24
 80027a0:	4e2d      	ldr	r6, [pc, #180]	@ (8002858 <_svfiprintf_r+0x1ec>)
 80027a2:	2203      	movs	r2, #3
 80027a4:	0030      	movs	r0, r6
 80027a6:	7829      	ldrb	r1, [r5, #0]
 80027a8:	f000 f9fe 	bl	8002ba8 <memchr>
 80027ac:	2800      	cmp	r0, #0
 80027ae:	d006      	beq.n	80027be <_svfiprintf_r+0x152>
 80027b0:	2340      	movs	r3, #64	@ 0x40
 80027b2:	1b80      	subs	r0, r0, r6
 80027b4:	4083      	lsls	r3, r0
 80027b6:	6822      	ldr	r2, [r4, #0]
 80027b8:	3501      	adds	r5, #1
 80027ba:	4313      	orrs	r3, r2
 80027bc:	6023      	str	r3, [r4, #0]
 80027be:	7829      	ldrb	r1, [r5, #0]
 80027c0:	2206      	movs	r2, #6
 80027c2:	4826      	ldr	r0, [pc, #152]	@ (800285c <_svfiprintf_r+0x1f0>)
 80027c4:	1c6e      	adds	r6, r5, #1
 80027c6:	7621      	strb	r1, [r4, #24]
 80027c8:	f000 f9ee 	bl	8002ba8 <memchr>
 80027cc:	2800      	cmp	r0, #0
 80027ce:	d038      	beq.n	8002842 <_svfiprintf_r+0x1d6>
 80027d0:	4b23      	ldr	r3, [pc, #140]	@ (8002860 <_svfiprintf_r+0x1f4>)
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d122      	bne.n	800281c <_svfiprintf_r+0x1b0>
 80027d6:	2207      	movs	r2, #7
 80027d8:	9b07      	ldr	r3, [sp, #28]
 80027da:	3307      	adds	r3, #7
 80027dc:	4393      	bics	r3, r2
 80027de:	3308      	adds	r3, #8
 80027e0:	9307      	str	r3, [sp, #28]
 80027e2:	6963      	ldr	r3, [r4, #20]
 80027e4:	9a04      	ldr	r2, [sp, #16]
 80027e6:	189b      	adds	r3, r3, r2
 80027e8:	6163      	str	r3, [r4, #20]
 80027ea:	e762      	b.n	80026b2 <_svfiprintf_r+0x46>
 80027ec:	4343      	muls	r3, r0
 80027ee:	0035      	movs	r5, r6
 80027f0:	2101      	movs	r1, #1
 80027f2:	189b      	adds	r3, r3, r2
 80027f4:	e7a4      	b.n	8002740 <_svfiprintf_r+0xd4>
 80027f6:	2300      	movs	r3, #0
 80027f8:	200a      	movs	r0, #10
 80027fa:	0019      	movs	r1, r3
 80027fc:	3501      	adds	r5, #1
 80027fe:	6063      	str	r3, [r4, #4]
 8002800:	782a      	ldrb	r2, [r5, #0]
 8002802:	1c6e      	adds	r6, r5, #1
 8002804:	3a30      	subs	r2, #48	@ 0x30
 8002806:	2a09      	cmp	r2, #9
 8002808:	d903      	bls.n	8002812 <_svfiprintf_r+0x1a6>
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0c8      	beq.n	80027a0 <_svfiprintf_r+0x134>
 800280e:	9109      	str	r1, [sp, #36]	@ 0x24
 8002810:	e7c6      	b.n	80027a0 <_svfiprintf_r+0x134>
 8002812:	4341      	muls	r1, r0
 8002814:	0035      	movs	r5, r6
 8002816:	2301      	movs	r3, #1
 8002818:	1889      	adds	r1, r1, r2
 800281a:	e7f1      	b.n	8002800 <_svfiprintf_r+0x194>
 800281c:	aa07      	add	r2, sp, #28
 800281e:	9200      	str	r2, [sp, #0]
 8002820:	0021      	movs	r1, r4
 8002822:	003a      	movs	r2, r7
 8002824:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <_svfiprintf_r+0x1f8>)
 8002826:	9803      	ldr	r0, [sp, #12]
 8002828:	e000      	b.n	800282c <_svfiprintf_r+0x1c0>
 800282a:	bf00      	nop
 800282c:	9004      	str	r0, [sp, #16]
 800282e:	9b04      	ldr	r3, [sp, #16]
 8002830:	3301      	adds	r3, #1
 8002832:	d1d6      	bne.n	80027e2 <_svfiprintf_r+0x176>
 8002834:	89bb      	ldrh	r3, [r7, #12]
 8002836:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8002838:	065b      	lsls	r3, r3, #25
 800283a:	d500      	bpl.n	800283e <_svfiprintf_r+0x1d2>
 800283c:	e72c      	b.n	8002698 <_svfiprintf_r+0x2c>
 800283e:	b021      	add	sp, #132	@ 0x84
 8002840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002842:	aa07      	add	r2, sp, #28
 8002844:	9200      	str	r2, [sp, #0]
 8002846:	0021      	movs	r1, r4
 8002848:	003a      	movs	r2, r7
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <_svfiprintf_r+0x1f8>)
 800284c:	9803      	ldr	r0, [sp, #12]
 800284e:	f000 f87b 	bl	8002948 <_printf_i>
 8002852:	e7eb      	b.n	800282c <_svfiprintf_r+0x1c0>
 8002854:	08002c85 	.word	0x08002c85
 8002858:	08002c8b 	.word	0x08002c8b
 800285c:	08002c8f 	.word	0x08002c8f
 8002860:	00000000 	.word	0x00000000
 8002864:	080025ad 	.word	0x080025ad

08002868 <_printf_common>:
 8002868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800286a:	0016      	movs	r6, r2
 800286c:	9301      	str	r3, [sp, #4]
 800286e:	688a      	ldr	r2, [r1, #8]
 8002870:	690b      	ldr	r3, [r1, #16]
 8002872:	000c      	movs	r4, r1
 8002874:	9000      	str	r0, [sp, #0]
 8002876:	4293      	cmp	r3, r2
 8002878:	da00      	bge.n	800287c <_printf_common+0x14>
 800287a:	0013      	movs	r3, r2
 800287c:	0022      	movs	r2, r4
 800287e:	6033      	str	r3, [r6, #0]
 8002880:	3243      	adds	r2, #67	@ 0x43
 8002882:	7812      	ldrb	r2, [r2, #0]
 8002884:	2a00      	cmp	r2, #0
 8002886:	d001      	beq.n	800288c <_printf_common+0x24>
 8002888:	3301      	adds	r3, #1
 800288a:	6033      	str	r3, [r6, #0]
 800288c:	6823      	ldr	r3, [r4, #0]
 800288e:	069b      	lsls	r3, r3, #26
 8002890:	d502      	bpl.n	8002898 <_printf_common+0x30>
 8002892:	6833      	ldr	r3, [r6, #0]
 8002894:	3302      	adds	r3, #2
 8002896:	6033      	str	r3, [r6, #0]
 8002898:	6822      	ldr	r2, [r4, #0]
 800289a:	2306      	movs	r3, #6
 800289c:	0015      	movs	r5, r2
 800289e:	401d      	ands	r5, r3
 80028a0:	421a      	tst	r2, r3
 80028a2:	d027      	beq.n	80028f4 <_printf_common+0x8c>
 80028a4:	0023      	movs	r3, r4
 80028a6:	3343      	adds	r3, #67	@ 0x43
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	1e5a      	subs	r2, r3, #1
 80028ac:	4193      	sbcs	r3, r2
 80028ae:	6822      	ldr	r2, [r4, #0]
 80028b0:	0692      	lsls	r2, r2, #26
 80028b2:	d430      	bmi.n	8002916 <_printf_common+0xae>
 80028b4:	0022      	movs	r2, r4
 80028b6:	9901      	ldr	r1, [sp, #4]
 80028b8:	9800      	ldr	r0, [sp, #0]
 80028ba:	9d08      	ldr	r5, [sp, #32]
 80028bc:	3243      	adds	r2, #67	@ 0x43
 80028be:	47a8      	blx	r5
 80028c0:	3001      	adds	r0, #1
 80028c2:	d025      	beq.n	8002910 <_printf_common+0xa8>
 80028c4:	2206      	movs	r2, #6
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	2500      	movs	r5, #0
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d105      	bne.n	80028dc <_printf_common+0x74>
 80028d0:	6833      	ldr	r3, [r6, #0]
 80028d2:	68e5      	ldr	r5, [r4, #12]
 80028d4:	1aed      	subs	r5, r5, r3
 80028d6:	43eb      	mvns	r3, r5
 80028d8:	17db      	asrs	r3, r3, #31
 80028da:	401d      	ands	r5, r3
 80028dc:	68a3      	ldr	r3, [r4, #8]
 80028de:	6922      	ldr	r2, [r4, #16]
 80028e0:	4293      	cmp	r3, r2
 80028e2:	dd01      	ble.n	80028e8 <_printf_common+0x80>
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	18ed      	adds	r5, r5, r3
 80028e8:	2600      	movs	r6, #0
 80028ea:	42b5      	cmp	r5, r6
 80028ec:	d120      	bne.n	8002930 <_printf_common+0xc8>
 80028ee:	2000      	movs	r0, #0
 80028f0:	e010      	b.n	8002914 <_printf_common+0xac>
 80028f2:	3501      	adds	r5, #1
 80028f4:	68e3      	ldr	r3, [r4, #12]
 80028f6:	6832      	ldr	r2, [r6, #0]
 80028f8:	1a9b      	subs	r3, r3, r2
 80028fa:	42ab      	cmp	r3, r5
 80028fc:	ddd2      	ble.n	80028a4 <_printf_common+0x3c>
 80028fe:	0022      	movs	r2, r4
 8002900:	2301      	movs	r3, #1
 8002902:	9901      	ldr	r1, [sp, #4]
 8002904:	9800      	ldr	r0, [sp, #0]
 8002906:	9f08      	ldr	r7, [sp, #32]
 8002908:	3219      	adds	r2, #25
 800290a:	47b8      	blx	r7
 800290c:	3001      	adds	r0, #1
 800290e:	d1f0      	bne.n	80028f2 <_printf_common+0x8a>
 8002910:	2001      	movs	r0, #1
 8002912:	4240      	negs	r0, r0
 8002914:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002916:	2030      	movs	r0, #48	@ 0x30
 8002918:	18e1      	adds	r1, r4, r3
 800291a:	3143      	adds	r1, #67	@ 0x43
 800291c:	7008      	strb	r0, [r1, #0]
 800291e:	0021      	movs	r1, r4
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	3145      	adds	r1, #69	@ 0x45
 8002924:	7809      	ldrb	r1, [r1, #0]
 8002926:	18a2      	adds	r2, r4, r2
 8002928:	3243      	adds	r2, #67	@ 0x43
 800292a:	3302      	adds	r3, #2
 800292c:	7011      	strb	r1, [r2, #0]
 800292e:	e7c1      	b.n	80028b4 <_printf_common+0x4c>
 8002930:	0022      	movs	r2, r4
 8002932:	2301      	movs	r3, #1
 8002934:	9901      	ldr	r1, [sp, #4]
 8002936:	9800      	ldr	r0, [sp, #0]
 8002938:	9f08      	ldr	r7, [sp, #32]
 800293a:	321a      	adds	r2, #26
 800293c:	47b8      	blx	r7
 800293e:	3001      	adds	r0, #1
 8002940:	d0e6      	beq.n	8002910 <_printf_common+0xa8>
 8002942:	3601      	adds	r6, #1
 8002944:	e7d1      	b.n	80028ea <_printf_common+0x82>
	...

08002948 <_printf_i>:
 8002948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800294a:	b08b      	sub	sp, #44	@ 0x2c
 800294c:	9206      	str	r2, [sp, #24]
 800294e:	000a      	movs	r2, r1
 8002950:	3243      	adds	r2, #67	@ 0x43
 8002952:	9307      	str	r3, [sp, #28]
 8002954:	9005      	str	r0, [sp, #20]
 8002956:	9203      	str	r2, [sp, #12]
 8002958:	7e0a      	ldrb	r2, [r1, #24]
 800295a:	000c      	movs	r4, r1
 800295c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800295e:	2a78      	cmp	r2, #120	@ 0x78
 8002960:	d809      	bhi.n	8002976 <_printf_i+0x2e>
 8002962:	2a62      	cmp	r2, #98	@ 0x62
 8002964:	d80b      	bhi.n	800297e <_printf_i+0x36>
 8002966:	2a00      	cmp	r2, #0
 8002968:	d100      	bne.n	800296c <_printf_i+0x24>
 800296a:	e0ba      	b.n	8002ae2 <_printf_i+0x19a>
 800296c:	497a      	ldr	r1, [pc, #488]	@ (8002b58 <_printf_i+0x210>)
 800296e:	9104      	str	r1, [sp, #16]
 8002970:	2a58      	cmp	r2, #88	@ 0x58
 8002972:	d100      	bne.n	8002976 <_printf_i+0x2e>
 8002974:	e08e      	b.n	8002a94 <_printf_i+0x14c>
 8002976:	0025      	movs	r5, r4
 8002978:	3542      	adds	r5, #66	@ 0x42
 800297a:	702a      	strb	r2, [r5, #0]
 800297c:	e022      	b.n	80029c4 <_printf_i+0x7c>
 800297e:	0010      	movs	r0, r2
 8002980:	3863      	subs	r0, #99	@ 0x63
 8002982:	2815      	cmp	r0, #21
 8002984:	d8f7      	bhi.n	8002976 <_printf_i+0x2e>
 8002986:	f7fd fbbf 	bl	8000108 <__gnu_thumb1_case_shi>
 800298a:	0016      	.short	0x0016
 800298c:	fff6001f 	.word	0xfff6001f
 8002990:	fff6fff6 	.word	0xfff6fff6
 8002994:	001ffff6 	.word	0x001ffff6
 8002998:	fff6fff6 	.word	0xfff6fff6
 800299c:	fff6fff6 	.word	0xfff6fff6
 80029a0:	0036009f 	.word	0x0036009f
 80029a4:	fff6007e 	.word	0xfff6007e
 80029a8:	00b0fff6 	.word	0x00b0fff6
 80029ac:	0036fff6 	.word	0x0036fff6
 80029b0:	fff6fff6 	.word	0xfff6fff6
 80029b4:	0082      	.short	0x0082
 80029b6:	0025      	movs	r5, r4
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	3542      	adds	r5, #66	@ 0x42
 80029bc:	1d11      	adds	r1, r2, #4
 80029be:	6019      	str	r1, [r3, #0]
 80029c0:	6813      	ldr	r3, [r2, #0]
 80029c2:	702b      	strb	r3, [r5, #0]
 80029c4:	2301      	movs	r3, #1
 80029c6:	e09e      	b.n	8002b06 <_printf_i+0x1be>
 80029c8:	6818      	ldr	r0, [r3, #0]
 80029ca:	6809      	ldr	r1, [r1, #0]
 80029cc:	1d02      	adds	r2, r0, #4
 80029ce:	060d      	lsls	r5, r1, #24
 80029d0:	d50b      	bpl.n	80029ea <_printf_i+0xa2>
 80029d2:	6806      	ldr	r6, [r0, #0]
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	2e00      	cmp	r6, #0
 80029d8:	da03      	bge.n	80029e2 <_printf_i+0x9a>
 80029da:	232d      	movs	r3, #45	@ 0x2d
 80029dc:	9a03      	ldr	r2, [sp, #12]
 80029de:	4276      	negs	r6, r6
 80029e0:	7013      	strb	r3, [r2, #0]
 80029e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002b58 <_printf_i+0x210>)
 80029e4:	270a      	movs	r7, #10
 80029e6:	9304      	str	r3, [sp, #16]
 80029e8:	e018      	b.n	8002a1c <_printf_i+0xd4>
 80029ea:	6806      	ldr	r6, [r0, #0]
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	0649      	lsls	r1, r1, #25
 80029f0:	d5f1      	bpl.n	80029d6 <_printf_i+0x8e>
 80029f2:	b236      	sxth	r6, r6
 80029f4:	e7ef      	b.n	80029d6 <_printf_i+0x8e>
 80029f6:	6808      	ldr	r0, [r1, #0]
 80029f8:	6819      	ldr	r1, [r3, #0]
 80029fa:	c940      	ldmia	r1!, {r6}
 80029fc:	0605      	lsls	r5, r0, #24
 80029fe:	d402      	bmi.n	8002a06 <_printf_i+0xbe>
 8002a00:	0640      	lsls	r0, r0, #25
 8002a02:	d500      	bpl.n	8002a06 <_printf_i+0xbe>
 8002a04:	b2b6      	uxth	r6, r6
 8002a06:	6019      	str	r1, [r3, #0]
 8002a08:	4b53      	ldr	r3, [pc, #332]	@ (8002b58 <_printf_i+0x210>)
 8002a0a:	270a      	movs	r7, #10
 8002a0c:	9304      	str	r3, [sp, #16]
 8002a0e:	2a6f      	cmp	r2, #111	@ 0x6f
 8002a10:	d100      	bne.n	8002a14 <_printf_i+0xcc>
 8002a12:	3f02      	subs	r7, #2
 8002a14:	0023      	movs	r3, r4
 8002a16:	2200      	movs	r2, #0
 8002a18:	3343      	adds	r3, #67	@ 0x43
 8002a1a:	701a      	strb	r2, [r3, #0]
 8002a1c:	6863      	ldr	r3, [r4, #4]
 8002a1e:	60a3      	str	r3, [r4, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	db06      	blt.n	8002a32 <_printf_i+0xea>
 8002a24:	2104      	movs	r1, #4
 8002a26:	6822      	ldr	r2, [r4, #0]
 8002a28:	9d03      	ldr	r5, [sp, #12]
 8002a2a:	438a      	bics	r2, r1
 8002a2c:	6022      	str	r2, [r4, #0]
 8002a2e:	4333      	orrs	r3, r6
 8002a30:	d00c      	beq.n	8002a4c <_printf_i+0x104>
 8002a32:	9d03      	ldr	r5, [sp, #12]
 8002a34:	0030      	movs	r0, r6
 8002a36:	0039      	movs	r1, r7
 8002a38:	f7fd fbf6 	bl	8000228 <__aeabi_uidivmod>
 8002a3c:	9b04      	ldr	r3, [sp, #16]
 8002a3e:	3d01      	subs	r5, #1
 8002a40:	5c5b      	ldrb	r3, [r3, r1]
 8002a42:	702b      	strb	r3, [r5, #0]
 8002a44:	0033      	movs	r3, r6
 8002a46:	0006      	movs	r6, r0
 8002a48:	429f      	cmp	r7, r3
 8002a4a:	d9f3      	bls.n	8002a34 <_printf_i+0xec>
 8002a4c:	2f08      	cmp	r7, #8
 8002a4e:	d109      	bne.n	8002a64 <_printf_i+0x11c>
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	07db      	lsls	r3, r3, #31
 8002a54:	d506      	bpl.n	8002a64 <_printf_i+0x11c>
 8002a56:	6862      	ldr	r2, [r4, #4]
 8002a58:	6923      	ldr	r3, [r4, #16]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	dc02      	bgt.n	8002a64 <_printf_i+0x11c>
 8002a5e:	2330      	movs	r3, #48	@ 0x30
 8002a60:	3d01      	subs	r5, #1
 8002a62:	702b      	strb	r3, [r5, #0]
 8002a64:	9b03      	ldr	r3, [sp, #12]
 8002a66:	1b5b      	subs	r3, r3, r5
 8002a68:	6123      	str	r3, [r4, #16]
 8002a6a:	9b07      	ldr	r3, [sp, #28]
 8002a6c:	0021      	movs	r1, r4
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	9805      	ldr	r0, [sp, #20]
 8002a72:	9b06      	ldr	r3, [sp, #24]
 8002a74:	aa09      	add	r2, sp, #36	@ 0x24
 8002a76:	f7ff fef7 	bl	8002868 <_printf_common>
 8002a7a:	3001      	adds	r0, #1
 8002a7c:	d148      	bne.n	8002b10 <_printf_i+0x1c8>
 8002a7e:	2001      	movs	r0, #1
 8002a80:	4240      	negs	r0, r0
 8002a82:	b00b      	add	sp, #44	@ 0x2c
 8002a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a86:	2220      	movs	r2, #32
 8002a88:	6809      	ldr	r1, [r1, #0]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	6022      	str	r2, [r4, #0]
 8002a8e:	2278      	movs	r2, #120	@ 0x78
 8002a90:	4932      	ldr	r1, [pc, #200]	@ (8002b5c <_printf_i+0x214>)
 8002a92:	9104      	str	r1, [sp, #16]
 8002a94:	0021      	movs	r1, r4
 8002a96:	3145      	adds	r1, #69	@ 0x45
 8002a98:	700a      	strb	r2, [r1, #0]
 8002a9a:	6819      	ldr	r1, [r3, #0]
 8002a9c:	6822      	ldr	r2, [r4, #0]
 8002a9e:	c940      	ldmia	r1!, {r6}
 8002aa0:	0610      	lsls	r0, r2, #24
 8002aa2:	d402      	bmi.n	8002aaa <_printf_i+0x162>
 8002aa4:	0650      	lsls	r0, r2, #25
 8002aa6:	d500      	bpl.n	8002aaa <_printf_i+0x162>
 8002aa8:	b2b6      	uxth	r6, r6
 8002aaa:	6019      	str	r1, [r3, #0]
 8002aac:	07d3      	lsls	r3, r2, #31
 8002aae:	d502      	bpl.n	8002ab6 <_printf_i+0x16e>
 8002ab0:	2320      	movs	r3, #32
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	6023      	str	r3, [r4, #0]
 8002ab6:	2e00      	cmp	r6, #0
 8002ab8:	d001      	beq.n	8002abe <_printf_i+0x176>
 8002aba:	2710      	movs	r7, #16
 8002abc:	e7aa      	b.n	8002a14 <_printf_i+0xcc>
 8002abe:	2220      	movs	r2, #32
 8002ac0:	6823      	ldr	r3, [r4, #0]
 8002ac2:	4393      	bics	r3, r2
 8002ac4:	6023      	str	r3, [r4, #0]
 8002ac6:	e7f8      	b.n	8002aba <_printf_i+0x172>
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	680d      	ldr	r5, [r1, #0]
 8002acc:	1d10      	adds	r0, r2, #4
 8002ace:	6949      	ldr	r1, [r1, #20]
 8002ad0:	6018      	str	r0, [r3, #0]
 8002ad2:	6813      	ldr	r3, [r2, #0]
 8002ad4:	062e      	lsls	r6, r5, #24
 8002ad6:	d501      	bpl.n	8002adc <_printf_i+0x194>
 8002ad8:	6019      	str	r1, [r3, #0]
 8002ada:	e002      	b.n	8002ae2 <_printf_i+0x19a>
 8002adc:	066d      	lsls	r5, r5, #25
 8002ade:	d5fb      	bpl.n	8002ad8 <_printf_i+0x190>
 8002ae0:	8019      	strh	r1, [r3, #0]
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	9d03      	ldr	r5, [sp, #12]
 8002ae6:	6123      	str	r3, [r4, #16]
 8002ae8:	e7bf      	b.n	8002a6a <_printf_i+0x122>
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	1d11      	adds	r1, r2, #4
 8002aee:	6019      	str	r1, [r3, #0]
 8002af0:	6815      	ldr	r5, [r2, #0]
 8002af2:	2100      	movs	r1, #0
 8002af4:	0028      	movs	r0, r5
 8002af6:	6862      	ldr	r2, [r4, #4]
 8002af8:	f000 f856 	bl	8002ba8 <memchr>
 8002afc:	2800      	cmp	r0, #0
 8002afe:	d001      	beq.n	8002b04 <_printf_i+0x1bc>
 8002b00:	1b40      	subs	r0, r0, r5
 8002b02:	6060      	str	r0, [r4, #4]
 8002b04:	6863      	ldr	r3, [r4, #4]
 8002b06:	6123      	str	r3, [r4, #16]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	9a03      	ldr	r2, [sp, #12]
 8002b0c:	7013      	strb	r3, [r2, #0]
 8002b0e:	e7ac      	b.n	8002a6a <_printf_i+0x122>
 8002b10:	002a      	movs	r2, r5
 8002b12:	6923      	ldr	r3, [r4, #16]
 8002b14:	9906      	ldr	r1, [sp, #24]
 8002b16:	9805      	ldr	r0, [sp, #20]
 8002b18:	9d07      	ldr	r5, [sp, #28]
 8002b1a:	47a8      	blx	r5
 8002b1c:	3001      	adds	r0, #1
 8002b1e:	d0ae      	beq.n	8002a7e <_printf_i+0x136>
 8002b20:	6823      	ldr	r3, [r4, #0]
 8002b22:	079b      	lsls	r3, r3, #30
 8002b24:	d415      	bmi.n	8002b52 <_printf_i+0x20a>
 8002b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b28:	68e0      	ldr	r0, [r4, #12]
 8002b2a:	4298      	cmp	r0, r3
 8002b2c:	daa9      	bge.n	8002a82 <_printf_i+0x13a>
 8002b2e:	0018      	movs	r0, r3
 8002b30:	e7a7      	b.n	8002a82 <_printf_i+0x13a>
 8002b32:	0022      	movs	r2, r4
 8002b34:	2301      	movs	r3, #1
 8002b36:	9906      	ldr	r1, [sp, #24]
 8002b38:	9805      	ldr	r0, [sp, #20]
 8002b3a:	9e07      	ldr	r6, [sp, #28]
 8002b3c:	3219      	adds	r2, #25
 8002b3e:	47b0      	blx	r6
 8002b40:	3001      	adds	r0, #1
 8002b42:	d09c      	beq.n	8002a7e <_printf_i+0x136>
 8002b44:	3501      	adds	r5, #1
 8002b46:	68e3      	ldr	r3, [r4, #12]
 8002b48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002b4a:	1a9b      	subs	r3, r3, r2
 8002b4c:	42ab      	cmp	r3, r5
 8002b4e:	dcf0      	bgt.n	8002b32 <_printf_i+0x1ea>
 8002b50:	e7e9      	b.n	8002b26 <_printf_i+0x1de>
 8002b52:	2500      	movs	r5, #0
 8002b54:	e7f7      	b.n	8002b46 <_printf_i+0x1fe>
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	08002c96 	.word	0x08002c96
 8002b5c:	08002ca7 	.word	0x08002ca7

08002b60 <memmove>:
 8002b60:	b510      	push	{r4, lr}
 8002b62:	4288      	cmp	r0, r1
 8002b64:	d902      	bls.n	8002b6c <memmove+0xc>
 8002b66:	188b      	adds	r3, r1, r2
 8002b68:	4298      	cmp	r0, r3
 8002b6a:	d308      	bcc.n	8002b7e <memmove+0x1e>
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d007      	beq.n	8002b82 <memmove+0x22>
 8002b72:	5ccc      	ldrb	r4, [r1, r3]
 8002b74:	54c4      	strb	r4, [r0, r3]
 8002b76:	3301      	adds	r3, #1
 8002b78:	e7f9      	b.n	8002b6e <memmove+0xe>
 8002b7a:	5c8b      	ldrb	r3, [r1, r2]
 8002b7c:	5483      	strb	r3, [r0, r2]
 8002b7e:	3a01      	subs	r2, #1
 8002b80:	d2fb      	bcs.n	8002b7a <memmove+0x1a>
 8002b82:	bd10      	pop	{r4, pc}

08002b84 <_sbrk_r>:
 8002b84:	2300      	movs	r3, #0
 8002b86:	b570      	push	{r4, r5, r6, lr}
 8002b88:	4d06      	ldr	r5, [pc, #24]	@ (8002ba4 <_sbrk_r+0x20>)
 8002b8a:	0004      	movs	r4, r0
 8002b8c:	0008      	movs	r0, r1
 8002b8e:	602b      	str	r3, [r5, #0]
 8002b90:	f7fe f838 	bl	8000c04 <_sbrk>
 8002b94:	1c43      	adds	r3, r0, #1
 8002b96:	d103      	bne.n	8002ba0 <_sbrk_r+0x1c>
 8002b98:	682b      	ldr	r3, [r5, #0]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d000      	beq.n	8002ba0 <_sbrk_r+0x1c>
 8002b9e:	6023      	str	r3, [r4, #0]
 8002ba0:	bd70      	pop	{r4, r5, r6, pc}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	20000260 	.word	0x20000260

08002ba8 <memchr>:
 8002ba8:	b2c9      	uxtb	r1, r1
 8002baa:	1882      	adds	r2, r0, r2
 8002bac:	4290      	cmp	r0, r2
 8002bae:	d101      	bne.n	8002bb4 <memchr+0xc>
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	4770      	bx	lr
 8002bb4:	7803      	ldrb	r3, [r0, #0]
 8002bb6:	428b      	cmp	r3, r1
 8002bb8:	d0fb      	beq.n	8002bb2 <memchr+0xa>
 8002bba:	3001      	adds	r0, #1
 8002bbc:	e7f6      	b.n	8002bac <memchr+0x4>

08002bbe <memcpy>:
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d100      	bne.n	8002bc8 <memcpy+0xa>
 8002bc6:	bd10      	pop	{r4, pc}
 8002bc8:	5ccc      	ldrb	r4, [r1, r3]
 8002bca:	54c4      	strb	r4, [r0, r3]
 8002bcc:	3301      	adds	r3, #1
 8002bce:	e7f8      	b.n	8002bc2 <memcpy+0x4>

08002bd0 <_realloc_r>:
 8002bd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002bd2:	0006      	movs	r6, r0
 8002bd4:	000c      	movs	r4, r1
 8002bd6:	0015      	movs	r5, r2
 8002bd8:	2900      	cmp	r1, #0
 8002bda:	d105      	bne.n	8002be8 <_realloc_r+0x18>
 8002bdc:	0011      	movs	r1, r2
 8002bde:	f7ff fc55 	bl	800248c <_malloc_r>
 8002be2:	0004      	movs	r4, r0
 8002be4:	0020      	movs	r0, r4
 8002be6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002be8:	2a00      	cmp	r2, #0
 8002bea:	d103      	bne.n	8002bf4 <_realloc_r+0x24>
 8002bec:	f7ff fbe2 	bl	80023b4 <_free_r>
 8002bf0:	002c      	movs	r4, r5
 8002bf2:	e7f7      	b.n	8002be4 <_realloc_r+0x14>
 8002bf4:	f000 f81c 	bl	8002c30 <_malloc_usable_size_r>
 8002bf8:	0007      	movs	r7, r0
 8002bfa:	4285      	cmp	r5, r0
 8002bfc:	d802      	bhi.n	8002c04 <_realloc_r+0x34>
 8002bfe:	0843      	lsrs	r3, r0, #1
 8002c00:	42ab      	cmp	r3, r5
 8002c02:	d3ef      	bcc.n	8002be4 <_realloc_r+0x14>
 8002c04:	0029      	movs	r1, r5
 8002c06:	0030      	movs	r0, r6
 8002c08:	f7ff fc40 	bl	800248c <_malloc_r>
 8002c0c:	9001      	str	r0, [sp, #4]
 8002c0e:	2800      	cmp	r0, #0
 8002c10:	d101      	bne.n	8002c16 <_realloc_r+0x46>
 8002c12:	9c01      	ldr	r4, [sp, #4]
 8002c14:	e7e6      	b.n	8002be4 <_realloc_r+0x14>
 8002c16:	002a      	movs	r2, r5
 8002c18:	42bd      	cmp	r5, r7
 8002c1a:	d900      	bls.n	8002c1e <_realloc_r+0x4e>
 8002c1c:	003a      	movs	r2, r7
 8002c1e:	0021      	movs	r1, r4
 8002c20:	9801      	ldr	r0, [sp, #4]
 8002c22:	f7ff ffcc 	bl	8002bbe <memcpy>
 8002c26:	0021      	movs	r1, r4
 8002c28:	0030      	movs	r0, r6
 8002c2a:	f7ff fbc3 	bl	80023b4 <_free_r>
 8002c2e:	e7f0      	b.n	8002c12 <_realloc_r+0x42>

08002c30 <_malloc_usable_size_r>:
 8002c30:	1f0b      	subs	r3, r1, #4
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	1f18      	subs	r0, r3, #4
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	da01      	bge.n	8002c3e <_malloc_usable_size_r+0xe>
 8002c3a:	580b      	ldr	r3, [r1, r0]
 8002c3c:	18c0      	adds	r0, r0, r3
 8002c3e:	4770      	bx	lr

08002c40 <_init>:
 8002c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c42:	46c0      	nop			@ (mov r8, r8)
 8002c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c46:	bc08      	pop	{r3}
 8002c48:	469e      	mov	lr, r3
 8002c4a:	4770      	bx	lr

08002c4c <_fini>:
 8002c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c4e:	46c0      	nop			@ (mov r8, r8)
 8002c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c52:	bc08      	pop	{r3}
 8002c54:	469e      	mov	lr, r3
 8002c56:	4770      	bx	lr
