{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 11:40:02 2014 " "Info: Processing started: Thu Oct 09 11:40:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoclock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file autoclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUTOCLOCK " "Info: Found entity 1: AUTOCLOCK" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_reset_module.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file general_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 GENERAL_RESET_MODULE " "Info: Found entity 1: GENERAL_RESET_MODULE" {  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/GENERAL_RESET_MODULE.tdf" 11 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_ctrlr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddl_ctrlr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_ctrlr " "Info: Found entity 1: ddl_ctrlr" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/COUNTER.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Info: Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/COUNTER.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info: Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/FIFO.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Info: Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/FIFO.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/PLL.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_clear_busy_module.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttcrx_clear_busy_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_CLEAR_BUSY_MODULE " "Info: Found entity 1: TTCRX_CLEAR_BUSY_MODULE" {  } { { "TTCRX_CLEAR_BUSY_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/TTCRX_CLEAR_BUSY_MODULE.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_counter-SYN " "Info: Found design unit 1: led_counter-SYN" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/LED_COUNTER.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED_COUNTER " "Info: Found entity 1: LED_COUNTER" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/LED_COUNTER.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_delay.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file l0_delay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_DELAY " "Info: Found entity 1: L0_DELAY" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/L0_DELAY.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE " "Info: Found entity 1: TTCRX_SOFT_RESET_MODULE" {  } { { "TTCRX_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/TTCRX_SOFT_RESET_MODULE.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlctrlr.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddlctrlr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddlctrlr " "Info: Found entity 1: ddlctrlr" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddlctrlr.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "header.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file header.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 header " "Info: Found entity 1: header" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/header.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttc_communication.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttc_communication.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTC_COMMUNICATION " "Info: Found entity 1: TTC_COMMUNICATION" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/TTC_COMMUNICATION.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_to_column_gen.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file l0_to_column_gen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_TO_COLUMN_GEN " "Info: Found entity 1: L0_TO_COLUMN_GEN" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/L0_TO_COLUMN_GEN.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddl_ctrlr " "Info: Elaborating entity \"ddl_ctrlr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlctrlr ddlctrlr:inst " "Info: Elaborating entity \"ddlctrlr\" for hierarchy \"ddlctrlr:inst\"" {  } { { "ddl_ctrlr.bdf" "inst" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 1200 216 592 1680 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERAL_RESET_MODULE GENERAL_RESET_MODULE:inst3 " "Info: Elaborating entity \"GENERAL_RESET_MODULE\" for hierarchy \"GENERAL_RESET_MODULE:inst3\"" {  } { { "ddl_ctrlr.bdf" "inst3" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 3104 592 928 3200 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTOCLOCK AUTOCLOCK:inst7 " "Info: Elaborating entity \"AUTOCLOCK\" for hierarchy \"AUTOCLOCK:inst7\"" {  } { { "ddl_ctrlr.bdf" "inst7" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 3104 176 392 3200 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst2 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:inst2\"" {  } { { "ddl_ctrlr.bdf" "inst2" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 168 -360 -120 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/PLL.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/PLL.vhd" 161 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst2\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Info: Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Info: Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Info: Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Info: Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/PLL.vhd" 161 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE TTCRX_SOFT_RESET_MODULE:inst66 " "Info: Elaborating entity \"TTCRX_SOFT_RESET_MODULE\" for hierarchy \"TTCRX_SOFT_RESET_MODULE:inst66\"" {  } { { "ddl_ctrlr.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 2512 -104 144 2608 "inst66" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTC_COMMUNICATION TTC_COMMUNICATION:inst13 " "Info: Elaborating entity \"TTC_COMMUNICATION\" for hierarchy \"TTC_COMMUNICATION:inst13\"" {  } { { "ddl_ctrlr.bdf" "inst13" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 1976 24 336 2264 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_DELAY L0_DELAY:inst68 " "Info: Elaborating entity \"L0_DELAY\" for hierarchy \"L0_DELAY:inst68\"" {  } { { "ddl_ctrlr.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 712 8 160 808 "inst68" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:inst6 " "Info: Elaborating entity \"FIFO\" for hierarchy \"FIFO:inst6\"" {  } { { "ddl_ctrlr.bdf" "inst6" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 184 264 440 368 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:inst6\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "scfifo_component" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/FIFO.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:inst6\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"FIFO:inst6\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/FIFO.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:inst6\|scfifo:scfifo_component " "Info: Instantiated megafunction \"FIFO:inst6\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/FIFO.vhd" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uf31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_uf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uf31 " "Info: Found entity 1: scfifo_uf31" {  } { { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/scfifo_uf31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uf31 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated " "Info: Elaborating entity \"scfifo_uf31\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5m31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_5m31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5m31 " "Info: Found entity 1: a_dpfifo_5m31" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/a_dpfifo_5m31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5m31 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo " "Info: Elaborating entity \"a_dpfifo_5m31\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\"" {  } { { "db/scfifo_uf31.tdf" "dpfifo" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3e1 " "Info: Found entity 1: altsyncram_t3e1" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/altsyncram_t3e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3e1 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram " "Info: Elaborating entity \"altsyncram_t3e1\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\"" {  } { { "db/a_dpfifo_5m31.tdf" "FIFOram" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/a_dpfifo_5m31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eq8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_eq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eq8 " "Info: Found entity 1: cmpr_eq8" {  } { { "db/cmpr_eq8.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cmpr_eq8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:almost_full_comparer " "Info: Elaborating entity \"cmpr_eq8\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5m31.tdf" "almost_full_comparer" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/a_dpfifo_5m31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:two_comparison " "Info: Elaborating entity \"cmpr_eq8\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:two_comparison\"" {  } { { "db/a_dpfifo_5m31.tdf" "two_comparison" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/a_dpfifo_5m31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Info: Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_kkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb " "Info: Elaborating entity \"cntr_kkb\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5m31.tdf" "rd_ptr_msb" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/a_dpfifo_5m31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8m7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8m7 " "Info: Found entity 1: cntr_8m7" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_8m7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8m7 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter " "Info: Elaborating entity \"cntr_8m7\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\"" {  } { { "db/a_dpfifo_5m31.tdf" "usedw_counter" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/a_dpfifo_5m31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Info: Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_slb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr " "Info: Elaborating entity \"cntr_slb\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\"" {  } { { "db/a_dpfifo_5m31.tdf" "wr_ptr" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/a_dpfifo_5m31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header header:inst15 " "Info: Elaborating entity \"header\" for hierarchy \"header:inst15\"" {  } { { "ddl_ctrlr.bdf" "inst15" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 1960 872 1208 2280 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:inst35 " "Info: Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:inst35\"" {  } { { "ddl_ctrlr.bdf" "inst35" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 624 1016 1168 736 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter COUNTER:inst35\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER.vhd" "LPM_COUNTER_component" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/COUNTER.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER:inst35\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/COUNTER.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER:inst35\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/COUNTER.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5i " "Info: Found entity 1: cntr_d5i" {  } { { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_d5i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5i COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated " "Info: Elaborating entity \"cntr_d5i\" for hierarchy \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_TO_COLUMN_GEN L0_TO_COLUMN_GEN:inst74 " "Info: Elaborating entity \"L0_TO_COLUMN_GEN\" for hierarchy \"L0_TO_COLUMN_GEN:inst74\"" {  } { { "ddl_ctrlr.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 664 304 584 792 "inst74" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_CLEAR_BUSY_MODULE TTCRX_CLEAR_BUSY_MODULE:inst1 " "Info: Elaborating entity \"TTCRX_CLEAR_BUSY_MODULE\" for hierarchy \"TTCRX_CLEAR_BUSY_MODULE:inst1\"" {  } { { "ddl_ctrlr.bdf" "inst1" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 2672 -112 144 2768 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_COUNTER LED_COUNTER:inst58 " "Info: Elaborating entity \"LED_COUNTER\" for hierarchy \"LED_COUNTER:inst58\"" {  } { { "ddl_ctrlr.bdf" "inst58" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 2568 2088 2280 2704 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LED_COUNTER.vhd" "LPM_COUNTER_component" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/LED_COUNTER.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/LED_COUNTER.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Info: Parameter \"lpm_width\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/LED_COUNTER.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_aqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aqi " "Info: Found entity 1: cntr_aqi" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_aqi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aqi LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated " "Info: Elaborating entity \"cntr_aqi\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9o14.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9o14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9o14 " "Info: Found entity 1: altsyncram_9o14" {  } { { "db/altsyncram_9o14.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/altsyncram_9o14.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dpc " "Info: Found entity 1: mux_dpc" {  } { { "db/mux_dpc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/mux_dpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_trf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_trf " "Info: Found entity 1: decode_trf" {  } { { "db/decode_trf.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/decode_trf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1di.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1di " "Info: Found entity 1: cntr_1di" {  } { { "db/cntr_1di.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_1di.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cdc " "Info: Found entity 1: cmpr_cdc" {  } { { "db/cmpr_cdc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cmpr_cdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_66j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_66j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_66j " "Info: Found entity 1: cntr_66j" {  } { { "db/cntr_66j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_66j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0di.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0di " "Info: Found entity 1: cntr_0di" {  } { { "db/cntr_0di.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_0di.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bdc " "Info: Found entity 1: cmpr_bdc" {  } { { "db/cmpr_bdc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cmpr_bdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ivi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ivi " "Info: Found entity 1: cntr_ivi" {  } { { "db/cntr_ivi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cntr_ivi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7dc " "Info: Found entity 1: cmpr_7dc" {  } { { "db/cmpr_7dc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/db/cmpr_7dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst56 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst56\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 872 856 920 952 "inst56" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst48 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst48\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 864 736 800 944 "inst48" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst39 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst39\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 856 624 688 936 "inst39" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst38 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst38\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 848 512 576 928 "inst38" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst34 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst34\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 840 384 448 920 "inst34" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst25 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst25\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 832 264 328 912 "inst25" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "4 " "Info: Ignored 4 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "4 " "Info: Ignored 4 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|L0_TO_COLUMN_SM " "Info: State machine \"\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|L0_TO_COLUMN_SM\" will be implemented as a safe state machine." {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|header:inst15\|HEADER_SM " "Info: State machine \"\|ddl_ctrlr\|header:inst15\|HEADER_SM\" will be implemented as a safe state machine." {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/header.tdf" 57 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM " "Info: State machine \"\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM\" will be implemented as a safe state machine." {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM " "Info: State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/TTC_COMMUNICATION.tdf" 151 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM " "Info: State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/TTC_COMMUNICATION.tdf" 185 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|MODULE_SM " "Info: State machine \"\|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|MODULE_SM\" will be implemented as a safe state machine." {  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/GENERAL_RESET_MODULE.tdf" 42 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM " "Info: State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddlctrlr.tdf" 140 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM " "Info: State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddlctrlr.tdf" 218 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 230 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 230 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "392 " "Info: Not allowed to move 392 registers" { { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "182 " "Info: Not allowed to move at least 182 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "90 " "Info: Not allowed to move at least 90 registers because they are fed by registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "32 " "Info: Not allowed to move at least 32 registers because they feed registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "6 " "Info: Not allowed to move at least 6 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "82 " "Info: Not allowed to move at least 82 registers due to user assignments" {  } {  } 0 0 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "Info: The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!PLL:inst2\|altpll:altpll_component\|_clk4 1 0 5 " "Info: The Quartus II software applied gate-level register retiming to clock \"!PLL:inst2\|altpll:altpll_component\|_clk4\": created 1 new registers, removed 0 registers, left 5 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1}  } {  } 0 0 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SPARE_LVDS GND " "Warning (13410): Pin \"SPARE_LVDS\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 408 2112 2288 424 "SPARE_LVDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "G_SPARE1 GND " "Warning (13410): Pin \"G_SPARE1\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 440 2112 2288 456 "G_SPARE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "G_SPARE2 GND " "Warning (13410): Pin \"G_SPARE2\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 472 2112 2288 488 "G_SPARE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATABUS_ADD\[3\] GND " "Warning (13410): Pin \"DATABUS_ADD\[3\]\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/ddl_ctrlr.bdf" { { 1624 2104 2280 1640 "DATABUS_ADD\[7..0\]" "" } { 528 2112 2288 544 "DATABUS_ADD\[12..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/GENERAL_RESET_MODULE.tdf" 42 1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst60 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst60\"" {  } { { "AUTOCLOCK.bdf" "inst60" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 168 216 752 "inst60" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst61 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst61\"" {  } { { "AUTOCLOCK.bdf" "inst61" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst62 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst62\"" {  } { { "AUTOCLOCK.bdf" "inst62" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 264 312 752 "inst62" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst63 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst63\"" {  } { { "AUTOCLOCK.bdf" "inst63" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 312 360 752 "inst63" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst64 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst64\"" {  } { { "AUTOCLOCK.bdf" "inst64" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 360 408 752 "inst64" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst65 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst65\"" {  } { { "AUTOCLOCK.bdf" "inst65" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 408 456 752 "inst65" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst66 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst66\"" {  } { { "AUTOCLOCK.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 456 504 752 "inst66" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst67 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst67\"" {  } { { "AUTOCLOCK.bdf" "inst67" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 504 552 752 "inst67" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst68 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst68\"" {  } { { "AUTOCLOCK.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 552 600 752 "inst68" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst69 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst69\"" {  } { { "AUTOCLOCK.bdf" "inst69" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 600 648 752 "inst69" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst70 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst70\"" {  } { { "AUTOCLOCK.bdf" "inst70" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 648 696 752 "inst70" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst71 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst71\"" {  } { { "AUTOCLOCK.bdf" "inst71" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 696 744 752 "inst71" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst72 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst72\"" {  } { { "AUTOCLOCK.bdf" "inst72" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 744 792 752 "inst72" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst73 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst73\"" {  } { { "AUTOCLOCK.bdf" "inst73" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 792 840 752 "inst73" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst74 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst74\"" {  } { { "AUTOCLOCK.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 840 888 752 "inst74" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst75 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst75\"" {  } { { "AUTOCLOCK.bdf" "inst75" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 720 888 936 752 "inst75" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst77 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst77\"" {  } { { "AUTOCLOCK.bdf" "inst77" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 168 216 680 "inst77" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst78 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst78\"" {  } { { "AUTOCLOCK.bdf" "inst78" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 216 264 680 "inst78" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst79 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst79\"" {  } { { "AUTOCLOCK.bdf" "inst79" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 264 312 680 "inst79" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst80 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst80\"" {  } { { "AUTOCLOCK.bdf" "inst80" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 312 360 680 "inst80" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst81 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst81\"" {  } { { "AUTOCLOCK.bdf" "inst81" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 360 408 680 "inst81" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst82 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst82\"" {  } { { "AUTOCLOCK.bdf" "inst82" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 408 456 680 "inst82" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst83 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst83\"" {  } { { "AUTOCLOCK.bdf" "inst83" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 456 504 680 "inst83" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst84 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst84\"" {  } { { "AUTOCLOCK.bdf" "inst84" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 504 552 680 "inst84" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst85 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst85\"" {  } { { "AUTOCLOCK.bdf" "inst85" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 552 600 680 "inst85" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst86 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst86\"" {  } { { "AUTOCLOCK.bdf" "inst86" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 600 648 680 "inst86" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst87 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst87\"" {  } { { "AUTOCLOCK.bdf" "inst87" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 648 696 680 "inst87" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst88 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst88\"" {  } { { "AUTOCLOCK.bdf" "inst88" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 696 744 680 "inst88" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst89 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst89\"" {  } { { "AUTOCLOCK.bdf" "inst89" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 744 792 680 "inst89" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst90 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst90\"" {  } { { "AUTOCLOCK.bdf" "inst90" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 792 840 680 "inst90" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst91 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst91\"" {  } { { "AUTOCLOCK.bdf" "inst91" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 840 888 680 "inst91" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst92 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst92\"" {  } { { "AUTOCLOCK.bdf" "inst92" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 648 888 936 680 "inst92" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst93 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst93\"" {  } { { "AUTOCLOCK.bdf" "inst93" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 168 216 608 "inst93" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst94 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst94\"" {  } { { "AUTOCLOCK.bdf" "inst94" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 216 264 608 "inst94" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst95 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst95\"" {  } { { "AUTOCLOCK.bdf" "inst95" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 264 312 608 "inst95" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst96 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst96\"" {  } { { "AUTOCLOCK.bdf" "inst96" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 312 360 608 "inst96" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst97 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst97\"" {  } { { "AUTOCLOCK.bdf" "inst97" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 360 408 608 "inst97" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst98 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst98\"" {  } { { "AUTOCLOCK.bdf" "inst98" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 408 456 608 "inst98" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst99 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst99\"" {  } { { "AUTOCLOCK.bdf" "inst99" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 456 504 608 "inst99" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst100 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst100\"" {  } { { "AUTOCLOCK.bdf" "inst100" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 504 552 608 "inst100" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst101 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst101\"" {  } { { "AUTOCLOCK.bdf" "inst101" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 552 600 608 "inst101" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst102 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst102\"" {  } { { "AUTOCLOCK.bdf" "inst102" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 600 648 608 "inst102" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst103 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst103\"" {  } { { "AUTOCLOCK.bdf" "inst103" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 648 696 608 "inst103" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst104 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst104\"" {  } { { "AUTOCLOCK.bdf" "inst104" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 696 744 608 "inst104" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst105 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst105\"" {  } { { "AUTOCLOCK.bdf" "inst105" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 744 792 608 "inst105" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst106 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst106\"" {  } { { "AUTOCLOCK.bdf" "inst106" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 792 840 608 "inst106" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst107 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst107\"" {  } { { "AUTOCLOCK.bdf" "inst107" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 840 888 608 "inst107" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst108 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst108\"" {  } { { "AUTOCLOCK.bdf" "inst108" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 576 888 936 608 "inst108" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst109 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst109\"" {  } { { "AUTOCLOCK.bdf" "inst109" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 168 216 536 "inst109" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst110 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst110\"" {  } { { "AUTOCLOCK.bdf" "inst110" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 216 264 536 "inst110" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst111 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst111\"" {  } { { "AUTOCLOCK.bdf" "inst111" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 264 312 536 "inst111" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst112 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst112\"" {  } { { "AUTOCLOCK.bdf" "inst112" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 312 360 536 "inst112" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst113 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst113\"" {  } { { "AUTOCLOCK.bdf" "inst113" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 360 408 536 "inst113" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst114 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst114\"" {  } { { "AUTOCLOCK.bdf" "inst114" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 408 456 536 "inst114" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst115 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst115\"" {  } { { "AUTOCLOCK.bdf" "inst115" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 456 504 536 "inst115" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst116 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst116\"" {  } { { "AUTOCLOCK.bdf" "inst116" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 504 552 536 "inst116" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst117 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst117\"" {  } { { "AUTOCLOCK.bdf" "inst117" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 552 600 536 "inst117" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst118 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst118\"" {  } { { "AUTOCLOCK.bdf" "inst118" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 600 648 536 "inst118" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst119 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst119\"" {  } { { "AUTOCLOCK.bdf" "inst119" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 648 696 536 "inst119" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst120 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst120\"" {  } { { "AUTOCLOCK.bdf" "inst120" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 696 744 536 "inst120" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst121 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst121\"" {  } { { "AUTOCLOCK.bdf" "inst121" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 744 792 536 "inst121" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst122 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst122\"" {  } { { "AUTOCLOCK.bdf" "inst122" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 792 840 536 "inst122" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst123 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst123\"" {  } { { "AUTOCLOCK.bdf" "inst123" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 840 888 536 "inst123" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst124 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst124\"" {  } { { "AUTOCLOCK.bdf" "inst124" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 504 888 936 536 "inst124" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst125 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst125\"" {  } { { "AUTOCLOCK.bdf" "inst125" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 168 216 424 "inst125" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst126 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst126\"" {  } { { "AUTOCLOCK.bdf" "inst126" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 216 264 424 "inst126" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst127 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst127\"" {  } { { "AUTOCLOCK.bdf" "inst127" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 264 312 424 "inst127" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst128 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst128\"" {  } { { "AUTOCLOCK.bdf" "inst128" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 312 360 424 "inst128" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst129 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst129\"" {  } { { "AUTOCLOCK.bdf" "inst129" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 360 408 424 "inst129" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst130 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst130\"" {  } { { "AUTOCLOCK.bdf" "inst130" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 408 456 424 "inst130" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst131 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst131\"" {  } { { "AUTOCLOCK.bdf" "inst131" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 456 504 424 "inst131" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst132 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst132\"" {  } { { "AUTOCLOCK.bdf" "inst132" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 504 552 424 "inst132" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst133 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst133\"" {  } { { "AUTOCLOCK.bdf" "inst133" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 552 600 424 "inst133" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst134 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst134\"" {  } { { "AUTOCLOCK.bdf" "inst134" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 600 648 424 "inst134" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst135 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst135\"" {  } { { "AUTOCLOCK.bdf" "inst135" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 648 696 424 "inst135" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst136 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst136\"" {  } { { "AUTOCLOCK.bdf" "inst136" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 696 744 424 "inst136" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst137 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst137\"" {  } { { "AUTOCLOCK.bdf" "inst137" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 744 792 424 "inst137" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst138 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst138\"" {  } { { "AUTOCLOCK.bdf" "inst138" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 792 840 424 "inst138" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst139 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst139\"" {  } { { "AUTOCLOCK.bdf" "inst139" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 840 888 424 "inst139" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst140 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst140\"" {  } { { "AUTOCLOCK.bdf" "inst140" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 392 888 936 424 "inst140" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst141 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst141\"" {  } { { "AUTOCLOCK.bdf" "inst141" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 168 216 352 "inst141" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst142 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst142\"" {  } { { "AUTOCLOCK.bdf" "inst142" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 216 264 352 "inst142" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst143 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst143\"" {  } { { "AUTOCLOCK.bdf" "inst143" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 264 312 352 "inst143" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst144 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst144\"" {  } { { "AUTOCLOCK.bdf" "inst144" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 312 360 352 "inst144" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst145 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst145\"" {  } { { "AUTOCLOCK.bdf" "inst145" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 360 408 352 "inst145" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst146 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst146\"" {  } { { "AUTOCLOCK.bdf" "inst146" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 408 456 352 "inst146" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst147 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst147\"" {  } { { "AUTOCLOCK.bdf" "inst147" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 456 504 352 "inst147" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst148 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst148\"" {  } { { "AUTOCLOCK.bdf" "inst148" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 504 552 352 "inst148" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst149 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst149\"" {  } { { "AUTOCLOCK.bdf" "inst149" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 552 600 352 "inst149" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst150 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst150\"" {  } { { "AUTOCLOCK.bdf" "inst150" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 600 648 352 "inst150" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst151 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst151\"" {  } { { "AUTOCLOCK.bdf" "inst151" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 648 696 352 "inst151" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst152 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst152\"" {  } { { "AUTOCLOCK.bdf" "inst152" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 696 744 352 "inst152" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst153 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst153\"" {  } { { "AUTOCLOCK.bdf" "inst153" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 744 792 352 "inst153" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst154 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst154\"" {  } { { "AUTOCLOCK.bdf" "inst154" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 792 840 352 "inst154" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst155 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst155\"" {  } { { "AUTOCLOCK.bdf" "inst155" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 840 888 352 "inst155" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst156 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst156\"" {  } { { "AUTOCLOCK.bdf" "inst156" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 320 888 936 352 "inst156" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst157 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst157\"" {  } { { "AUTOCLOCK.bdf" "inst157" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 168 216 280 "inst157" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst158 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst158\"" {  } { { "AUTOCLOCK.bdf" "inst158" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 216 264 280 "inst158" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst159 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst159\"" {  } { { "AUTOCLOCK.bdf" "inst159" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 264 312 280 "inst159" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst160 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst160\"" {  } { { "AUTOCLOCK.bdf" "inst160" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 312 360 280 "inst160" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst161 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst161\"" {  } { { "AUTOCLOCK.bdf" "inst161" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 360 408 280 "inst161" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst162 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst162\"" {  } { { "AUTOCLOCK.bdf" "inst162" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 408 456 280 "inst162" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst163 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst163\"" {  } { { "AUTOCLOCK.bdf" "inst163" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 456 504 280 "inst163" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst164 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst164\"" {  } { { "AUTOCLOCK.bdf" "inst164" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 504 552 280 "inst164" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst165 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst165\"" {  } { { "AUTOCLOCK.bdf" "inst165" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 552 600 280 "inst165" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst166 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst166\"" {  } { { "AUTOCLOCK.bdf" "inst166" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 600 648 280 "inst166" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst167 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst167\"" {  } { { "AUTOCLOCK.bdf" "inst167" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 648 696 280 "inst167" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst168 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst168\"" {  } { { "AUTOCLOCK.bdf" "inst168" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 696 744 280 "inst168" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst169 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst169\"" {  } { { "AUTOCLOCK.bdf" "inst169" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 744 792 280 "inst169" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst170 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst170\"" {  } { { "AUTOCLOCK.bdf" "inst170" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 792 840 280 "inst170" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst171 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst171\"" {  } { { "AUTOCLOCK.bdf" "inst171" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 840 888 280 "inst171" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst172 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst172\"" {  } { { "AUTOCLOCK.bdf" "inst172" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 248 888 936 280 "inst172" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst173 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst173\"" {  } { { "AUTOCLOCK.bdf" "inst173" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 168 216 208 "inst173" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst174 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst174\"" {  } { { "AUTOCLOCK.bdf" "inst174" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 216 264 208 "inst174" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst175 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst175\"" {  } { { "AUTOCLOCK.bdf" "inst175" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 264 312 208 "inst175" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst176 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst176\"" {  } { { "AUTOCLOCK.bdf" "inst176" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 312 360 208 "inst176" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst177 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst177\"" {  } { { "AUTOCLOCK.bdf" "inst177" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 360 408 208 "inst177" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst178 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst178\"" {  } { { "AUTOCLOCK.bdf" "inst178" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 408 456 208 "inst178" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst179 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst179\"" {  } { { "AUTOCLOCK.bdf" "inst179" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 456 504 208 "inst179" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst180 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst180\"" {  } { { "AUTOCLOCK.bdf" "inst180" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 504 552 208 "inst180" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst181 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst181\"" {  } { { "AUTOCLOCK.bdf" "inst181" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 552 600 208 "inst181" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst182 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst182\"" {  } { { "AUTOCLOCK.bdf" "inst182" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 600 648 208 "inst182" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst183 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst183\"" {  } { { "AUTOCLOCK.bdf" "inst183" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 648 696 208 "inst183" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst184 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst184\"" {  } { { "AUTOCLOCK.bdf" "inst184" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 696 744 208 "inst184" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst185 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst185\"" {  } { { "AUTOCLOCK.bdf" "inst185" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 744 792 208 "inst185" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst186 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst186\"" {  } { { "AUTOCLOCK.bdf" "inst186" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 792 840 208 "inst186" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst187 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst187\"" {  } { { "AUTOCLOCK.bdf" "inst187" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 840 888 208 "inst187" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst188 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst188\"" {  } { { "AUTOCLOCK.bdf" "inst188" { Schematic "C:/HMPID-FPGA/RCB_P2_25_for_P2_test/AUTOCLOCK.bdf" { { 176 888 936 208 "inst188" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 106 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 106 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL:inst2\|altpll:altpll_component\|pll " "Info: Adding node \"PLL:inst2\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2781 " "Info: Implemented 2781 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Info: Implemented 48 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Info: Implemented 34 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2581 " "Info: Implemented 2581 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Info: Implemented 84 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Info: Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 11:40:22 2014 " "Info: Processing ended: Thu Oct 09 11:40:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
