--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17756 paths analyzed, 996 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.240ns.
--------------------------------------------------------------------------------

Paths for end point CHAR1_p_29 (SLICE_X23Y34.B4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_18 (FF)
  Destination:          CHAR1_p_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.253 - 0.298)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_18 to CHAR1_p_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.DQ      Tcko                  0.447   countC<18>
                                                       countC_18
    SLICE_X23Y33.D2      net (fanout=2)        1.162   countC<18>
    SLICE_X23Y33.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X16Y31.D4      net (fanout=10)       1.173   N43
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X29Y30.B2      net (fanout=8)        1.295   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X29Y30.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03407_1
    SLICE_X23Y34.B4      net (fanout=14)       1.038   _n03407
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_29_rstpot
                                                       CHAR1_p_29
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (1.492ns logic, 4.668ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_17 (FF)
  Destination:          CHAR1_p_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.253 - 0.298)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_17 to CHAR1_p_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.BQ      Tcko                  0.447   countC<18>
                                                       countC_17
    SLICE_X28Y31.A4      net (fanout=2)        0.722   countC<17>
    SLICE_X28Y31.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X16Y31.D2      net (fanout=10)       1.478   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X29Y30.B2      net (fanout=8)        1.295   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X29Y30.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03407_1
    SLICE_X23Y34.B4      net (fanout=14)       1.038   _n03407
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_29_rstpot
                                                       CHAR1_p_29
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (1.438ns logic, 4.533ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_11 (FF)
  Destination:          CHAR1_p_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.430 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_11 to CHAR1_p_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.DQ      Tcko                  0.391   countC<11>
                                                       countC_11
    SLICE_X28Y31.A2      net (fanout=2)        0.784   countC<11>
    SLICE_X28Y31.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X16Y31.D2      net (fanout=10)       1.478   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X29Y30.B2      net (fanout=8)        1.295   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X29Y30.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03407_1
    SLICE_X23Y34.B4      net (fanout=14)       1.038   _n03407
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_29_rstpot
                                                       CHAR1_p_29
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (1.382ns logic, 4.595ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_28 (SLICE_X23Y34.A3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_18 (FF)
  Destination:          CHAR1_p_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.124ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.253 - 0.298)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_18 to CHAR1_p_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.DQ      Tcko                  0.447   countC<18>
                                                       countC_18
    SLICE_X23Y33.D2      net (fanout=2)        1.162   countC<18>
    SLICE_X23Y33.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X16Y31.D4      net (fanout=10)       1.173   N43
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X29Y30.B2      net (fanout=8)        1.295   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X29Y30.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03407_1
    SLICE_X23Y34.A3      net (fanout=14)       1.002   _n03407
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_28_rstpot
                                                       CHAR1_p_28
    -------------------------------------------------  ---------------------------
    Total                                      6.124ns (1.492ns logic, 4.632ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_17 (FF)
  Destination:          CHAR1_p_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.253 - 0.298)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_17 to CHAR1_p_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.BQ      Tcko                  0.447   countC<18>
                                                       countC_17
    SLICE_X28Y31.A4      net (fanout=2)        0.722   countC<17>
    SLICE_X28Y31.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X16Y31.D2      net (fanout=10)       1.478   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X29Y30.B2      net (fanout=8)        1.295   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X29Y30.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03407_1
    SLICE_X23Y34.A3      net (fanout=14)       1.002   _n03407
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_28_rstpot
                                                       CHAR1_p_28
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (1.438ns logic, 4.497ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_11 (FF)
  Destination:          CHAR1_p_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.430 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_11 to CHAR1_p_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.DQ      Tcko                  0.391   countC<11>
                                                       countC_11
    SLICE_X28Y31.A2      net (fanout=2)        0.784   countC<11>
    SLICE_X28Y31.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X16Y31.D2      net (fanout=10)       1.478   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X29Y30.B2      net (fanout=8)        1.295   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X29Y30.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03407_1
    SLICE_X23Y34.A3      net (fanout=14)       1.002   _n03407
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_28_rstpot
                                                       CHAR1_p_28
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.382ns logic, 4.559ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_29 (SLICE_X21Y36.B1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_18 (FF)
  Destination:          CHAR3_p_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.245 - 0.298)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_18 to CHAR3_p_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.DQ      Tcko                  0.447   countC<18>
                                                       countC_18
    SLICE_X23Y33.D2      net (fanout=2)        1.162   countC<18>
    SLICE_X23Y33.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X16Y31.D4      net (fanout=10)       1.173   N43
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y32.A3      net (fanout=8)        1.186   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y32.A       Tilo                  0.205   CHAR3_p<19>
                                                       _n03367_1
    SLICE_X21Y36.B1      net (fanout=15)       1.146   _n03367
    SLICE_X21Y36.CLK     Tas                   0.322   CHAR3_p<31>
                                                       CHAR3_p_29_rstpot
                                                       CHAR3_p_29
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.438ns logic, 4.667ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_17 (FF)
  Destination:          CHAR3_p_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.916ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.245 - 0.298)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_17 to CHAR3_p_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.BQ      Tcko                  0.447   countC<18>
                                                       countC_17
    SLICE_X28Y31.A4      net (fanout=2)        0.722   countC<17>
    SLICE_X28Y31.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X16Y31.D2      net (fanout=10)       1.478   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y32.A3      net (fanout=8)        1.186   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y32.A       Tilo                  0.205   CHAR3_p<19>
                                                       _n03367_1
    SLICE_X21Y36.B1      net (fanout=15)       1.146   _n03367
    SLICE_X21Y36.CLK     Tas                   0.322   CHAR3_p<31>
                                                       CHAR3_p_29_rstpot
                                                       CHAR3_p_29
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (1.384ns logic, 4.532ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_11 (FF)
  Destination:          CHAR3_p_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.422 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_11 to CHAR3_p_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.DQ      Tcko                  0.391   countC<11>
                                                       countC_11
    SLICE_X28Y31.A2      net (fanout=2)        0.784   countC<11>
    SLICE_X28Y31.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X16Y31.D2      net (fanout=10)       1.478   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X16Y31.D       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y32.A3      net (fanout=8)        1.186   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y32.A       Tilo                  0.205   CHAR3_p<19>
                                                       _n03367_1
    SLICE_X21Y36.B1      net (fanout=15)       1.146   _n03367
    SLICE_X21Y36.CLK     Tas                   0.322   CHAR3_p<31>
                                                       CHAR3_p_29_rstpot
                                                       CHAR3_p_29
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (1.328ns logic, 4.594ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR3_4 (SLICE_X20Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_4 (FF)
  Destination:          CHAR3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_4 to CHAR3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.200   CHAR3<5>
                                                       CHAR3_4
    SLICE_X20Y26.A6      net (fanout=2)        0.021   CHAR3<4>
    SLICE_X20Y26.CLK     Tah         (-Th)    -0.190   CHAR3<5>
                                                       CHAR3_4_dpot
                                                       CHAR3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_4 (SLICE_X28Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_4 (FF)
  Destination:          CHAR0_p_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_4 to CHAR0_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y28.DQ      Tcko                  0.200   CHAR0_p<4>
                                                       CHAR0_p_4
    SLICE_X28Y28.D6      net (fanout=3)        0.021   CHAR0_p<4>
    SLICE_X28Y28.CLK     Tah         (-Th)    -0.190   CHAR0_p<4>
                                                       CHAR0_p_4_rstpot
                                                       CHAR0_p_4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_0 (SLICE_X24Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR2_0 (FF)
  Destination:          CHAR2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR2_0 to CHAR2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.AQ      Tcko                  0.200   CHAR2<3>
                                                       CHAR2_0
    SLICE_X24Y26.A6      net (fanout=2)        0.023   CHAR2<0>
    SLICE_X24Y26.CLK     Tah         (-Th)    -0.190   CHAR2<3>
                                                       CHAR2_0_dpot
                                                       CHAR2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR2_p<18>/CLK
  Logical resource: CHAR2_p_16/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR2_p<18>/CLK
  Logical resource: CHAR2_p_17/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.240|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17756 paths, 0 nets, and 1446 connections

Design statistics:
   Minimum period:   6.240ns{1}   (Maximum frequency: 160.256MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 16:55:49 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



