vcs -full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps
./simv