Altera SOPC Builder Version 11.00 Build 157
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2015.02.26 21:46:28 (*) mk_custom_sdk starting
# 2015.02.26 21:46:28 (*) Reading project C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.ptf.

# 2015.02.26 21:46:28 (*) Finding all CPUs
# 2015.02.26 21:46:28 (*) Finding all available components
# 2015.02.26 21:46:28 (*) Reading C:/our_shit/ECE5760Projects/legit_start/verilog/.sopc_builder/install.ptf

# 2015.02.26 21:46:28 (*) Found 63 components

# 2015.02.26 21:46:29 (*) Finding all peripherals

# 2015.02.26 21:46:29 (*) Finding software components

# 2015.02.26 21:46:29 (*) (Legacy SDK Generation Skipped)
# 2015.02.26 21:46:29 (*) (All TCL Script Generation Skipped)
# 2015.02.26 21:46:29 (*) (No Libraries Built)
# 2015.02.26 21:46:29 (*) (Contents Generation Skipped)
# 2015.02.26 21:46:29 (*) mk_custom_sdk finishing

# 2015.02.26 21:46:29 (*) Starting generation for system: Video_System.

.
.
.
..
...
.

# 2015.02.26 21:46:30 (*) Running Generator Program for CPU

# 2015.02.26 21:46:31 (*) Starting Nios II generation
# 2015.02.26 21:46:31 (*)   Checking for plaintext license.
# 2015.02.26 21:46:32 (*)   Plaintext license not found.
# 2015.02.26 21:46:32 (*)   No license required to generate encrypted Nios II/e.
# 2015.02.26 21:46:32 (*)   Getting CPU configuration settings
# 2015.02.26 21:46:32 (*)   Elaborating CPU configuration settings
# 2015.02.26 21:46:32 (*)   Creating all objects for CPU
# 2015.02.26 21:46:33 (*)   Generating HDL from CPU objects
# 2015.02.26 21:46:33 (*)   Creating plain-text HDL

# 2015.02.26 21:46:35 (*) Done Nios II generation

# 2015.02.26 21:46:35 (*) Running Generator Program for Onchip_Memory

# 2015.02.26 21:46:38 (*) Running Generator Program for jtag_uart_0

# 2015.02.26 21:46:39 (*) Running Generator Program for pio_0

# 2015.02.26 21:46:40 (*) Running Generator Program for sound

# 2015.02.26 21:46:40 (*) Running Generator Program for Video_System_clock_0

# 2015.02.26 21:46:41 (*) Running Generator Program for Video_System_clock_1

# 2015.02.26 21:46:43 (*) Running Generator Program for Video_System_clock_2

# 2015.02.26 21:46:44 (*) Running Generator Program for Video_System_clock_3


# 2015.02.26 21:46:44 (*) Making arbitration and system (top) modules.

# 2015.02.26 21:46:51 (*) Generating Quartus symbol for top level: Video_System

# 2015.02.26 21:46:51 (*) Symbol C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.bsf already exists, no need to regenerate
# 2015.02.26 21:46:51 (*) Creating command-line system-generation script: C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System_generation_script

# 2015.02.26 21:46:51 (*) Running setup for HDL simulator: modelsim


# 2015.02.26 21:46:51 (*) Completed generation for system: Video_System.
# 2015.02.26 21:46:51 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.ptf 
  System HDL Model : C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.v 
  System Generation Script : C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System_generation_script 

# 2015.02.26 21:46:51 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
