{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2936, "design__instance__area": 69524.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 66, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05881756916642189, "power__switching__total": 0.02226010523736477, "power__leakage__total": 1.089480292648659e-06, "power__total": 0.08107876032590866, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5395846144844807, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5464944207405654, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5934238823856339, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.2542759408335487, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.593424, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.894845, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 66, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7683499609590062, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7838061532780612, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.074493968657737, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.1243852833716677, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -97.15962354112527, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.1243852833716677, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.33414, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 129, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.124385, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 118, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 66, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4401749922478675, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44085794596078093, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2711413392776156, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.296017441160121, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.271141, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.520926, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 66, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.4374039865223362, "clock__skew__worst_setup": 0.4383142584059706, "timing__hold__ws": 0.03601274935748616, "timing__setup__ws": -3.2330796732702365, "timing__hold__tns": 0, "timing__setup__tns": -115.02555322692437, "timing__hold__wns": 0, "timing__setup__wns": -3.2330796732702365, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.269188, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 392, "timing__setup_r2r__ws": -3.23308, "timing__setup_r2r_vio__count": 359, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4168, "design__instance__area__stdcell": 74933.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.474677, "design__instance__utilization__stdcell": 0.474677, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4838.22, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22953, "design__instance__count__class:multi_input_combinational_cell": 1030, "design__instance__area__class:multi_input_combinational_cell": 26105.3, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "design__instance__count__class:timing_repair_buffer": 197, "design__instance__area__class:timing_repair_buffer": 5213.6, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75438.3, "design__violations": 0, "design__instance__count__class:clock_buffer": 117, "design__instance__area__class:clock_buffer": 6243.15, "design__instance__count__class:clock_inverter": 59, "design__instance__area__class:clock_inverter": 1053.7, "design__instance__count__setup_buffer": 68, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 693, "design__instance__area__class:antenna_cell": 3042.55, "antenna_diodes_count": 0, "route__net": 2187, "route__net__special": 2, "route__drc_errors__iter:0": 332, "route__wirelength__iter:0": 84820, "route__drc_errors__iter:1": 29, "route__wirelength__iter:1": 83854, "route__drc_errors__iter:2": 11, "route__wirelength__iter:2": 83747, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 83728, "route__drc_errors": 0, "route__wirelength": 83728, "route__vias": 14414, "route__vias__singlecut": 14414, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 663.13, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 66, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5360699813560242, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5426622638180859, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5904177314168367, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3073250629857296, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.590418, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.93609, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 66, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7633254244743566, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7770930785475041, "timing__hold__ws__corner:min_ss_125C_4v50": 0.10733014780732612, "timing__setup__ws__corner:min_ss_125C_4v50": -3.044975913155688, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -82.90533294534738, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.044975913155688, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.328993, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 126, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.044976, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 115, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 66, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4374039865223362, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4383142584059706, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26918779078823507, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.333378667441455, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.269188, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.546033, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 66, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5440985593856648, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.551069094842914, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5972313923562697, "timing__setup__ws__corner:max_tt_025C_5v00": 2.191051402328293, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.597231, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.833418, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 66, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7744120008895107, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7918427249137051, "timing__hold__ws__corner:max_ss_125C_4v50": 0.03601274935748616, "timing__setup__ws__corner:max_ss_125C_4v50": -3.2330796732702365, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -115.02555322692437, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.2330796732702365, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.340657, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 137, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.23308, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 126, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 66, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44352386907405955, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44387869636276495, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2736158044248828, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.250025340841254, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.273616, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.481337, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 84, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99763, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99948, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00236593, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00223921, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000509951, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00223921, "design_powergrid__voltage__worst": 0.00223921, "design_powergrid__voltage__worst__net:VDD": 4.99763, "design_powergrid__drop__worst": 0.00236593, "design_powergrid__drop__worst__net:VDD": 0.00236593, "design_powergrid__voltage__worst__net:VSS": 0.00223921, "design_powergrid__drop__worst__net:VSS": 0.00223921, "ir__voltage__worst": 5, "ir__drop__avg": 0.000525, "ir__drop__worst": 0.00237, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}