

================================================================
== Vivado HLS Report for 'math_accel_hls_fptoui_double_i321'
================================================================
* Date:           Sun Sep  4 20:47:50 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        math_accel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      6.77|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    484|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     32|
|Register         |        -|      -|     34|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     34|    516|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_79_p2     |     +    |      0|  0|   12|          11|          12|
    |tmp_8_i_fu_93_p2       |     -    |      0|  0|   11|          10|          11|
    |tmp_1_i_fu_119_p2      |   lshr   |      0|  0|  157|          53|          53|
    |ap_sig_33              |    or    |      0|  0|    1|           1|           1|
    |result_V_fu_157_p3     |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_103_p3  |  select  |      0|  0|   12|           1|          12|
    |tmp_3_i_fu_129_p2      |    shl   |      0|  0|  259|          84|          84|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  484|         161|         205|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------+----+-----------+-----+-----------+
    |   Name   | LUT| Input Size| Bits| Total Bits|
    +----------+----+-----------+-----+-----------+
    |return_r  |  32|          2|   32|         64|
    +----------+----+-----------+-----+-----------+
    |Total     |  32|          2|   32|         64|
    +----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |return_r_preg  |  32|   0|   32|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  34|   0|   34|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | math_accel___hls_fptoui_double_i321 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | math_accel___hls_fptoui_double_i321 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | math_accel___hls_fptoui_double_i321 | return value |
|ap_done          | out |    1| ap_ctrl_hs | math_accel___hls_fptoui_double_i321 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | math_accel___hls_fptoui_double_i321 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | math_accel___hls_fptoui_double_i321 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | math_accel___hls_fptoui_double_i321 | return value |
|return_r         | out |   32|   ap_vld   |               return_r              |    pointer   |
|return_r_ap_vld  | out |    1|   ap_vld   |               return_r              |    pointer   |
|p_read           |  in |   64|   ap_none  |                p_read               |    scalar    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+

