--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

F:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MipsCPU.twx MipsCPU.ncd -o MipsCPU.twr MipsCPU.pcf -ucf
MipsCPU.ucf

Design file:              MipsCPU.ncd
Physical constraint file: MipsCPU.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_init
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RxD         |    4.173(R)|      SLOW  |   -2.473(R)|      FAST  |clk_serial        |   0.000|
rst_init    |    1.760(R)|      SLOW  |   -0.813(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_init to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
baseram_addr<0> |        11.625(R)|      SLOW  |         6.182(R)|      FAST  |clk               |   0.000|
baseram_addr<1> |        13.402(R)|      SLOW  |         6.081(R)|      FAST  |clk               |   0.000|
baseram_addr<2> |        12.215(R)|      SLOW  |         6.045(R)|      FAST  |clk               |   0.000|
baseram_addr<3> |        12.259(R)|      SLOW  |         6.067(R)|      FAST  |clk               |   0.000|
baseram_addr<4> |        12.003(R)|      SLOW  |         6.227(R)|      FAST  |clk               |   0.000|
baseram_addr<5> |        15.621(R)|      SLOW  |         8.089(R)|      FAST  |clk               |   0.000|
baseram_addr<6> |        16.923(R)|      SLOW  |         8.664(R)|      FAST  |clk               |   0.000|
baseram_addr<7> |        20.070(R)|      SLOW  |        11.029(R)|      FAST  |clk               |   0.000|
baseram_addr<8> |        17.379(R)|      SLOW  |        10.606(R)|      FAST  |clk               |   0.000|
baseram_addr<9> |        20.578(R)|      SLOW  |        11.311(R)|      FAST  |clk               |   0.000|
baseram_addr<10>|        20.419(R)|      SLOW  |        12.277(R)|      FAST  |clk               |   0.000|
baseram_addr<11>|        20.175(R)|      SLOW  |        11.720(R)|      FAST  |clk               |   0.000|
baseram_addr<12>|        21.170(R)|      SLOW  |        12.646(R)|      FAST  |clk               |   0.000|
baseram_addr<13>|        13.994(R)|      SLOW  |         8.008(R)|      FAST  |clk               |   0.000|
baseram_addr<14>|        22.031(R)|      SLOW  |        12.875(R)|      FAST  |clk               |   0.000|
baseram_addr<15>|        19.453(R)|      SLOW  |        10.918(R)|      FAST  |clk               |   0.000|
baseram_addr<16>|        19.650(R)|      SLOW  |        10.759(R)|      FAST  |clk               |   0.000|
baseram_addr<17>|        13.029(R)|      SLOW  |         6.746(R)|      FAST  |clk               |   0.000|
baseram_addr<18>|        19.503(R)|      SLOW  |        11.640(R)|      FAST  |clk               |   0.000|
baseram_addr<19>|        12.751(R)|      SLOW  |         6.465(R)|      FAST  |clk               |   0.000|
baseram_ce      |        12.990(R)|      SLOW  |         7.094(R)|      FAST  |clk               |   0.000|
baseram_data<0> |        13.186(R)|      SLOW  |         7.062(R)|      FAST  |clk               |   0.000|
baseram_data<1> |        13.331(R)|      SLOW  |         7.196(R)|      FAST  |clk               |   0.000|
baseram_data<2> |        12.604(R)|      SLOW  |         6.749(R)|      FAST  |clk               |   0.000|
baseram_data<3> |        12.969(R)|      SLOW  |         6.974(R)|      FAST  |clk               |   0.000|
baseram_data<4> |        13.678(R)|      SLOW  |         7.403(R)|      FAST  |clk               |   0.000|
baseram_data<5> |        12.641(R)|      SLOW  |         6.733(R)|      FAST  |clk               |   0.000|
baseram_data<6> |        14.453(R)|      SLOW  |         7.828(R)|      FAST  |clk               |   0.000|
baseram_data<7> |        12.969(R)|      SLOW  |         6.974(R)|      FAST  |clk               |   0.000|
baseram_data<8> |        18.673(R)|      SLOW  |        10.571(R)|      FAST  |clk               |   0.000|
baseram_data<9> |        18.144(R)|      SLOW  |        10.255(R)|      FAST  |clk               |   0.000|
baseram_data<10>|        18.382(R)|      SLOW  |        10.408(R)|      FAST  |clk               |   0.000|
baseram_data<11>|        17.325(R)|      SLOW  |         9.670(R)|      FAST  |clk               |   0.000|
baseram_data<12>|        17.325(R)|      SLOW  |         9.670(R)|      FAST  |clk               |   0.000|
baseram_data<13>|        19.712(R)|      SLOW  |        11.245(R)|      FAST  |clk               |   0.000|
baseram_data<14>|        19.712(R)|      SLOW  |        11.245(R)|      FAST  |clk               |   0.000|
baseram_data<15>|        19.477(R)|      SLOW  |        11.115(R)|      FAST  |clk               |   0.000|
baseram_data<16>|        14.831(R)|      SLOW  |         8.066(R)|      FAST  |clk               |   0.000|
baseram_data<17>|        14.831(R)|      SLOW  |         8.066(R)|      FAST  |clk               |   0.000|
baseram_data<18>|        13.597(R)|      SLOW  |         7.321(R)|      FAST  |clk               |   0.000|
baseram_data<19>|        13.597(R)|      SLOW  |         7.321(R)|      FAST  |clk               |   0.000|
baseram_data<20>|        11.982(R)|      SLOW  |         6.385(R)|      FAST  |clk               |   0.000|
baseram_data<21>|        11.982(R)|      SLOW  |         6.385(R)|      FAST  |clk               |   0.000|
baseram_data<22>|        13.331(R)|      SLOW  |         7.196(R)|      FAST  |clk               |   0.000|
baseram_data<23>|        12.352(R)|      SLOW  |         6.576(R)|      FAST  |clk               |   0.000|
baseram_data<24>|        19.387(R)|      SLOW  |        11.055(R)|      FAST  |clk               |   0.000|
baseram_data<25>|        19.387(R)|      SLOW  |        11.055(R)|      FAST  |clk               |   0.000|
baseram_data<26>|        18.382(R)|      SLOW  |        10.408(R)|      FAST  |clk               |   0.000|
baseram_data<27>|        18.361(R)|      SLOW  |        10.408(R)|      FAST  |clk               |   0.000|
baseram_data<28>|        18.361(R)|      SLOW  |        10.408(R)|      FAST  |clk               |   0.000|
baseram_data<29>|        17.844(R)|      SLOW  |        10.031(R)|      FAST  |clk               |   0.000|
baseram_data<30>|        18.061(R)|      SLOW  |        10.184(R)|      FAST  |clk               |   0.000|
baseram_data<31>|        18.061(R)|      SLOW  |        10.184(R)|      FAST  |clk               |   0.000|
baseram_oe      |        14.098(R)|      SLOW  |         7.724(R)|      FAST  |clk               |   0.000|
extram_addr<0>  |        15.469(R)|      SLOW  |         8.456(R)|      FAST  |clk               |   0.000|
extram_addr<1>  |        14.807(R)|      SLOW  |         6.859(R)|      FAST  |clk               |   0.000|
extram_addr<2>  |        16.843(R)|      SLOW  |         8.738(R)|      FAST  |clk               |   0.000|
extram_addr<3>  |        16.490(R)|      SLOW  |         8.595(R)|      FAST  |clk               |   0.000|
extram_addr<4>  |        15.233(R)|      SLOW  |         8.146(R)|      FAST  |clk               |   0.000|
extram_addr<5>  |        14.542(R)|      SLOW  |         7.398(R)|      FAST  |clk               |   0.000|
extram_addr<6>  |        15.156(R)|      SLOW  |         7.501(R)|      FAST  |clk               |   0.000|
extram_addr<7>  |        16.057(R)|      SLOW  |         8.417(R)|      FAST  |clk               |   0.000|
extram_addr<8>  |        14.361(R)|      SLOW  |         8.595(R)|      FAST  |clk               |   0.000|
extram_addr<9>  |        16.084(R)|      SLOW  |         8.378(R)|      FAST  |clk               |   0.000|
extram_addr<10> |        15.720(R)|      SLOW  |         9.178(R)|      FAST  |clk               |   0.000|
extram_addr<11> |        15.747(R)|      SLOW  |         8.814(R)|      FAST  |clk               |   0.000|
extram_addr<12> |        15.254(R)|      SLOW  |         8.761(R)|      FAST  |clk               |   0.000|
extram_addr<13> |        20.115(R)|      SLOW  |        11.987(R)|      FAST  |clk               |   0.000|
extram_addr<14> |        15.855(R)|      SLOW  |         8.819(R)|      FAST  |clk               |   0.000|
extram_addr<15> |        14.744(R)|      SLOW  |         7.774(R)|      FAST  |clk               |   0.000|
extram_addr<16> |        13.777(R)|      SLOW  |         6.893(R)|      FAST  |clk               |   0.000|
extram_addr<17> |        15.503(R)|      SLOW  |         8.188(R)|      FAST  |clk               |   0.000|
extram_addr<18> |        14.761(R)|      SLOW  |         8.485(R)|      FAST  |clk               |   0.000|
extram_addr<19> |        16.673(R)|      SLOW  |         8.751(R)|      FAST  |clk               |   0.000|
extram_ce       |        13.989(R)|      SLOW  |         7.660(R)|      FAST  |clk               |   0.000|
extram_data<0>  |        16.630(R)|      SLOW  |         9.910(R)|      FAST  |clk               |   0.000|
extram_data<1>  |        16.630(R)|      SLOW  |         9.910(R)|      FAST  |clk               |   0.000|
extram_data<2>  |        16.637(R)|      SLOW  |         9.947(R)|      FAST  |clk               |   0.000|
extram_data<3>  |        16.637(R)|      SLOW  |         9.947(R)|      FAST  |clk               |   0.000|
extram_data<4>  |        16.442(R)|      SLOW  |         9.854(R)|      FAST  |clk               |   0.000|
extram_data<5>  |        16.256(R)|      SLOW  |         9.738(R)|      FAST  |clk               |   0.000|
extram_data<6>  |        16.332(R)|      SLOW  |         9.769(R)|      FAST  |clk               |   0.000|
extram_data<7>  |        16.022(R)|      SLOW  |         9.562(R)|      FAST  |clk               |   0.000|
extram_data<8>  |        13.485(R)|      SLOW  |         8.029(R)|      FAST  |clk               |   0.000|
extram_data<9>  |        13.485(R)|      SLOW  |         8.029(R)|      FAST  |clk               |   0.000|
extram_data<10> |        14.468(R)|      SLOW  |         8.521(R)|      FAST  |clk               |   0.000|
extram_data<11> |        14.468(R)|      SLOW  |         8.521(R)|      FAST  |clk               |   0.000|
extram_data<12> |        13.204(R)|      SLOW  |         7.760(R)|      FAST  |clk               |   0.000|
extram_data<13> |        14.221(R)|      SLOW  |         8.380(R)|      FAST  |clk               |   0.000|
extram_data<14> |        12.987(R)|      SLOW  |         7.607(R)|      FAST  |clk               |   0.000|
extram_data<15> |        13.541(R)|      SLOW  |         8.044(R)|      FAST  |clk               |   0.000|
extram_data<16> |        12.684(R)|      SLOW  |         7.561(R)|      FAST  |clk               |   0.000|
extram_data<17> |        12.684(R)|      SLOW  |         7.561(R)|      FAST  |clk               |   0.000|
extram_data<18> |        11.961(R)|      SLOW  |         7.118(R)|      FAST  |clk               |   0.000|
extram_data<19> |        12.322(R)|      SLOW  |         7.339(R)|      FAST  |clk               |   0.000|
extram_data<20> |        12.322(R)|      SLOW  |         7.339(R)|      FAST  |clk               |   0.000|
extram_data<21> |        11.578(R)|      SLOW  |         6.875(R)|      FAST  |clk               |   0.000|
extram_data<22> |        13.037(R)|      SLOW  |         7.774(R)|      FAST  |clk               |   0.000|
extram_data<23> |        13.037(R)|      SLOW  |         7.774(R)|      FAST  |clk               |   0.000|
extram_data<24> |        15.844(R)|      SLOW  |         9.454(R)|      FAST  |clk               |   0.000|
extram_data<25> |        15.761(R)|      SLOW  |         9.377(R)|      FAST  |clk               |   0.000|
extram_data<26> |        15.093(R)|      SLOW  |         8.982(R)|      FAST  |clk               |   0.000|
extram_data<27> |        15.150(R)|      SLOW  |         8.998(R)|      FAST  |clk               |   0.000|
extram_data<28> |        15.072(R)|      SLOW  |         8.946(R)|      FAST  |clk               |   0.000|
extram_data<29> |        14.883(R)|      SLOW  |         8.836(R)|      FAST  |clk               |   0.000|
extram_data<30> |        14.883(R)|      SLOW  |         8.836(R)|      FAST  |clk               |   0.000|
extram_data<31> |        13.204(R)|      SLOW  |         7.760(R)|      FAST  |clk               |   0.000|
extram_oe       |        14.692(R)|      SLOW  |         8.413(R)|      FAST  |clk               |   0.000|
flash_addr<1>   |        13.803(R)|      SLOW  |         7.376(R)|      FAST  |clk               |   0.000|
flash_addr<2>   |        15.049(R)|      SLOW  |         6.988(R)|      FAST  |clk               |   0.000|
flash_addr<3>   |        14.526(R)|      SLOW  |         7.304(R)|      FAST  |clk               |   0.000|
flash_addr<4>   |        14.382(R)|      SLOW  |         7.310(R)|      FAST  |clk               |   0.000|
flash_addr<5>   |        14.383(R)|      SLOW  |         7.640(R)|      FAST  |clk               |   0.000|
flash_addr<6>   |        14.674(R)|      SLOW  |         7.654(R)|      FAST  |clk               |   0.000|
flash_addr<7>   |        14.937(R)|      SLOW  |         7.370(R)|      FAST  |clk               |   0.000|
flash_addr<8>   |        14.358(R)|      SLOW  |         7.408(R)|      FAST  |clk               |   0.000|
flash_addr<9>   |        14.260(R)|      SLOW  |         8.523(R)|      FAST  |clk               |   0.000|
flash_addr<10>  |        14.434(R)|      SLOW  |         7.363(R)|      FAST  |clk               |   0.000|
flash_addr<11>  |        15.218(R)|      SLOW  |         8.871(R)|      FAST  |clk               |   0.000|
flash_addr<12>  |        15.042(R)|      SLOW  |         8.418(R)|      FAST  |clk               |   0.000|
flash_addr<13>  |        14.796(R)|      SLOW  |         8.506(R)|      FAST  |clk               |   0.000|
flash_addr<14>  |        14.620(R)|      SLOW  |         8.400(R)|      FAST  |clk               |   0.000|
flash_addr<15>  |        15.219(R)|      SLOW  |         8.392(R)|      FAST  |clk               |   0.000|
flash_addr<16>  |        15.443(R)|      SLOW  |         8.183(R)|      FAST  |clk               |   0.000|
flash_addr<17>  |        15.399(R)|      SLOW  |         7.826(R)|      FAST  |clk               |   0.000|
flash_addr<18>  |        15.521(R)|      SLOW  |         8.231(R)|      FAST  |clk               |   0.000|
flash_addr<19>  |        15.564(R)|      SLOW  |         8.985(R)|      FAST  |clk               |   0.000|
flash_addr<20>  |        15.034(R)|      SLOW  |         7.795(R)|      FAST  |clk               |   0.000|
flash_addr<21>  |        13.344(R)|      SLOW  |         7.261(R)|      FAST  |clk               |   0.000|
flash_addr<22>  |        15.608(R)|      SLOW  |         8.317(R)|      FAST  |clk               |   0.000|
led_pc<0>       |         6.936(R)|      SLOW  |         4.372(R)|      FAST  |clk               |   0.000|
led_pc<1>       |         6.522(R)|      SLOW  |         4.124(R)|      FAST  |clk               |   0.000|
led_pc<2>       |         7.342(R)|      SLOW  |         4.654(R)|      FAST  |clk               |   0.000|
led_pc<3>       |         7.720(R)|      SLOW  |         4.874(R)|      FAST  |clk               |   0.000|
led_pc<4>       |         7.059(R)|      SLOW  |         4.495(R)|      FAST  |clk               |   0.000|
led_pc<5>       |         7.058(R)|      SLOW  |         4.494(R)|      FAST  |clk               |   0.000|
led_pc<6>       |         9.308(R)|      SLOW  |         5.857(R)|      FAST  |clk               |   0.000|
led_pc<7>       |         8.043(R)|      SLOW  |         5.085(R)|      FAST  |clk               |   0.000|
led_pc<8>       |         6.228(R)|      SLOW  |         3.989(R)|      FAST  |clk               |   0.000|
led_pc<9>       |         7.836(R)|      SLOW  |         4.943(R)|      FAST  |clk               |   0.000|
led_pc<10>      |         6.010(R)|      SLOW  |         3.876(R)|      FAST  |clk               |   0.000|
led_pc<11>      |         7.624(R)|      SLOW  |         4.830(R)|      FAST  |clk               |   0.000|
led_pc<12>      |         7.042(R)|      SLOW  |         4.470(R)|      FAST  |clk               |   0.000|
led_pc<13>      |         6.966(R)|      SLOW  |         4.464(R)|      FAST  |clk               |   0.000|
led_pc<14>      |         6.913(R)|      SLOW  |         4.397(R)|      FAST  |clk               |   0.000|
led_pc<15>      |         6.645(R)|      SLOW  |         4.228(R)|      FAST  |clk               |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_init
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_init       |   20.463|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 21 12:00:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



