LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all; 

ENTITY PLA_TOP IS 
PORT( LOAD,SEQ: IN std_logic; -- ADATTARE IL NUMERO DI INGRESSI 
      BIT0_IN,BIT1_IN,BIT2_IN: IN std_logic;
		CC: IN std_logic(1 downto 0);
		BIT0_OUT,BIT1_OUT,BIT2_OUT: OUT std_logic);
END PLA_TOP;

ARCHITECTURE behav OF PLA_TOP IS 

COMPONENT MUX_2to1 IS 
PORT( A,B,SEL : IN std_logic;
		OUTPUT: OUT std_logic);
END COMPONENT;

SIGNAL LOGICA_0,LOGICA_1,LOGICA_2 : std_logic;
BEGIN 
LOGICA_0 <= LOAD OR SEQ;
LOGICA_1 <= LOAD OR SEQ;  -- IMPLEMENTARE LA LOGICA CORRETTA
LOGICA_2 <= LOAD OR SEQ;

mux0: MUX_2to1 PORT MAP( A=> BIT0_IN, B=> LOGICA_0, SEL=> CC(0),  OUTPUT=> BIT0_OUT);
mux1: MUX_2to1 PORT MAP( A=> BIT1_IN, B=> LOGICA_1, SEL=> CC(1),  OUTPUT=> BIT1_OUT);
mux2: MUX_2to1 PORT MAP( A=> BIT2_IN, B=> LOGICA_2, SEL=> CC(1),  OUTPUT=> BIT2_OUT);
END behav;