<module name="CBASS_HC2_0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_slv_linkgrp_0_grp_map1" offset="0x400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_slv_linkgrp_0_grp_map2" offset="0x404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map0" offset="0x500" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map1" offset="0x504" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map2" offset="0x508" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map3" offset="0x50C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map4" offset="0x510" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map5" offset="0x514" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map6" offset="0x518" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_rd_map7" offset="0x51C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_slv_linkgrp_0_grp_map1" offset="0xC00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_slv_linkgrp_0_grp_map2" offset="0xC04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map0" offset="0xD00" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map1" offset="0xD04" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map2" offset="0xD08" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map3" offset="0xD0C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map4" offset="0xD10" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map5" offset="0xD14" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map6" offset="0xD18" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_0_pcie_mst_wr_map7" offset="0xD1C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_slv_linkgrp_0_grp_map1" offset="0x1400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_slv_linkgrp_0_grp_map2" offset="0x1404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map0" offset="0x1500" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map1" offset="0x1504" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map2" offset="0x1508" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map3" offset="0x150C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map4" offset="0x1510" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map5" offset="0x1514" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map6" offset="0x1518" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_rd_map7" offset="0x151C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_slv_linkgrp_0_grp_map1" offset="0x1C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_slv_linkgrp_0_grp_map2" offset="0x1C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map0" offset="0x1D00" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map1" offset="0x1D04" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map2" offset="0x1D08" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map3" offset="0x1D0C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map4" offset="0x1D10" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map5" offset="0x1D14" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map6" offset="0x1D18" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_1_pcie_mst_wr_map7" offset="0x1D1C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_slv_linkgrp_0_grp_map1" offset="0x2000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_slv_linkgrp_0_grp_map2" offset="0x2004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map0" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map0" offset="0x2100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map1" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map1" offset="0x2104" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map2" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map2" offset="0x2108" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map3" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map3" offset="0x210C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map4" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map4" offset="0x2110" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map5" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map5" offset="0x2114" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map6" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map6" offset="0x2118" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map7" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstr0_map7" offset="0x211C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_slv_linkgrp_0_grp_map1" offset="0x2400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_slv_linkgrp_0_grp_map2" offset="0x2404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map0" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map0" offset="0x2500" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map1" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map1" offset="0x2504" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map2" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map2" offset="0x2508" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map3" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map3" offset="0x250C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map4" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map4" offset="0x2510" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map5" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map5" offset="0x2514" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map6" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map6" offset="0x2518" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map7" acronym="QOS_REGS_Iusb3p0ss_16ffc_main_0_mstw0_map7" offset="0x251C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_slv_linkgrp_0_grp_map1" offset="0x2C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_slv_linkgrp_0_grp_map2" offset="0x2C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_map0" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_map0" offset="0x2D00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_map1" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_rd_map1" offset="0x2D04" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_slv_linkgrp_0_grp_map1" offset="0x3000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_slv_linkgrp_0_grp_map2" offset="0x3004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map0" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map0" offset="0x3100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map1" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map1" offset="0x3104" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map2" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map2" offset="0x3108" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map3" acronym="QOS_REGS_Iufshci2p1ss_16ffc_main_0_ufshci_vbm_mst_wr_map3" offset="0x310C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_slv_linkgrp_0_grp_map1" offset="0x3400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_slv_linkgrp_0_grp_map2" offset="0x3404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_map0" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_map0" offset="0x3500" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_slv_linkgrp_0_grp_map1" offset="0x3800" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_slv_linkgrp_0_grp_map2" offset="0x3804" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_map0" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_map0" offset="0x3900" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_slv_linkgrp_0_grp_map1" offset="0x3C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_slv_linkgrp_0_grp_map2" offset="0x3C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_map0" acronym="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_map0" offset="0x3D00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivusr_dual_main_0_v0_m_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ivusr_dual_main_0_v0_m_slv_linkgrp_0_grp_map1" offset="0x4000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivusr_dual_main_0_v0_m_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ivusr_dual_main_0_v0_m_slv_linkgrp_0_grp_map2" offset="0x4004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivusr_dual_main_0_v0_m_map0" acronym="QOS_REGS_Ivusr_dual_main_0_v0_m_map0" offset="0x4100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivusr_dual_main_0_v1_m_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ivusr_dual_main_0_v1_m_slv_linkgrp_0_grp_map1" offset="0x4400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivusr_dual_main_0_v1_m_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ivusr_dual_main_0_v1_m_slv_linkgrp_0_grp_map2" offset="0x4404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivusr_dual_main_0_v1_m_map0" acronym="QOS_REGS_Ivusr_dual_main_0_v1_m_map0" offset="0x4500" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_slv_linkgrp_0_grp_map1" offset="0x4C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_slv_linkgrp_0_grp_map2" offset="0x4C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map0" offset="0x4D00" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map1" offset="0x4D04" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map2" offset="0x4D08" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map3" offset="0x4D0C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map4" offset="0x4D10" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map5" offset="0x4D14" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map6" offset="0x4D18" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_rd_map7" offset="0x4D1C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_slv_linkgrp_0_grp_map1" offset="0x5400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_slv_linkgrp_0_grp_map2" offset="0x5404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map0" offset="0x5500" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map1" offset="0x5504" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map2" offset="0x5508" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map3" offset="0x550C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map4" offset="0x5510" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map5" offset="0x5514" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map6" offset="0x5518" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_wr_map7" offset="0x551C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_slv_linkgrp_0_grp_map1" offset="0x5800" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_slv_linkgrp_0_grp_map2" offset="0x5804" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map0" offset="0x5900" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map1" offset="0x5904" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map2" offset="0x5908" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map3" offset="0x590C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map4" offset="0x5910" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map5" offset="0x5914" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map6" offset="0x5918" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_2_pcie_mst_wr_map7" offset="0x591C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_slv_linkgrp_0_grp_map1" offset="0x5C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_slv_linkgrp_0_grp_map2" offset="0x5C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map0" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map0" offset="0x5D00" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map1" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map1" offset="0x5D04" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map2" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map2" offset="0x5D08" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map3" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map3" offset="0x5D0C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map4" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map4" offset="0x5D10" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map5" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map5" offset="0x5D14" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map6" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map6" offset="0x5D18" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map7" acronym="QOS_REGS_Ipcie_g3x4_128_main_3_pcie_mst_rd_map7" offset="0x5D1C" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>