{
    "id": "1602476740",
    "title": "Logic verification using binary decision diagrams in a logic synthesis environment",
    "venue": "international conference on computer aided design",
    "year": 1988,
    "authors": [
        {
            "name": "Sharad Malik",
            "id": "2156970971",
            "org": "Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA"
        },
        {
            "name": "Albert R. Wang",
            "id": "2115543913",
            "org": "Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA"
        },
        {
            "name": "Robert K. Brayton",
            "id": "2038038819",
            "org": "Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA"
        },
        {
            "name": "Alberto L. Sangiovanni-Vincentelli",
            "id": "681596721",
            "org": "Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA"
        }
    ],
    "fields_of_study": [
        "Boolean circuit",
        "High-level verification",
        "Theoretical computer science",
        "Formal verification",
        "Discrete mathematics",
        "Computer science",
        "And-inverter graph",
        "Multimodal logic",
        "Signature (logic)",
        "Dynamic logic (modal logic)",
        "Logic optimization"
    ],
    "references": [
        "1972387087",
        "2016806954",
        "2080267935",
        "2102572436",
        "2129873456",
        "2154030608"
    ]
}