#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec  9 14:42:50 2025
# Process ID: 14544
# Current directory: C:/Users/rm519/Documents/working_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11404 C:\Users\rm519\Documents\working_cpu\working_cpu.xpr
# Log file: C:/Users/rm519/Documents/working_cpu/vivado.log
# Journal file: C:/Users/rm519/Documents/working_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rm519/Documents/working_cpu/working_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.457 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/plant.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/asmtomemtogc.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/grey2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/grey.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/plant50.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc14.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc21.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc22.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Wrapper' [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_send
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decode_6ops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_6ops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decoder5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/float_to_ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/not32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:70]
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:71]
WARNING: [VRFC 10-3380] identifier 'fd_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:131]
WARNING: [VRFC 10-3380] identifier 'dx_is_bne' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:134]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:208]
WARNING: [VRFC 10-3380] identifier 'md_result' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:209]
WARNING: [VRFC 10-3380] identifier 'xm_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:221]
WARNING: [VRFC 10-3380] identifier 'mw_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:222]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:225]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:228]
WARNING: [VRFC 10-3380] identifier 'xm_is_lw' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:232]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:233]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:234]
WARNING: [VRFC 10-3380] identifier 'xm_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:238]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:242]
WARNING: [VRFC 10-3380] identifier 'm_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:259]
WARNING: [VRFC 10-3380] identifier 'd_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:260]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmit
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:18]
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sending_tx
INFO: [VRFC 10-2458] undeclared symbol b_valid, assumed default net type wire [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:38]
WARNING: [VRFC 10-3380] identifier 'g_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcode_sender
WARNING: [VRFC 10-3380] identifier 'START' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:16]
WARNING: [VRFC 10-3401] illegal argument of type real in math function 'clog2()', expected integral type [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:48]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:160]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:165]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:175]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:183]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:192]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:200]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:209]
ERROR: [VRFC 10-2865] module 'gcode_sender' ignored due to previous errors [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:1]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/plant.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/asmtomemtogc.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/grey2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/grey.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/plant50.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc14.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc21.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc22.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Wrapper' [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_send
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decode_6ops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_6ops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decoder5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/float_to_ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/not32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:70]
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:71]
WARNING: [VRFC 10-3380] identifier 'fd_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:131]
WARNING: [VRFC 10-3380] identifier 'dx_is_bne' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:134]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:208]
WARNING: [VRFC 10-3380] identifier 'md_result' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:209]
WARNING: [VRFC 10-3380] identifier 'xm_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:221]
WARNING: [VRFC 10-3380] identifier 'mw_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:222]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:225]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:228]
WARNING: [VRFC 10-3380] identifier 'xm_is_lw' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:232]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:233]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:234]
WARNING: [VRFC 10-3380] identifier 'xm_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:238]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:242]
WARNING: [VRFC 10-3380] identifier 'm_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:259]
WARNING: [VRFC 10-3380] identifier 'd_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:260]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmit
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:18]
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sending_tx
INFO: [VRFC 10-2458] undeclared symbol b_valid, assumed default net type wire [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:38]
WARNING: [VRFC 10-3380] identifier 'g_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcode_sender
WARNING: [VRFC 10-3380] identifier 'START' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:16]
WARNING: [VRFC 10-3401] illegal argument of type real in math function 'clog2()', expected integral type [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:48]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:160]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:165]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:175]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:183]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:192]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:200]
ERROR: [VRFC 10-2989] 'state_changed' is not declared [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:209]
ERROR: [VRFC 10-2865] module 'gcode_sender' ignored due to previous errors [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:1]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/plant.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/asmtomemtogc.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/grey2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/grey.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/plant50.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc14.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc21.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim/memtogc22.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Wrapper' [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_send
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decode_6ops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_6ops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decoder5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/float_to_ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/not32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:70]
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:71]
WARNING: [VRFC 10-3380] identifier 'fd_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:131]
WARNING: [VRFC 10-3380] identifier 'dx_is_bne' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:134]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:208]
WARNING: [VRFC 10-3380] identifier 'md_result' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:209]
WARNING: [VRFC 10-3380] identifier 'xm_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:221]
WARNING: [VRFC 10-3380] identifier 'mw_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:222]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:225]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:228]
WARNING: [VRFC 10-3380] identifier 'xm_is_lw' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:232]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:233]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:234]
WARNING: [VRFC 10-3380] identifier 'xm_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:238]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:242]
WARNING: [VRFC 10-3380] identifier 'm_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:259]
WARNING: [VRFC 10-3380] identifier 'd_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:260]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmit
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:18]
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sending_tx
INFO: [VRFC 10-2458] undeclared symbol b_valid, assumed default net type wire [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:38]
WARNING: [VRFC 10-3380] identifier 'g_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcode_sender
WARNING: [VRFC 10-3380] identifier 'START' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:16]
WARNING: [VRFC 10-3401] illegal argument of type real in math function 'clog2()', expected integral type [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/check_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/uart_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sim_1/imports/rm519/Downloads/wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
"xelab -wto a521cee451ff41a08f6e21ef3b2d594e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a521cee451ff41a08f6e21ef3b2d594e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'intensity' [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.decode_6ops
Compiling module xil_defaultlib.and32
Compiling module xil_defaultlib.or32
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.sll
Compiling module xil_defaultlib.sra
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.not32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dffe_ref
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.count_16
Compiling module xil_defaultlib.mux_2(WIDTH=33)
Compiling module xil_defaultlib.mux_4(WIDTH=33)
Compiling module xil_defaultlib.mux_8(WIDTH=33)
Compiling module xil_defaultlib.carry_adder
Compiling module xil_defaultlib.register(WIDTH=66)
Compiling module xil_defaultlib.count_32
Compiling module xil_defaultlib.register(WIDTH=64)
Compiling module xil_defaultlib.multdiv
Compiling module xil_defaultlib.processor_default
Compiling module xil_defaultlib.ROM(MEMFILE="memtogc22.mem")
Compiling module xil_defaultlib.decoder5to32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.RAM(MEMFILE="grey.mem")
Compiling module xil_defaultlib.button_send
Compiling module xil_defaultlib.uart_transmit_default
Compiling module xil_defaultlib.float_to_ascii
Compiling module xil_defaultlib.gcode_sender_default
Compiling module xil_defaultlib.sending_tx
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rm519/Documents/working_cpu/working_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Wrapper_tb_behav -key {Behavioral:sim_1:Functional:Wrapper_tb} -tclbatch {Wrapper_tb.tcl} -view {C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sim_1/imports/rm519/Desktop/ece350-cpu/wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sim_1/imports/rm519/Desktop/ece350-cpu/wrapper_tb_behav.wcfg
source Wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.457 ; gain = 0.000
run all
RUN @ 3995685000: y=x xs=x xe=x lvl=x
RUN @ 3995765000: y=0 xs=x xe=x lvl=x
RUN @ 3995845000: y=0 xs=0 xe=x lvl=x
RUN @ 3995925000: y=0 xs=0 xe=1 lvl=x
RUN @ 3996045000: y=0 xs=0 xe=1 lvl=17
$finish called at time : 5 ms : File "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sim_1/imports/rm519/Downloads/wrapper_tb.v" Line 88
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1329.457 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1329.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 14:50:46 2025...
