#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 27 00:10:50 2024
# Process ID: 267982
# Current directory: /home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top.vdi
# Journal file: /home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/vivado.jou
# Running On: xu-Legion-Y9000P-Ubuntu, OS: Linux, CPU Frequency: 884.695 MHz, CPU Physical cores: 24, Host memory: 33375 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'cemera_inst/bram'
INFO: [Project 1-454] Reading design checkpoint '/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'cemera_inst/clk'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1685.547 ; gain = 0.000 ; free physical = 19522 ; free virtual = 26645
INFO: [Netlist 29-17] Analyzing 350 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, cemera_inst/clk/inst/clkin1_ibufg, from the path connected to top-level port: sys_clock 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cemera_inst/clk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'cemera_inst/clk/inst'
Finished Parsing XDC File [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'cemera_inst/clk/inst'
Parsing XDC File [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'cemera_inst/clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'cemera_inst/clk/inst'
Parsing XDC File [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.srcs/constrs_1/new/Nexysa7.xdc]
Finished Parsing XDC File [/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.srcs/constrs_1/new/Nexysa7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.020 ; gain = 0.000 ; free physical = 18996 ; free virtual = 26121
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2514.051 ; gain = 63.996 ; free physical = 18983 ; free virtual = 26108

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2274027dc

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2514.051 ; gain = 0.000 ; free physical = 18983 ; free virtual = 26108

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2274027dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2274027dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Phase 1 Initialization | Checksum: 2274027dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2274027dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2274027dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Phase 2 Timer Update And Timing Data Collection | Checksum: 2274027dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e1fc0da4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Retarget | Checksum: 1e1fc0da4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 225b7b329

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Constant propagation | Checksum: 225b7b329
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 17e676dec

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Sweep | Checksum: 17e676dec
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sys_clock_IBUF_BUFG_inst to drive 218 load(s) on clock net sys_clock_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1cb0fe2fb

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
BUFG optimization | Checksum: 1cb0fe2fb
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1cb0fe2fb

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Shift Register Optimization | Checksum: 1cb0fe2fb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2342b0b50

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Post Processing Netlist | Checksum: 2342b0b50
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15f7e90bd

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15f7e90bd

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Phase 9 Finalization | Checksum: 15f7e90bd

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |               0  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15f7e90bd

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.809 ; gain = 0.000 ; free physical = 18673 ; free virtual = 25796

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 72 newly gated: 48 Total Ports: 108
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 15f5e9dfc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3105.777 ; gain = 0.000 ; free physical = 18452 ; free virtual = 25577
Ending Power Optimization Task | Checksum: 15f5e9dfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.777 ; gain = 310.969 ; free physical = 18452 ; free virtual = 25577

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 155618f30

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3105.777 ; gain = 0.000 ; free physical = 18439 ; free virtual = 25564
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.777 ; gain = 0.000 ; free physical = 18439 ; free virtual = 25564
Ending Final Cleanup Task | Checksum: 155618f30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3105.777 ; gain = 0.000 ; free physical = 18439 ; free virtual = 25564

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.777 ; gain = 0.000 ; free physical = 18439 ; free virtual = 25564
Ending Netlist Obfuscation Task | Checksum: 155618f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.777 ; gain = 0.000 ; free physical = 18439 ; free virtual = 25564
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18430 ; free virtual = 25553
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18430 ; free virtual = 25553
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18430 ; free virtual = 25553
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25550
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25550
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25550
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25550
INFO: [Common 17-1381] The checkpoint '/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25551
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6c6d8e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25551
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25551

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y140
	pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b74717f3

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25551

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fd2cc6b3

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25551

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fd2cc6b3

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25551
Phase 1 Placer Initialization | Checksum: fd2cc6b3

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18426 ; free virtual = 25551

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ed368e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18451 ; free virtual = 25576

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1aadc5f5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18459 ; free virtual = 25584

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1aadc5f5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18459 ; free virtual = 25584

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20acc48a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18484 ; free virtual = 25609

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 269 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 130 nets or LUTs. Breaked 0 LUT, combined 130 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 16 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[14]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[13]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[15]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[12]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[9]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[10]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[8]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[5]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[7]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[11]. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 142 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 142 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18480 ; free virtual = 25606
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 42 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 1 register was pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 347 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18481 ; free virtual = 25605
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18481 ; free virtual = 25605

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            130  |                   130  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |          142  |              0  |                    16  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          347  |              0  |                    42  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          489  |            130  |                   188  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1663072ad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18481 ; free virtual = 25605
Phase 2.4 Global Placement Core | Checksum: 9ddf36be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18478 ; free virtual = 25604
Phase 2 Global Placement | Checksum: 9ddf36be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18478 ; free virtual = 25604

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9edf8cc5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18478 ; free virtual = 25603

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13b270196

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18478 ; free virtual = 25603

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1744fa98a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18478 ; free virtual = 25603

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135622975

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18478 ; free virtual = 25603

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19f4e6c58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18467 ; free virtual = 25592

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a73bb85a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18461 ; free virtual = 25586

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 145678b97

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18461 ; free virtual = 25586

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f96fa79c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18461 ; free virtual = 25586

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c23a859d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18460 ; free virtual = 25584
Phase 3 Detail Placement | Checksum: 1c23a859d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18460 ; free virtual = 25584

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 230ee5b38

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.040 | TNS=-689.075 |
Phase 1 Physical Synthesis Initialization | Checksum: 1affbae0a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18460 ; free virtual = 25584
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1affbae0a

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18460 ; free virtual = 25584
Phase 4.1.1.1 BUFG Insertion | Checksum: 230ee5b38

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18460 ; free virtual = 25584

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.657. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20deba822

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584
Phase 4.1 Post Commit Optimization | Checksum: 20deba822

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20deba822

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20deba822

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584
Phase 4.3 Placer Reporting | Checksum: 20deba822

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cdf56ce7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584
Ending Placer Task | Checksum: 1668dbaac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584
144 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18458 ; free virtual = 25584
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18454 ; free virtual = 25580
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18443 ; free virtual = 25569
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18442 ; free virtual = 25568
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18436 ; free virtual = 25566
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18436 ; free virtual = 25566
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18435 ; free virtual = 25565
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18435 ; free virtual = 25565
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18435 ; free virtual = 25566
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18435 ; free virtual = 25566
INFO: [Common 17-1381] The checkpoint '/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18436 ; free virtual = 25564
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.35s |  WALL: 0.14s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18436 ; free virtual = 25564

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-686.785 |
Phase 1 Physical Synthesis Initialization | Checksum: 159886926

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18437 ; free virtual = 25565
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-686.785 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 159886926

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18437 ; free virtual = 25565

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-686.785 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ramloop[38].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.645 | TNS=-686.773 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ramloop[38].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[16]. Replicated 6 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.645 | TNS=-685.306 |
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[13]_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[13]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.603 | TNS=-683.283 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/cascadelatb_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_69.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_82_LOPT_REMAP
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_69. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.567 | TNS=-683.161 |
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[17]. Replicated 6 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.489 | TNS=-675.925 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_5_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[74]. Critical path length was reduced through logic transformation on cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_comp.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.486 | TNS=-675.570 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_10_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ramloop[26].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ramloop[26].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.474 | TNS=-675.518 |
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[15]_repN. Replicated 5 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[15]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.399 | TNS=-671.839 |
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[14]_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[14]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.351 | TNS=-666.549 |
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[12]_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.224 | TNS=-663.291 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/vga_b_OBUF[0].  Re-placed instance cemera_inst/vga/vga_blue_reg[0]
INFO: [Physopt 32-735] Processed net cemera_inst/vga/vga_b_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.223 | TNS=-663.271 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/vga_r_OBUF[1].  Re-placed instance cemera_inst/vga/vga_red_reg[1]
INFO: [Physopt 32-735] Processed net cemera_inst/vga/vga_r_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.216 | TNS=-662.821 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/vga_red_reg[0]_lopt_replica_1.  Re-placed instance cemera_inst/vga/vga_red_reg[0]_lopt_replica
INFO: [Physopt 32-735] Processed net cemera_inst/vga/vga_red_reg[0]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.215 | TNS=-662.702 |
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_r_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.208 | TNS=-662.658 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/vga_green_reg[0]_lopt_replica_1.  Re-placed instance cemera_inst/vga/vga_green_reg[0]_lopt_replica
INFO: [Physopt 32-735] Processed net cemera_inst/vga/vga_green_reg[0]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.204 | TNS=-662.485 |
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_b_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.200 | TNS=-662.295 |
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_red_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[33].ram.ram_doutb[7]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12_psbram_3
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[33].ram.ram_doutb[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.193 | TNS=-662.215 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.187 | TNS=-662.203 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.183 | TNS=-662.195 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[22].ram.ram_doutb[6]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_3
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[22].ram.ram_doutb[6]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.182 | TNS=-662.193 |
INFO: [Physopt 32-81] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.177 | TNS=-662.252 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_12_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/ramloop[34].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/ramloop[34].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-662.074 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_11_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[27].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[27].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.173 | TNS=-661.956 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_15_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ramloop[14].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ramloop[14].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.171 | TNS=-661.545 |
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_b_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.168 | TNS=-661.502 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/vga_g_OBUF[0].  Re-placed instance cemera_inst/vga/vga_green_reg[0]
INFO: [Physopt 32-735] Processed net cemera_inst/vga/vga_g_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.160 | TNS=-661.392 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[7]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_11_psbram_2
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.158 | TNS=-661.388 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.157 | TNS=-661.386 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[26].ram.ram_doutb[7]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_psbram
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[26].ram.ram_doutb[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.155 | TNS=-661.382 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[30].ram.ram_doutb[7]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_11_psbram
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[30].ram.ram_doutb[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.152 | TNS=-661.366 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.135 | TNS=-661.161 |
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_b_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.132 | TNS=-661.125 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.128 | TNS=-661.089 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.123 | TNS=-660.991 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[74].  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_comp
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[74]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.122 | TNS=-660.629 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[16].ram.ram_doutb[6]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[16].ram.ram_doutb[6]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.114 | TNS=-660.597 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[32].ram.ram_doutb[7]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12_psbram_2
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[32].ram.ram_doutb[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.112 | TNS=-660.593 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[34].ram.ram_doutb[7]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12_psbram
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[34].ram.ram_doutb[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.109 | TNS=-660.511 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.106 | TNS=-660.347 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.099 | TNS=-660.283 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.096 | TNS=-660.280 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.080 | TNS=-660.264 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[0]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11_psbram_2
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[0]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.078 | TNS=-660.262 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[26].ram.ram_doutb[0]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_psbram
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[26].ram.ram_doutb[0]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.076 | TNS=-660.218 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/vga_b_OBUF[1].  Re-placed instance cemera_inst/vga/vga_blue_reg[1]
INFO: [Physopt 32-735] Processed net cemera_inst/vga/vga_b_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.074 | TNS=-660.203 |
INFO: [Physopt 32-81] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_6. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.071 | TNS=-660.177 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.070 | TNS=-660.161 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ramloop[36].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ramloop[36].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.063 | TNS=-660.014 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[38].ram.ram_doutb[7]_alias.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_13_psbram
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[38].ram.ram_doutb[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-660.004 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_14_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ramloop[7].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ramloop[7].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-659.421 |
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_b_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-658.957 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[27].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-658.783 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/ramloop[34].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[15]_repN_5.  Re-placed instance cemera_inst/vga/address_reg[16]_replica_5
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[15]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-658.682 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_11_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ramloop[30].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ramloop[30].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-658.345 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_15_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-658.289 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_4_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/ramloop[41].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/ramloop[41].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-657.925 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_10_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ramloop[23].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ramloop[23].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-657.523 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_12_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ramloop[31].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ramloop[31].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-657.419 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_12_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/ramloop[33].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/ramloop[33].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-657.301 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[10]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[11]_replica_2
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[10]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-656.027 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ramloop[36].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-655.691 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-655.659 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[0]_INST_0_i_1_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-655.224 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_4_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-655.081 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ramloop[35].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ramloop[35].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-654.887 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_12_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-654.633 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-654.585 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[27].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-654.520 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[7]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[8]_replica_2
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[7]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-653.566 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[5]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[6]_replica_2
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[5]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-652.710 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[2]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[3]_replica_2
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[2]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-651.577 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_5_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/ramloop[43].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/ramloop[43].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-651.385 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_10_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ramloop[25].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ramloop[25].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-651.049 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_4_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/ramloop[42].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/ramloop[42].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-650.725 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/cascadelatb_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_74.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_91_LOPT_REMAP
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_74. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-650.557 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_70.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_84_LOPT_REMAP
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_70. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-650.124 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[14]_repN_3.  Re-placed instance cemera_inst/vga/address_reg[15]_replica_3
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[14]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-650.168 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_17_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ramloop[20].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ramloop[20].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-650.027 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_16_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ramloop[15].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ramloop[15].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.719 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[27].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[17]_repN_5. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[17]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.659 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ramloop[37].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ramloop[37].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.503 |
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[16]_repN_5. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[16]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.652 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_11_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ramloop[29].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ramloop[29].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.286 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/ramloop[33].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[13]_repN_8.  Re-placed instance cemera_inst/vga/address_reg[14]_replica_8
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[13]_repN_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.543 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.299 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_10_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ramloop[24].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ramloop[24].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.053 |
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb_repN.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0_comp
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-649.004 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ramloop[31].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-648.713 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[14]_repN_8.  Re-placed instance cemera_inst/vga/address_reg[15]_replica_8
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[14]_repN_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-648.661 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_16_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ramloop[17].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ramloop[17].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-648.164 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cascadelatb_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_72.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_87_LOPT_REMAP
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_72. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-647.888 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_16_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ramloop[16].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ramloop[16].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-647.686 |
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_15_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ramloop[12].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ramloop[12].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-647.444 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[14]_repN_3.  Re-placed instance cemera_inst/vga/address_reg[15]_replica_3
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[14]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-647.200 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[6]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[7]_replica_2
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[6]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-647.698 |
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[13]_repN_7. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[13]_repN_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-646.972 |
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[8]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[9]_replica_2
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[8]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-646.803 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[11]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[12]_replica_2
INFO: [Physopt 32-735] Processed net cemera_inst/vga/out[11]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/ramloop[43].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/ramloop[43].ram.ram_enb. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_11_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ramloop[28].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16
INFO: [Physopt 32-735] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ramloop[28].ram.ram_enb. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ramloop[35].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[16]_repN_4.  Re-placed instance cemera_inst/vga/address_reg[17]_replica_4
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ramloop[7].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ramloop[35].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[13]_repN_8.  Re-placed instance cemera_inst/vga/address_reg[14]_replica_8
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_68. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[15]_repN_8. Replicated 3 times.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[14]_repN_8.  Re-placed instance cemera_inst/vga/address_reg[15]_replica_8
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_74.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_91_LOPT_REMAP
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[14]_repN_3. Replicated 6 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[15]_repN_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[13]_repN_8. Replicated 4 times.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ramloop[20].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ramloop[24].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[16]_repN_3. Replicated 1 times.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ramloop[37].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[12]_repN_3.  Re-placed instance cemera_inst/vga/address_reg[13]_replica_3
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_74.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_91_LOPT_REMAP
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[0]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[1]_replica_2
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_14_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ramloop[8].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[14]_repN_8. Replicated 5 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[17]_repN_3. Replicated 1 times.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[2]_repN_9.  Re-placed instance cemera_inst/vga/address_reg[3]_replica_9
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[17]_repN_4.  Re-placed instance cemera_inst/vga/address_reg[18]_replica_4
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[12]_repN_5.  Re-placed instance cemera_inst/vga/address_reg[13]_replica_5
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ramloop[36].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[15]_repN.  Re-placed instance cemera_inst/vga/address_reg[16]_replica
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[16]_repN_9. Replicated 1 times.
INFO: [Physopt 32-710] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[74]. Critical path length was reduced through logic transformation on cell cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_comp_1.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[16]_repN_10. Replicated 4 times.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_17_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ramloop[22].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[16]_repN_7. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[15]_repN_9.  Re-placed instance cemera_inst/vga/address_reg[16]_replica_9
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[12]_repN_7. Replicated 2 times.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[13].  Re-placed instance cemera_inst/vga/address_reg[14]
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[16]_repN_6.  Re-placed instance cemera_inst/vga/address_reg[17]_replica_6
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[4]_repN_2.  Re-placed instance cemera_inst/vga/address_reg[5]_replica_2
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_14_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ramloop[9].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[14]_repN.  Re-placed instance cemera_inst/vga/address_reg[15]_replica
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ramloop[15].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/ENB.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2
INFO: [Physopt 32-663] Processed net cemera_inst/vga/out[16]_repN_4.  Re-placed instance cemera_inst/vga/address_reg[17]_replica_4
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_74.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_91_LOPT_REMAP
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/ramloop[43].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ramloop[17].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_4_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/ramloop[40].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb_repN.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0_comp_1
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_r_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_15_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb.  Re-placed instance cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[0]_INST_0_i_1_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_4_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_16_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_4_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18431 ; free virtual = 25559
Phase 3 Critical Path Optimization | Checksum: 23186385a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18431 ; free virtual = 25559

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_r_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_15_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_10_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_13_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_5_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[12]_repN_9. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_12_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/ramloop[33].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_16_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ramloop[15].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[17]_repN_8. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_17_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[0]_INST_0_i_1_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_16_psbram_n_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[17]_repN_10. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_4_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[15]_repN. Replicated 3 times.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_14_psbram_n_1_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_10_psbram_n_2_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_68. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[17]_repN_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[17]_repN_12. Replicated 1 times.
INFO: [Physopt 32-81] Processed net cemera_inst/vga/out[14]_repN_7. Replicated 12 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net cemera_inst/vga/vga_r_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/doutb[10]_INST_0_i_11_psbram_n_3_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/clk/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[27].ram.ram_enb. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cemera_inst/vga/out[17]_repN_6. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18456 ; free virtual = 25584
Phase 4 Critical Path Optimization | Checksum: 1e9bdff54

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18456 ; free virtual = 25584
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18456 ; free virtual = 25584
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.061 | TNS=-628.893 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.597  |         57.892  |           96  |              0  |                   186  |           0  |           2  |  00:00:11  |
|  Total          |          0.597  |         57.892  |           96  |              0  |                   186  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18456 ; free virtual = 25584
Ending Physical Synthesis Task | Checksum: 1e9bdff54

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18456 ; free virtual = 25584
INFO: [Common 17-83] Releasing license: Implementation
668 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18456 ; free virtual = 25584
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18456 ; free virtual = 25584
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18454 ; free virtual = 25586
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18454 ; free virtual = 25586
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18454 ; free virtual = 25587
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18454 ; free virtual = 25587
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18454 ; free virtual = 25587
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18454 ; free virtual = 25587
INFO: [Common 17-1381] The checkpoint '/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a53cb642 ConstDB: 0 ShapeSum: 8ff3c011 RouteDB: 0
Post Restoration Checksum: NetGraph: 18d81ab | NumContArr: d8caec67 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25faa634c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18433 ; free virtual = 25563

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25faa634c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18433 ; free virtual = 25563

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25faa634c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18433 ; free virtual = 25563
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2865e5bbf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18403 ; free virtual = 25533
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.039 | TNS=-598.104| WHS=-0.468 | THS=-201.714|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00322061 %
  Global Horizontal Routing Utilization  = 0.00291276 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2674
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2674
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24e8efc2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18397 ; free virtual = 25527

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24e8efc2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3112.887 ; gain = 0.000 ; free physical = 18397 ; free virtual = 25527

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 173dbe2b2

Time (s): cpu = 00:01:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3170.953 ; gain = 58.066 ; free physical = 18312 ; free virtual = 25443
Phase 3 Initial Routing | Checksum: 173dbe2b2

Time (s): cpu = 00:01:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3170.953 ; gain = 58.066 ; free physical = 18312 ; free virtual = 25443
INFO: [Route 35-580] Design has 770 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+====================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                |
+====================+====================+====================================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cemera_inst/vga/vga_red_reg[3]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cemera_inst/vga/vga_blue_reg[3]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cemera_inst/vga/vga_green_reg[3]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cemera_inst/vga/vga_blue_reg[2]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cemera_inst/vga/vga_red_reg[2]/D   |
+--------------------+--------------------+------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.505 | TNS=-1144.740| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28c519449

Time (s): cpu = 00:03:37 ; elapsed = 00:00:53 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18276 ; free virtual = 25407

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.024 | TNS=-1148.369| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28ab4a057

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25411
Phase 4 Rip-up And Reroute | Checksum: 28ab4a057

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25411

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 300e46814

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.505 | TNS=-1144.736| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d399e9dd

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d399e9dd

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410
Phase 5 Delay and Skew Optimization | Checksum: 1d399e9dd

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1879f1771

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.479 | TNS=-1144.696| WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1879f1771

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410
Phase 6 Post Hold Fix | Checksum: 1879f1771

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.42133 %
  Global Horizontal Routing Utilization  = 1.04653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1879f1771

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1879f1771

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25410

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 231bbe499

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25411

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.479 | TNS=-1144.696| WHS=0.065  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 231bbe499

Time (s): cpu = 00:03:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25411
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 23eb96a61

Time (s): cpu = 00:03:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25411
Ending Routing Task | Checksum: 23eb96a61

Time (s): cpu = 00:03:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25411

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
687 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:42 ; elapsed = 00:00:57 . Memory (MB): peak = 3200.953 ; gain = 88.066 ; free physical = 18280 ; free virtual = 25411
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
697 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.992 ; gain = 0.000 ; free physical = 18260 ; free virtual = 25396
Wrote PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3280.992 ; gain = 0.000 ; free physical = 18260 ; free virtual = 25400
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.992 ; gain = 0.000 ; free physical = 18260 ; free virtual = 25400
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3280.992 ; gain = 0.000 ; free physical = 18259 ; free virtual = 25400
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.992 ; gain = 0.000 ; free physical = 18258 ; free virtual = 25400
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.992 ; gain = 0.000 ; free physical = 18258 ; free virtual = 25400
Write Physdb Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3280.992 ; gain = 0.000 ; free physical = 18258 ; free virtual = 25400
INFO: [Common 17-1381] The checkpoint '/home/xu/cocode/fpga_smart_car_tank/fpga_smart_car.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May 27 00:12:30 2024...
