

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Tue Oct 21 15:31:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       73|       73|        11|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 14 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln489_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln489_3"   --->   Operation 15 'read' 'trunc_ln489_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln489_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln489"   --->   Operation 16 'read' 'sext_ln489_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln489_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln489_1"   --->   Operation 17 'read' 'zext_ln489_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln499_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln499_1"   --->   Operation 18 'read' 'zext_ln499_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln489_cast = sext i62 %sext_ln489_read"   --->   Operation 19 'sext' 'sext_ln489_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln489_1_cast = zext i11 %zext_ln489_1_read"   --->   Operation 20 'zext' 'zext_ln489_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 2048, void @empty_72, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i2_1 = load i7 %i2" [src/srcnn.cpp:499]   --->   Operation 40 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%icmp_ln493 = icmp_eq  i7 %i2_1, i7 64" [src/srcnn.cpp:493]   --->   Operation 42 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln493 = add i7 %i2_1, i7 1" [src/srcnn.cpp:493]   --->   Operation 43 'add' 'add_ln493' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %for.inc69.split, void %for.inc78.exitStub" [src/srcnn.cpp:493]   --->   Operation 44 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i7 %i2_1" [src/srcnn.cpp:493]   --->   Operation 45 'zext' 'zext_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.77ns)   --->   "%add_ln499_2 = add i7 %zext_ln499_1_read, i7 %i2_1" [src/srcnn.cpp:499]   --->   Operation 46 'add' 'add_ln499_2' <Predicate = (!icmp_ln493)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln499_1 = add i12 %zext_ln489_1_cast, i12 %zext_ln493" [src/srcnn.cpp:499]   --->   Operation 47 'add' 'add_ln499_1' <Predicate = (!icmp_ln493)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i12 %add_ln499_1" [src/srcnn.cpp:499]   --->   Operation 48 'zext' 'zext_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln499 = add i63 %zext_ln499, i63 %sext_ln489_cast" [src/srcnn.cpp:499]   --->   Operation 49 'add' 'add_ln499' <Predicate = (!icmp_ln493)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln499 = sext i63 %add_ln499" [src/srcnn.cpp:499]   --->   Operation 50 'sext' 'sext_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln499" [src/srcnn.cpp:499]   --->   Operation 51 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.74ns)   --->   "%switch_ln499 = switch i4 %trunc_ln489_3_read, void %arrayidx6816.case.15, i4 0, void %arrayidx6816.case.0, i4 1, void %arrayidx6816.case.1, i4 2, void %arrayidx6816.case.2, i4 3, void %arrayidx6816.case.3, i4 4, void %arrayidx6816.case.4, i4 5, void %arrayidx6816.case.5, i4 6, void %arrayidx6816.case.6, i4 7, void %arrayidx6816.case.7, i4 8, void %arrayidx6816.case.8, i4 9, void %arrayidx6816.case.9, i4 10, void %arrayidx6816.case.10, i4 11, void %arrayidx6816.case.11, i4 12, void %arrayidx6816.case.12, i4 13, void %arrayidx6816.case.13, i4 14, void %arrayidx6816.case.14" [src/srcnn.cpp:499]   --->   Operation 52 'switch' 'switch_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.74>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln493 = store i7 %add_ln493, i7 %i2" [src/srcnn.cpp:493]   --->   Operation 53 'store' 'store_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.inc69" [src/srcnn.cpp:493]   --->   Operation 54 'br' 'br_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 55 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 55 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 56 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 57 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 57 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 58 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 59 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 59 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 60 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 61 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 62 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 62 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 63 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:499]   --->   Operation 63 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln499 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:499]   --->   Operation 64 'bitcast' 'bitcast_ln499' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln493)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln499_2 = zext i7 %add_ln499_2" [src/srcnn.cpp:499]   --->   Operation 65 'zext' 'zext_ln499_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 66 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 67 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 68 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 69 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 70 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 71 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 72 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 73 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 74 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 75 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 76 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 77 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 78 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 79 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 80 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 81 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln494 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:494]   --->   Operation 82 'specpipeline' 'specpipeline_ln494' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln493 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:493]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln493 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [src/srcnn.cpp:493]   --->   Operation 84 'specloopname' 'specloopname_ln493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s" [src/srcnn.cpp:499]   --->   Operation 85 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 14)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 86 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 14)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s" [src/srcnn.cpp:499]   --->   Operation 87 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 13)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 88 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 13)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s" [src/srcnn.cpp:499]   --->   Operation 89 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 12)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 90 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 12)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc" [src/srcnn.cpp:499]   --->   Operation 91 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 11)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 92 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 11)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s" [src/srcnn.cpp:499]   --->   Operation 93 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 10)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 94 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 10)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/srcnn.cpp:499]   --->   Operation 95 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 9)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 96 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 9)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100" [src/srcnn.cpp:499]   --->   Operation 97 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 8)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 98 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 8)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/srcnn.cpp:499]   --->   Operation 99 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 7)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 100 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 7)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98" [src/srcnn.cpp:499]   --->   Operation 101 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 6)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 102 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 6)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/srcnn.cpp:499]   --->   Operation 103 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 5)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 104 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 5)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105" [src/srcnn.cpp:499]   --->   Operation 105 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 4)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 106 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 4)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104" [src/srcnn.cpp:499]   --->   Operation 107 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 3)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 108 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 3)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/srcnn.cpp:499]   --->   Operation 109 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 110 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 2)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102" [src/srcnn.cpp:499]   --->   Operation 111 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 112 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 1)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97" [src/srcnn.cpp:499]   --->   Operation 113 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 114 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 0)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s" [src/srcnn.cpp:499]   --->   Operation 115 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 15)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 116 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln499_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln489_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln489]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln489_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                                                                                                   (alloca           ) [ 010000000000]
trunc_ln489_3_read                                                                                   (read             ) [ 011111111111]
sext_ln489_read                                                                                      (read             ) [ 000000000000]
zext_ln489_1_read                                                                                    (read             ) [ 000000000000]
zext_ln499_1_read                                                                                    (read             ) [ 000000000000]
sext_ln489_cast                                                                                      (sext             ) [ 000000000000]
zext_ln489_1_cast                                                                                    (zext             ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                      (specmemcore      ) [ 000000000000]
specinterface_ln0                                                                                    (specinterface    ) [ 000000000000]
store_ln0                                                                                            (store            ) [ 000000000000]
br_ln0                                                                                               (br               ) [ 000000000000]
i2_1                                                                                                 (load             ) [ 000000000000]
specbitsmap_ln0                                                                                      (specbitsmap      ) [ 000000000000]
icmp_ln493                                                                                           (icmp             ) [ 011111111110]
add_ln493                                                                                            (add              ) [ 000000000000]
br_ln493                                                                                             (br               ) [ 000000000000]
zext_ln493                                                                                           (zext             ) [ 000000000000]
add_ln499_2                                                                                          (add              ) [ 011111111111]
add_ln499_1                                                                                          (add              ) [ 000000000000]
zext_ln499                                                                                           (zext             ) [ 000000000000]
add_ln499                                                                                            (add              ) [ 000000000000]
sext_ln499                                                                                           (sext             ) [ 000000000000]
gmem_w2_addr                                                                                         (getelementptr    ) [ 011111111110]
switch_ln499                                                                                         (switch           ) [ 000000000000]
store_ln493                                                                                          (store            ) [ 000000000000]
br_ln493                                                                                             (br               ) [ 000000000000]
gmem_w2_load_1_req                                                                                   (readreq          ) [ 000000000000]
gmem_w2_addr_read                                                                                    (read             ) [ 000000000000]
bitcast_ln499                                                                                        (bitcast          ) [ 010000000001]
zext_ln499_2                                                                                         (zext             ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s                   (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s                   (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s                   (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s                   (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s                   (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97                                              (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98                                              (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99                                              (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100                                             (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101                                             (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102                                             (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103                                             (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104                                             (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105                                             (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106                                             (getelementptr    ) [ 000000000000]
specpipeline_ln494                                                                                   (specpipeline     ) [ 000000000000]
speclooptripcount_ln493                                                                              (speclooptripcount) [ 000000000000]
specloopname_ln493                                                                                   (specloopname     ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
store_ln499                                                                                          (store            ) [ 000000000000]
br_ln499                                                                                             (br               ) [ 000000000000]
ret_ln0                                                                                              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln499_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln499_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln489_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln489_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln489">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln489"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln489_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln489_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="i2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln489_3_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln489_3_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln489_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="62" slack="0"/>
<pin id="144" dir="0" index="1" bw="62" slack="0"/>
<pin id="145" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln489_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln489_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln489_1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln499_1_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln499_1_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_readreq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w2_load_1_req/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem_w2_addr_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="9"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w2_addr_read/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101/11 "/>
</bind>
</comp>

<comp id="249" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln499_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln499_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln499_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln499_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln499_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln499_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln499_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln499_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln499_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln499_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln499_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln499_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln499_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln499_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln499_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln499_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln489_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="62" slack="0"/>
<pin id="382" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln489_cast/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln489_1_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln489_1_cast/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln0_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="i2_1_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln493_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln493/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln493_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln493_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln499_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="7" slack="0"/>
<pin id="415" dir="1" index="2" bw="7" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln499_2/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln499_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="0" index="1" bw="7" slack="0"/>
<pin id="421" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln499_1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln499_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln499_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="62" slack="0"/>
<pin id="431" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln499/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln499_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln499/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="gmem_w2_addr_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="63" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w2_addr/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln493_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln493/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="bitcast_ln499_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln499/10 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln499_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="10"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499_2/11 "/>
</bind>
</comp>

<comp id="472" class="1005" name="i2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="trunc_ln489_3_read_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="10"/>
<pin id="481" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln489_3_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln493_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="9"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln493 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln499_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="10"/>
<pin id="489" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="add_ln499_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="gmem_w2_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="bitcast_ln499_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln499 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="116" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="118" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="120" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="120" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="120" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="120" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="120" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="120" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="120" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="120" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="120" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="120" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="120" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="120" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="120" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="120" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="120" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="120" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="200" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="193" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="186" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="179" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="172" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="242" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="235" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="228" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="221" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="277" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="270" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="263" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="256" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="249" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="214" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="207" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="142" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="148" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="78" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="82" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="393" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="393" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="154" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="393" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="384" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="408" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="380" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="0" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="402" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="167" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="464"><net_src comp="453" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="465"><net_src comp="453" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="466"><net_src comp="453" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="467"><net_src comp="453" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="468"><net_src comp="453" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="469"><net_src comp="453" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="471"><net_src comp="453" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="475"><net_src comp="132" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="482"><net_src comp="136" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="396" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="412" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="495"><net_src comp="438" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="501"><net_src comp="449" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="509"><net_src comp="498" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="510"><net_src comp="498" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="511"><net_src comp="498" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="512"><net_src comp="498" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="513"><net_src comp="498" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="514"><net_src comp="498" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="515"><net_src comp="498" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="516"><net_src comp="498" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="517"><net_src comp="498" pin="1"/><net_sink comp="374" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15 | {11 }
 - Input state : 
	Port: srcnn_Pipeline_CopyW2_inft : gmem_w2 | {2 3 4 5 6 7 8 9 10 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln499_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln489_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : sext_ln489 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : trunc_ln489_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i2_1 : 1
		icmp_ln493 : 2
		add_ln493 : 2
		br_ln493 : 3
		zext_ln493 : 2
		add_ln499_2 : 2
		add_ln499_1 : 3
		zext_ln499 : 4
		add_ln499 : 5
		sext_ln499 : 6
		gmem_w2_addr : 7
		store_ln493 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 : 1
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2
		store_ln499 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln493_fu_402        |    0    |    14   |
|    add   |       add_ln499_2_fu_412       |    0    |    14   |
|          |       add_ln499_1_fu_418       |    0    |    18   |
|          |        add_ln499_fu_428        |    0    |    69   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln493_fu_396       |    0    |    14   |
|----------|--------------------------------|---------|---------|
|          | trunc_ln489_3_read_read_fu_136 |    0    |    0    |
|          |   sext_ln489_read_read_fu_142  |    0    |    0    |
|   read   |  zext_ln489_1_read_read_fu_148 |    0    |    0    |
|          |  zext_ln499_1_read_read_fu_154 |    0    |    0    |
|          |  gmem_w2_addr_read_read_fu_167 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_160       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |     sext_ln489_cast_fu_380     |    0    |    0    |
|          |        sext_ln499_fu_434       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    zext_ln489_1_cast_fu_384    |    0    |    0    |
|   zext   |        zext_ln493_fu_408       |    0    |    0    |
|          |        zext_ln499_fu_424       |    0    |    0    |
|          |       zext_ln499_2_fu_453      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   129   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln499_2_reg_487   |    7   |
|   bitcast_ln499_reg_498  |   32   |
|   gmem_w2_addr_reg_492   |   32   |
|        i2_reg_472        |    7   |
|    icmp_ln493_reg_483    |    1   |
|trunc_ln489_3_read_reg_479|    4   |
+--------------------------+--------+
|           Total          |   83   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   129  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   83   |    -   |
+-----------+--------+--------+
|   Total   |   83   |   129  |
+-----------+--------+--------+
