// Seed: 811534830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  output id_13;
  output id_12;
  inout id_11;
  inout id_10;
  input id_9;
  inout id_8;
  output id_7;
  inout id_6;
  inout id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_14;
  type_18 id_15 (id_1[1+:1]), id_16 = id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_8[1==1] = 1 ? id_6 : 1 - 1;
  assign id_1 = 1;
  if ("") always id_13 <= id_3[1'd0 : 1'h0];
  else assign id_11 = id_4;
  logic id_14;
endmodule
