Test Case: MSHR_Full_b0

=== Cycle 371 ===
INFO:--- Cache Cycle 372 ---
INFO:Cache: Received new request: {'addr_val': 164864, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x28400
[Cycle 371] LSU Received: MISS ACCEPTED (UUID: 20)
=== Latch State at End of Cycle 371 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x28400, rw_mode='read', size='word', store_value=0, halt=False), address=0x28400, uuid=20, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 372 ===
INFO:--- Cache Cycle 373 ---
INFO:Cache: Received new request: {'addr_val': 173056, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x2A400
[Cycle 372] LSU Received: MISS ACCEPTED (UUID: 21)
=== Latch State at End of Cycle 372 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x2A400, rw_mode='read', size='word', store_value=0, halt=False), address=0x2A400, uuid=21, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 373 ===
INFO:--- Cache Cycle 374 ---
INFO:Cache: Received new request: {'addr_val': 181248, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x2C400
[Cycle 373] LSU Received: MISS ACCEPTED (UUID: 22)
=== Latch State at End of Cycle 373 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x2C400, rw_mode='read', size='word', store_value=0, halt=False), address=0x2C400, uuid=22, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 374 ===
INFO:--- Cache Cycle 375 ---
INFO:Cache: Received new request: {'addr_val': 189440, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x2E400
[Cycle 374] LSU Received: MISS ACCEPTED (UUID: 23)
=== Latch State at End of Cycle 374 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x2E400, rw_mode='read', size='word', store_value=0, halt=False), address=0x2E400, uuid=23, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 375 ===
INFO:--- Cache Cycle 376 ---
INFO:Cache: Received new request: {'addr_val': 197632, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x30400
[Cycle 375] LSU Received: MISS ACCEPTED (UUID: 24)
=== Latch State at End of Cycle 375 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x30400, rw_mode='read', size='word', store_value=0, halt=False), address=0x30400, uuid=24, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 376 ===
INFO:--- Cache Cycle 377 ---
INFO:Cache: Received new request: {'addr_val': 205824, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x32400
[Cycle 376] LSU Received: MISS ACCEPTED (UUID: 25)
=== Latch State at End of Cycle 376 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x32400, rw_mode='read', size='word', store_value=0, halt=False), address=0x32400, uuid=25, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 377 ===
INFO:--- Cache Cycle 378 ---
INFO:Cache: Received new request: {'addr_val': 214016, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x34400
[Cycle 377] LSU Received: MISS ACCEPTED (UUID: 26)
=== Latch State at End of Cycle 377 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x34400, rw_mode='read', size='word', store_value=0, halt=False), address=0x34400, uuid=26, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 378 ===
INFO:--- Cache Cycle 379 ---
INFO:Cache: Received new request: {'addr_val': 222208, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x36400
[Cycle 378] LSU Received: MISS ACCEPTED (UUID: 27)
=== Latch State at End of Cycle 378 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x36400, rw_mode='read', size='word', store_value=0, halt=False), address=0x36400, uuid=27, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 379 ===
INFO:--- Cache Cycle 380 ---
INFO:Cache: Received new request: {'addr_val': 230400, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x38400
[Cycle 379] LSU Received: MISS ACCEPTED (UUID: 28)
=== Latch State at End of Cycle 379 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x38400, rw_mode='read', size='word', store_value=0, halt=False), address=0x38400, uuid=28, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 380 ===
INFO:--- Cache Cycle 381 ---
INFO:Cache: Received new request: {'addr_val': 238592, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x3A400
[Cycle 380] LSU Received: MISS ACCEPTED (UUID: 29)
=== Latch State at End of Cycle 380 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x3A400, rw_mode='read', size='word', store_value=0, halt=False), address=0x3A400, uuid=29, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 381 ===
INFO:--- Cache Cycle 382 ---
INFO:Cache: Received new request: {'addr_val': 246784, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x3C400
[Cycle 381] LSU Received: MISS ACCEPTED (UUID: 30)
=== Latch State at End of Cycle 381 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x3C400, rw_mode='read', size='word', store_value=0, halt=False), address=0x3C400, uuid=30, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 382 ===
INFO:--- Cache Cycle 383 ---
INFO:Cache: Received new request: {'addr_val': 254976, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x3E400
[Cycle 382] LSU Received: MISS ACCEPTED (UUID: 31)
=== Latch State at End of Cycle 382 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x3E400, rw_mode='read', size='word', store_value=0, halt=False), address=0x3E400, uuid=31, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 383 ===
INFO:--- Cache Cycle 384 ---
INFO:Cache: Received new request: {'addr_val': 263168, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x40400
[Cycle 383] LSU Received: MISS ACCEPTED (UUID: 32)
=== Latch State at End of Cycle 383 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x40400, rw_mode='read', size='word', store_value=0, halt=False), address=0x40400, uuid=32, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 384 ===
INFO:--- Cache Cycle 385 ---
INFO:Cache: Received new request: {'addr_val': 271360, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x42400
[Cycle 384] LSU Received: MISS ACCEPTED (UUID: 33)
=== Latch State at End of Cycle 384 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x42400, rw_mode='read', size='word', store_value=0, halt=False), address=0x42400, uuid=33, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 385 ===
INFO:--- Cache Cycle 386 ---
INFO:Cache: Received new request: {'addr_val': 279552, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x44400
[Cycle 385] LSU Received: MISS ACCEPTED (UUID: 34)
=== Latch State at End of Cycle 385 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x44400, rw_mode='read', size='word', store_value=0, halt=False), address=0x44400, uuid=34, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 386 ===
INFO:--- Cache Cycle 387 ---
INFO:Cache: Received new request: {'addr_val': 287744, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x46400
[Cycle 386] LSU Received: MISS ACCEPTED (UUID: 35)
=== Latch State at End of Cycle 386 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x46400, rw_mode='read', size='word', store_value=0, halt=False), address=0x46400, uuid=35, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 387 ===
INFO:--- Cache Cycle 388 ---
INFO:Cache: Bank 0 is starting service for miss UUID 20
INFO:Cache: Received new request: {'addr_val': 295936, 'rw_mode': 'read', 'size': 'word'}
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 387 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 388 ===
INFO:--- Cache Cycle 389 ---
Bank 0: Sent READ req to Memory for 0x28400
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 388 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 389 ===
INFO:--- Cache Cycle 390 ---
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 389 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 390 ===
INFO:--- Cache Cycle 391 ---
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 390 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 391 ===
INFO:--- Cache Cycle 392 ---
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 391 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 392 ===
INFO:--- Cache Cycle 393 ---
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 392 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 393 ===
INFO:--- Cache Cycle 394 ---
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 393 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x28400', 'size': 128, 'uuid': 20, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=20, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 394 ===
INFO:--- Cache Cycle 395 ---
INFO:Cache: MISS for addr 0x48400
WARNING:Cache: MSHR FULL for bank 0. Stalling pipeline.
=== Latch State at End of Cycle 394 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 395 ===
INFO:--- Cache Cycle 396 ---
INFO:Cache: Miss for UUID 20 (addr 0x28400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 21
INFO:Cache: MISS for addr 0x48400
[Cycle 395] LSU Received: MISS COMPLETE (UUID: 20) - Data is in cache
=== Latch State at End of Cycle 395 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x28400, rw_mode='read', size='word', store_value=0, halt=False), address=0x28400, uuid=20, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 396 ===
INFO:--- Cache Cycle 397 ---
Bank 0: Sent READ req to Memory for 0x2A400
[Cycle 396] LSU Received: MISS ACCEPTED (UUID: 36)
=== Latch State at End of Cycle 396 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x48400, rw_mode='read', size='word', store_value=0, halt=False), address=0x48400, uuid=36, miss=True, hit=False, stall=False, flushed=False)

=== Cycle 397 ===
INFO:--- Cache Cycle 398 ---
=== Latch State at End of Cycle 397 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 398 ===
INFO:--- Cache Cycle 399 ---
=== Latch State at End of Cycle 398 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 399 ===
INFO:--- Cache Cycle 400 ---
=== Latch State at End of Cycle 399 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 400 ===
INFO:--- Cache Cycle 401 ---
=== Latch State at End of Cycle 400 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 401 ===
INFO:--- Cache Cycle 402 ---
=== Latch State at End of Cycle 401 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x2A400', 'size': 128, 'uuid': 21, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=21, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 402 ===
INFO:--- Cache Cycle 403 ---
=== Latch State at End of Cycle 402 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 403 ===
INFO:--- Cache Cycle 404 ---
INFO:Cache: Miss for UUID 21 (addr 0x2A400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 22
[Cycle 403] LSU Received: MISS COMPLETE (UUID: 21) - Data is in cache
=== Latch State at End of Cycle 403 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x2A400, rw_mode='read', size='word', store_value=0, halt=False), address=0x2A400, uuid=21, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 404 ===
INFO:--- Cache Cycle 405 ---
Bank 0: Sent READ req to Memory for 0x2C400
=== Latch State at End of Cycle 404 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 405 ===
INFO:--- Cache Cycle 406 ---
=== Latch State at End of Cycle 405 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 406 ===
INFO:--- Cache Cycle 407 ---
=== Latch State at End of Cycle 406 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 407 ===
INFO:--- Cache Cycle 408 ---
=== Latch State at End of Cycle 407 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 408 ===
INFO:--- Cache Cycle 409 ---
=== Latch State at End of Cycle 408 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 409 ===
INFO:--- Cache Cycle 410 ---
=== Latch State at End of Cycle 409 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x2C400', 'size': 128, 'uuid': 22, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=22, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 410 ===
INFO:--- Cache Cycle 411 ---
=== Latch State at End of Cycle 410 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 411 ===
INFO:--- Cache Cycle 412 ---
INFO:Cache: Miss for UUID 22 (addr 0x2C400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 23
[Cycle 411] LSU Received: MISS COMPLETE (UUID: 22) - Data is in cache
=== Latch State at End of Cycle 411 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x2C400, rw_mode='read', size='word', store_value=0, halt=False), address=0x2C400, uuid=22, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 412 ===
INFO:--- Cache Cycle 413 ---
Bank 0: Sent READ req to Memory for 0x2E400
=== Latch State at End of Cycle 412 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 413 ===
INFO:--- Cache Cycle 414 ---
=== Latch State at End of Cycle 413 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 414 ===
INFO:--- Cache Cycle 415 ---
=== Latch State at End of Cycle 414 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 415 ===
INFO:--- Cache Cycle 416 ---
=== Latch State at End of Cycle 415 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 416 ===
INFO:--- Cache Cycle 417 ---
=== Latch State at End of Cycle 416 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 417 ===
INFO:--- Cache Cycle 418 ---
=== Latch State at End of Cycle 417 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x2E400', 'size': 128, 'uuid': 23, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=23, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 418 ===
INFO:--- Cache Cycle 419 ---
=== Latch State at End of Cycle 418 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 419 ===
INFO:--- Cache Cycle 420 ---
INFO:Cache: Miss for UUID 23 (addr 0x2E400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 24
[Cycle 419] LSU Received: MISS COMPLETE (UUID: 23) - Data is in cache
=== Latch State at End of Cycle 419 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x2E400, rw_mode='read', size='word', store_value=0, halt=False), address=0x2E400, uuid=23, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 420 ===
INFO:--- Cache Cycle 421 ---
Bank 0: Sent READ req to Memory for 0x30400
=== Latch State at End of Cycle 420 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 421 ===
INFO:--- Cache Cycle 422 ---
=== Latch State at End of Cycle 421 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 422 ===
INFO:--- Cache Cycle 423 ---
=== Latch State at End of Cycle 422 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 423 ===
INFO:--- Cache Cycle 424 ---
=== Latch State at End of Cycle 423 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 424 ===
INFO:--- Cache Cycle 425 ---
=== Latch State at End of Cycle 424 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 425 ===
INFO:--- Cache Cycle 426 ---
=== Latch State at End of Cycle 425 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x30400', 'size': 128, 'uuid': 24, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=24, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 426 ===
INFO:--- Cache Cycle 427 ---
=== Latch State at End of Cycle 426 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 427 ===
INFO:--- Cache Cycle 428 ---
INFO:Cache: Miss for UUID 24 (addr 0x30400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 25
[Cycle 427] LSU Received: MISS COMPLETE (UUID: 24) - Data is in cache
=== Latch State at End of Cycle 427 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x30400, rw_mode='read', size='word', store_value=0, halt=False), address=0x30400, uuid=24, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 428 ===
INFO:--- Cache Cycle 429 ---
Bank 0: Sent READ req to Memory for 0x32400
=== Latch State at End of Cycle 428 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 429 ===
INFO:--- Cache Cycle 430 ---
=== Latch State at End of Cycle 429 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 430 ===
INFO:--- Cache Cycle 431 ---
=== Latch State at End of Cycle 430 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 431 ===
INFO:--- Cache Cycle 432 ---
=== Latch State at End of Cycle 431 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 432 ===
INFO:--- Cache Cycle 433 ---
=== Latch State at End of Cycle 432 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 433 ===
INFO:--- Cache Cycle 434 ---
=== Latch State at End of Cycle 433 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x32400', 'size': 128, 'uuid': 25, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=25, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 434 ===
INFO:--- Cache Cycle 435 ---
=== Latch State at End of Cycle 434 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 435 ===
INFO:--- Cache Cycle 436 ---
INFO:Cache: Miss for UUID 25 (addr 0x32400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 26
[Cycle 435] LSU Received: MISS COMPLETE (UUID: 25) - Data is in cache
=== Latch State at End of Cycle 435 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x32400, rw_mode='read', size='word', store_value=0, halt=False), address=0x32400, uuid=25, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 436 ===
INFO:--- Cache Cycle 437 ---
=== Latch State at End of Cycle 436 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 437 ===
INFO:--- Cache Cycle 438 ---
=== Latch State at End of Cycle 437 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 438 ===
INFO:--- Cache Cycle 439 ---
=== Latch State at End of Cycle 438 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 439 ===
INFO:--- Cache Cycle 440 ---
=== Latch State at End of Cycle 439 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 440 ===
INFO:--- Cache Cycle 441 ---
=== Latch State at End of Cycle 440 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 441 ===
INFO:--- Cache Cycle 442 ---
=== Latch State at End of Cycle 441 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'write', 'status': 'WRITE_DONE', 'addr': '0x24400', 'size': 128, 'uuid': 26, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=26, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 442 ===
INFO:--- Cache Cycle 443 ---
=== Latch State at End of Cycle 442 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 443 ===
INFO:--- Cache Cycle 444 ---
Bank 0: Sent READ req to Memory for 0x34400
=== Latch State at End of Cycle 443 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 444 ===
INFO:--- Cache Cycle 445 ---
=== Latch State at End of Cycle 444 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 445 ===
INFO:--- Cache Cycle 446 ---
=== Latch State at End of Cycle 445 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 446 ===
INFO:--- Cache Cycle 447 ---
=== Latch State at End of Cycle 446 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 447 ===
INFO:--- Cache Cycle 448 ---
=== Latch State at End of Cycle 447 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 448 ===
INFO:--- Cache Cycle 449 ---
=== Latch State at End of Cycle 448 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x34400', 'size': 128, 'uuid': 26, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=26, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 449 ===
INFO:--- Cache Cycle 450 ---
=== Latch State at End of Cycle 449 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 450 ===
INFO:--- Cache Cycle 451 ---
INFO:Cache: Miss for UUID 26 (addr 0x34400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 27
[Cycle 450] LSU Received: MISS COMPLETE (UUID: 26) - Data is in cache
=== Latch State at End of Cycle 450 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x34400, rw_mode='read', size='word', store_value=0, halt=False), address=0x34400, uuid=26, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 451 ===
INFO:--- Cache Cycle 452 ---
=== Latch State at End of Cycle 451 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 452 ===
INFO:--- Cache Cycle 453 ---
=== Latch State at End of Cycle 452 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 453 ===
INFO:--- Cache Cycle 454 ---
=== Latch State at End of Cycle 453 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 454 ===
INFO:--- Cache Cycle 455 ---
=== Latch State at End of Cycle 454 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 455 ===
INFO:--- Cache Cycle 456 ---
=== Latch State at End of Cycle 455 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 456 ===
INFO:--- Cache Cycle 457 ---
=== Latch State at End of Cycle 456 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'write', 'status': 'WRITE_DONE', 'addr': '0x26400', 'size': 128, 'uuid': 27, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=27, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 457 ===
INFO:--- Cache Cycle 458 ---
=== Latch State at End of Cycle 457 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 458 ===
INFO:--- Cache Cycle 459 ---
Bank 0: Sent READ req to Memory for 0x36400
=== Latch State at End of Cycle 458 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 459 ===
INFO:--- Cache Cycle 460 ---
=== Latch State at End of Cycle 459 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 460 ===
INFO:--- Cache Cycle 461 ---
=== Latch State at End of Cycle 460 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 461 ===
INFO:--- Cache Cycle 462 ---
=== Latch State at End of Cycle 461 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 462 ===
INFO:--- Cache Cycle 463 ---
=== Latch State at End of Cycle 462 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 463 ===
INFO:--- Cache Cycle 464 ---
=== Latch State at End of Cycle 463 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x36400', 'size': 128, 'uuid': 27, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=27, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 464 ===
INFO:--- Cache Cycle 465 ---
=== Latch State at End of Cycle 464 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 465 ===
INFO:--- Cache Cycle 466 ---
INFO:Cache: Miss for UUID 27 (addr 0x36400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 28
[Cycle 465] LSU Received: MISS COMPLETE (UUID: 27) - Data is in cache
=== Latch State at End of Cycle 465 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x36400, rw_mode='read', size='word', store_value=0, halt=False), address=0x36400, uuid=27, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 466 ===
INFO:--- Cache Cycle 467 ---
Bank 0: Sent READ req to Memory for 0x38400
=== Latch State at End of Cycle 466 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 467 ===
INFO:--- Cache Cycle 468 ---
=== Latch State at End of Cycle 467 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 468 ===
INFO:--- Cache Cycle 469 ---
=== Latch State at End of Cycle 468 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 469 ===
INFO:--- Cache Cycle 470 ---
=== Latch State at End of Cycle 469 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 470 ===
INFO:--- Cache Cycle 471 ---
=== Latch State at End of Cycle 470 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 471 ===
INFO:--- Cache Cycle 472 ---
=== Latch State at End of Cycle 471 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x38400', 'size': 128, 'uuid': 28, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=28, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 472 ===
INFO:--- Cache Cycle 473 ---
=== Latch State at End of Cycle 472 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 473 ===
INFO:--- Cache Cycle 474 ---
INFO:Cache: Miss for UUID 28 (addr 0x38400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 29
[Cycle 473] LSU Received: MISS COMPLETE (UUID: 28) - Data is in cache
=== Latch State at End of Cycle 473 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x38400, rw_mode='read', size='word', store_value=0, halt=False), address=0x38400, uuid=28, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 474 ===
INFO:--- Cache Cycle 475 ---
Bank 0: Sent READ req to Memory for 0x3A400
=== Latch State at End of Cycle 474 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 475 ===
INFO:--- Cache Cycle 476 ---
=== Latch State at End of Cycle 475 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 476 ===
INFO:--- Cache Cycle 477 ---
=== Latch State at End of Cycle 476 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 477 ===
INFO:--- Cache Cycle 478 ---
=== Latch State at End of Cycle 477 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 478 ===
INFO:--- Cache Cycle 479 ---
=== Latch State at End of Cycle 478 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 479 ===
INFO:--- Cache Cycle 480 ---
=== Latch State at End of Cycle 479 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x3A400', 'size': 128, 'uuid': 29, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=29, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 480 ===
INFO:--- Cache Cycle 481 ---
=== Latch State at End of Cycle 480 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 481 ===
INFO:--- Cache Cycle 482 ---
INFO:Cache: Miss for UUID 29 (addr 0x3A400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 30
[Cycle 481] LSU Received: MISS COMPLETE (UUID: 29) - Data is in cache
=== Latch State at End of Cycle 481 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x3A400, rw_mode='read', size='word', store_value=0, halt=False), address=0x3A400, uuid=29, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 482 ===
INFO:--- Cache Cycle 483 ---
Bank 0: Sent READ req to Memory for 0x3C400
=== Latch State at End of Cycle 482 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 483 ===
INFO:--- Cache Cycle 484 ---
=== Latch State at End of Cycle 483 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 484 ===
INFO:--- Cache Cycle 485 ---
=== Latch State at End of Cycle 484 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 485 ===
INFO:--- Cache Cycle 486 ---
=== Latch State at End of Cycle 485 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 486 ===
INFO:--- Cache Cycle 487 ---
=== Latch State at End of Cycle 486 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 487 ===
INFO:--- Cache Cycle 488 ---
=== Latch State at End of Cycle 487 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x3C400', 'size': 128, 'uuid': 30, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=30, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 488 ===
INFO:--- Cache Cycle 489 ---
=== Latch State at End of Cycle 488 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 489 ===
INFO:--- Cache Cycle 490 ---
INFO:Cache: Miss for UUID 30 (addr 0x3C400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 31
[Cycle 489] LSU Received: MISS COMPLETE (UUID: 30) - Data is in cache
=== Latch State at End of Cycle 489 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x3C400, rw_mode='read', size='word', store_value=0, halt=False), address=0x3C400, uuid=30, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 490 ===
INFO:--- Cache Cycle 491 ---
Bank 0: Sent READ req to Memory for 0x3E400
=== Latch State at End of Cycle 490 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 491 ===
INFO:--- Cache Cycle 492 ---
=== Latch State at End of Cycle 491 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 492 ===
INFO:--- Cache Cycle 493 ---
=== Latch State at End of Cycle 492 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 493 ===
INFO:--- Cache Cycle 494 ---
=== Latch State at End of Cycle 493 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 494 ===
INFO:--- Cache Cycle 495 ---
=== Latch State at End of Cycle 494 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 495 ===
INFO:--- Cache Cycle 496 ---
=== Latch State at End of Cycle 495 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x3E400', 'size': 128, 'uuid': 31, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=31, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 496 ===
INFO:--- Cache Cycle 497 ---
=== Latch State at End of Cycle 496 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 497 ===
INFO:--- Cache Cycle 498 ---
INFO:Cache: Miss for UUID 31 (addr 0x3E400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 32
[Cycle 497] LSU Received: MISS COMPLETE (UUID: 31) - Data is in cache
=== Latch State at End of Cycle 497 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x3E400, rw_mode='read', size='word', store_value=0, halt=False), address=0x3E400, uuid=31, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 498 ===
INFO:--- Cache Cycle 499 ---
Bank 0: Sent READ req to Memory for 0x40400
=== Latch State at End of Cycle 498 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 499 ===
INFO:--- Cache Cycle 500 ---
=== Latch State at End of Cycle 499 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 500 ===
INFO:--- Cache Cycle 501 ---
=== Latch State at End of Cycle 500 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 501 ===
INFO:--- Cache Cycle 502 ---
=== Latch State at End of Cycle 501 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 502 ===
INFO:--- Cache Cycle 503 ---
=== Latch State at End of Cycle 502 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 503 ===
INFO:--- Cache Cycle 504 ---
=== Latch State at End of Cycle 503 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x40400', 'size': 128, 'uuid': 32, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=32, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 504 ===
INFO:--- Cache Cycle 505 ---
=== Latch State at End of Cycle 504 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 505 ===
INFO:--- Cache Cycle 506 ---
INFO:Cache: Miss for UUID 32 (addr 0x40400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 33
[Cycle 505] LSU Received: MISS COMPLETE (UUID: 32) - Data is in cache
=== Latch State at End of Cycle 505 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x40400, rw_mode='read', size='word', store_value=0, halt=False), address=0x40400, uuid=32, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 506 ===
INFO:--- Cache Cycle 507 ---
Bank 0: Sent READ req to Memory for 0x42400
=== Latch State at End of Cycle 506 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 507 ===
INFO:--- Cache Cycle 508 ---
=== Latch State at End of Cycle 507 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 508 ===
INFO:--- Cache Cycle 509 ---
=== Latch State at End of Cycle 508 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 509 ===
INFO:--- Cache Cycle 510 ---
=== Latch State at End of Cycle 509 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 510 ===
INFO:--- Cache Cycle 511 ---
=== Latch State at End of Cycle 510 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 511 ===
INFO:--- Cache Cycle 512 ---
=== Latch State at End of Cycle 511 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x42400', 'size': 128, 'uuid': 33, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=33, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 512 ===
INFO:--- Cache Cycle 513 ---
=== Latch State at End of Cycle 512 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 513 ===
INFO:--- Cache Cycle 514 ---
INFO:Cache: Miss for UUID 33 (addr 0x42400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 34
[Cycle 513] LSU Received: MISS COMPLETE (UUID: 33) - Data is in cache
=== Latch State at End of Cycle 513 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x42400, rw_mode='read', size='word', store_value=0, halt=False), address=0x42400, uuid=33, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 514 ===
INFO:--- Cache Cycle 515 ---
Bank 0: Sent READ req to Memory for 0x44400
=== Latch State at End of Cycle 514 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 515 ===
INFO:--- Cache Cycle 516 ---
=== Latch State at End of Cycle 515 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 516 ===
INFO:--- Cache Cycle 517 ---
=== Latch State at End of Cycle 516 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 517 ===
INFO:--- Cache Cycle 518 ---
=== Latch State at End of Cycle 517 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 518 ===
INFO:--- Cache Cycle 519 ---
=== Latch State at End of Cycle 518 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 519 ===
INFO:--- Cache Cycle 520 ---
=== Latch State at End of Cycle 519 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x44400', 'size': 128, 'uuid': 34, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=34, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 520 ===
INFO:--- Cache Cycle 521 ---
=== Latch State at End of Cycle 520 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 521 ===
INFO:--- Cache Cycle 522 ---
INFO:Cache: Miss for UUID 34 (addr 0x44400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 35
[Cycle 521] LSU Received: MISS COMPLETE (UUID: 34) - Data is in cache
=== Latch State at End of Cycle 521 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x44400, rw_mode='read', size='word', store_value=0, halt=False), address=0x44400, uuid=34, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 522 ===
INFO:--- Cache Cycle 523 ---
Bank 0: Sent READ req to Memory for 0x46400
=== Latch State at End of Cycle 522 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 523 ===
INFO:--- Cache Cycle 524 ---
=== Latch State at End of Cycle 523 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 524 ===
INFO:--- Cache Cycle 525 ---
=== Latch State at End of Cycle 524 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 525 ===
INFO:--- Cache Cycle 526 ---
=== Latch State at End of Cycle 525 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 526 ===
INFO:--- Cache Cycle 527 ---
=== Latch State at End of Cycle 526 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 527 ===
INFO:--- Cache Cycle 528 ---
=== Latch State at End of Cycle 527 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x46400', 'size': 128, 'uuid': 35, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=35, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 528 ===
INFO:--- Cache Cycle 529 ---
=== Latch State at End of Cycle 528 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 529 ===
INFO:--- Cache Cycle 530 ---
INFO:Cache: Miss for UUID 35 (addr 0x46400) is complete.
INFO:Cache: Bank 0 is starting service for miss UUID 36
[Cycle 529] LSU Received: MISS COMPLETE (UUID: 35) - Data is in cache
=== Latch State at End of Cycle 529 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x46400, rw_mode='read', size='word', store_value=0, halt=False), address=0x46400, uuid=35, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 530 ===
INFO:--- Cache Cycle 531 ---
Bank 0: Sent READ req to Memory for 0x48400
=== Latch State at End of Cycle 530 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 531 ===
INFO:--- Cache Cycle 532 ---
=== Latch State at End of Cycle 531 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 532 ===
INFO:--- Cache Cycle 533 ---
=== Latch State at End of Cycle 532 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 533 ===
INFO:--- Cache Cycle 534 ---
=== Latch State at End of Cycle 533 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 534 ===
INFO:--- Cache Cycle 535 ---
=== Latch State at End of Cycle 534 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 535 ===
INFO:--- Cache Cycle 536 ---
=== Latch State at End of Cycle 535 ===
  [dcache_mem] Empty
  [mem_dcache] VALID: {'src': 'dcache', 'rw_mode': 'read', 'data': Bits('0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000...')  # length=1024, 'addr': '0x48400', 'size': 128, 'uuid': 36, 'warp': 0, 'pc': '0x0', 'inst': Instruction(iid=36, pc=Bits('0x00000000'), intended_FSU=None, warp=0, warpGroup=None, opcode=None, rs1=Bits('0b00000'), rs2=Bits('0b00000'), rd=Bits('0b00000'), pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)}
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 536 ===
INFO:--- Cache Cycle 537 ---
=== Latch State at End of Cycle 536 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 537 ===
INFO:--- Cache Cycle 538 ---
INFO:Cache: Miss for UUID 36 (addr 0x48400) is complete.
[Cycle 537] LSU Received: MISS COMPLETE (UUID: 36) - Data is in cache
=== Latch State at End of Cycle 537 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x48400, rw_mode='read', size='word', store_value=0, halt=False), address=0x48400, uuid=36, miss=False, hit=False, stall=False, flushed=False)
=== Test ended ===

======== Bank 0 ========
  ---- Set 0 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1   Tag: 0xE    (Addr: 0x0000E000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1   Tag: 0xC    (Addr: 0x0000C000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1   Tag: 0xA    (Addr: 0x0000A000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1   Tag: 0x8    (Addr: 0x00008000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1   Tag: 0x6    (Addr: 0x00006000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1   Tag: 0x4    (Addr: 0x00004000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1   Tag: 0x2    (Addr: 0x00002000)
        Block[00:03]: 0x00C0F844 0x0000F944 0x0040F944 0x0080F944
        Block[04:07]: 0x00C0F944 0x0000FA44 0x0040FA44 0x0080FA44
        Block[08:11]: 0x00C0FA44 0x0000FB44 0x0040FB44 0x0080FB44
        Block[12:15]: 0x00C0FB44 0x0000FC44 0x0040FC44 0x0080FC44
        Block[16:19]: 0x00C0FC44 0x0000FD44 0x0040FD44 0x0080FD44
        Block[20:23]: 0x00C0FD44 0x0000FE44 0x0040FE44 0x0080FE44
        Block[24:27]: 0x00C0FE44 0x0000FF44 0x0040FF44 0x0080FF44
        Block[28:31]: 0x00C0FF44 0x00000000 0x00000000 0x00000000
    [Way 7] V:1   Tag: 0x0    (Addr: 0x00000000)
        Block[00:03]: 0x807D01D8 0x807D2258 0x807D42D8 0xC0206182
        Block[04:07]: 0xC0286180 0x800D87D1 0x8001E220 0x800E07D1
        Block[08:11]: 0x8001E2A0 0x800E87D1 0x8001E320 0x800E87D1
        Block[12:15]: 0x800027D2 0x8001E3A0 0xC0206144 0xC0222860
        Block[16:19]: 0xFFFFFFFF 0x80100710 0x8070618D 0x4418C400
        Block[20:23]: 0x8418E480 0x44010520 0x840125A0 0x84294602
        Block[24:27]: 0xC4598680 0xC449A030 0xC0022860 0x00040000
        Block[28:31]: 0x00000040 0x00000000 0x0000803F 0x00000040
  ---- Set 1 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1 D Tag: 0x1E   (Addr: 0x0001E100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1 D Tag: 0x1C   (Addr: 0x0001C100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1 D Tag: 0x1A   (Addr: 0x0001A100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1 D Tag: 0x18   (Addr: 0x00018100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1 D Tag: 0x16   (Addr: 0x00016100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1 D Tag: 0x14   (Addr: 0x00014100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1 D Tag: 0x12   (Addr: 0x00012100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 7] V:1 D Tag: 0x10   (Addr: 0x00010100)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0xDEADBEEF
  ---- Set 2 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x20   (Addr: 0x00020200)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
  ---- Set 4 ----
    LRU Order: [5, 6, 7, 0, 1, 2, 3, 4] (Front=MRU, Back=LRU)
    [Way 0] V:1   Tag: 0x42   (Addr: 0x00042400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1   Tag: 0x40   (Addr: 0x00040400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1   Tag: 0x3E   (Addr: 0x0003E400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1   Tag: 0x3C   (Addr: 0x0003C400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1   Tag: 0x3A   (Addr: 0x0003A400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1   Tag: 0x48   (Addr: 0x00048400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1   Tag: 0x46   (Addr: 0x00046400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 7] V:1   Tag: 0x44   (Addr: 0x00044400)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000

======== Bank 1 ========
  ---- Set 0 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1   Tag: 0xF    (Addr: 0x0000F080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1   Tag: 0xD    (Addr: 0x0000D080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1   Tag: 0xB    (Addr: 0x0000B080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1   Tag: 0x9    (Addr: 0x00009080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1   Tag: 0x7    (Addr: 0x00007080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1   Tag: 0x5    (Addr: 0x00005080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1   Tag: 0x3    (Addr: 0x00003080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 7] V:1   Tag: 0x1    (Addr: 0x00001080)
        Block[00:03]: 0x0000C040 0x00000041 0x00002041 0x00004041
        Block[04:07]: 0x00006041 0x00008041 0x00009041 0x0000A041
        Block[08:11]: 0x0000B041 0x0000C041 0x0000D041 0x0000E041
        Block[12:15]: 0x0000F041 0x00000042 0x00000842 0x00001042
        Block[16:19]: 0x00001842 0x00002042 0x00002842 0x00003042
        Block[20:23]: 0x00003842 0x00004042 0x00004842 0x00005042
        Block[24:27]: 0x00005842 0x00006042 0x00006842 0x00007042
        Block[28:31]: 0x00007842 0x00008042 0x00008442 0x00008842
  ---- Set 1 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1 D Tag: 0x1F   (Addr: 0x0001F180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1 D Tag: 0x1D   (Addr: 0x0001D180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1 D Tag: 0x1B   (Addr: 0x0001B180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1 D Tag: 0x19   (Addr: 0x00019180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1 D Tag: 0x17   (Addr: 0x00017180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1 D Tag: 0x15   (Addr: 0x00015180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1 D Tag: 0x13   (Addr: 0x00013180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 7] V:1 D Tag: 0x11   (Addr: 0x00011180)
        Block[00:03]: 0x00000000 0xDEADBEEF 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
