-- VHDL for IBM SMS ALD page 14.18.16.1
-- Title: 1401 FULL BINARY 2-5 TRANS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 2:35:33 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_16_1_1401_FULL_BINARY_2_5_TRANS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_AUX_BIN_ADDER_4_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		MS_AUX_BIN_ADDER_8_BIT:	 in STD_LOGIC;
		PS_TSLT_BINARY_TO_TTH_POS:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_4_BIT:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_8_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B:	 out STD_LOGIC);
end ALD_14_18_16_1_1401_FULL_BINARY_2_5_TRANS;

architecture behavioral of ALD_14_18_16_1_1401_FULL_BINARY_2_5_TRANS is 

	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;

begin

	OUT_3B_D <= NOT(MS_AUX_BIN_ADDER_4_BIT AND MS_ASSEMBLY_CH_B_BIT AND PS_TSLT_BINARY_TO_TTH_POS );
	OUT_3D_R <= NOT(MS_AUX_BIN_ADDER_8_BIT AND PS_TSLT_BINARY_TO_TTH_POS );
	OUT_3F_E <= NOT(PS_AUX_BIN_ADDER_8_BIT AND PS_AUX_BIN_ADDER_4_BIT AND PS_TSLT_BINARY_TO_TTH_POS );
	OUT_3H_C <= NOT(PS_AUX_BIN_ADDER_8_BIT AND PS_ASSEMBLY_CH_B_BIT AND PS_TSLT_BINARY_TO_TTH_POS );

	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A <= OUT_3B_D;
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B <= OUT_3D_R;
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A <= OUT_3F_E;
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B <= OUT_3H_C;


end;
