Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May  3 21:21:47 2022
| Host         : agustin-Lenovo-G50-80 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -35.335     -563.088                     19                 1091        0.121        0.000                      0                 1091        4.020        0.000                       0                   559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -35.335     -563.088                     19                 1091        0.121        0.000                      0                 1091        4.020        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           19  Failing Endpoints,  Worst Slack      -35.335ns,  Total Violation     -563.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -35.335ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.082ns  (logic 32.558ns (72.219%)  route 12.524ns (27.781%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=7 LUT2=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.903 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.903    design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.226 r  design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0/O[1]
                         net (fo=1, routed)           0.583    47.808    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[9]
    SLICE_X97Y52         LUT6 (Prop_lut6_I4_O)        0.306    48.114 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    48.114    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[9]
    SLICE_X97Y52         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.609    12.788    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X97Y52         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X97Y52         FDRE (Setup_fdre_C_D)        0.031    12.780    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -48.114    
  -------------------------------------------------------------------
                         slack                                -35.335    

Slack (VIOLATED) :        -35.309ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.107ns  (logic 32.675ns (72.439%)  route 12.432ns (27.561%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=7 LUT2=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.903 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.903    design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.020 r  design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    47.020    design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.343 r  design_1_i/QGT_state_fixpt_0/U0/p11[12]_INST_0/O[1]
                         net (fo=1, routed)           0.489    47.833    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[13]
    SLICE_X94Y50         LUT6 (Prop_lut6_I4_O)        0.306    48.139 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[13]_i_1_comp/O
                         net (fo=1, routed)           0.000    48.139    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[13]
    SLICE_X94Y50         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.609    12.788    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X94Y50         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.081    12.830    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -48.139    
  -------------------------------------------------------------------
                         slack                                -35.309    

Slack (VIOLATED) :        -35.307ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.104ns  (logic 32.558ns (72.184%)  route 12.546ns (27.816%))
  Logic Levels:           37  (CARRY4=21 DSP48E1=7 LUT2=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    47.101 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/O[3]
                         net (fo=1, routed)           0.301    47.402    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[7]
    SLICE_X97Y50         LUT6 (Prop_lut6_I0_O)        0.307    47.709 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.303    48.012    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_2_n_0
    SLICE_X96Y51         LUT5 (Prop_lut5_I0_O)        0.124    48.136 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    48.136    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[7]
    SLICE_X96Y51         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.609    12.788    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X96Y51         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X96Y51         FDRE (Setup_fdre_C_D)        0.081    12.830    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -48.136    
  -------------------------------------------------------------------
                         slack                                -35.307    

Slack (VIOLATED) :        -35.260ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.186ns  (logic 32.593ns (72.131%)  route 12.593ns (27.869%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=7 LUT2=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.903 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.903    design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.142 r  design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0/O[2]
                         net (fo=1, routed)           0.341    47.483    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[10]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.301    47.784 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.310    48.094    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_2_n_0
    SLICE_X100Y49        LUT5 (Prop_lut5_I0_O)        0.124    48.218 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    48.218    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[10]
    SLICE_X100Y49        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.626    12.806    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X100Y49        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X100Y49        FDRE (Setup_fdre_C_D)        0.077    12.958    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -48.218    
  -------------------------------------------------------------------
                         slack                                -35.260    

Slack (VIOLATED) :        -35.248ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.178ns  (logic 32.441ns (71.807%)  route 12.737ns (28.193%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=7 LUT2=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.984 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/O[3]
                         net (fo=1, routed)           0.300    47.284    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[3]
    SLICE_X97Y48         LUT6 (Prop_lut6_I0_O)        0.307    47.591 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.496    48.086    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_3_n_0
    SLICE_X100Y48        LUT6 (Prop_lut6_I1_O)        0.124    48.210 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    48.210    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[3]
    SLICE_X100Y48        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.626    12.806    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X100Y48        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X100Y48        FDRE (Setup_fdre_C_D)        0.081    12.962    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                         -48.210    
  -------------------------------------------------------------------
                         slack                                -35.248    

Slack (VIOLATED) :        -35.213ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.143ns  (logic 32.359ns (71.681%)  route 12.784ns (28.319%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=7 LUT2=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.908 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/O[2]
                         net (fo=1, routed)           0.346    47.254    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[2]
    SLICE_X97Y47         LUT6 (Prop_lut6_I0_O)        0.301    47.555 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_5/O
                         net (fo=1, routed)           0.496    48.051    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_5_n_0
    SLICE_X100Y47        LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    48.175    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[2]
    SLICE_X100Y47        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.626    12.806    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X100Y47        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X100Y47        FDRE (Setup_fdre_C_D)        0.081    12.962    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                         -48.175    
  -------------------------------------------------------------------
                         slack                                -35.213    

Slack (VIOLATED) :        -35.199ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.946ns  (logic 32.586ns (72.500%)  route 12.360ns (27.500%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=7 LUT2=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.903 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.903    design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.020 r  design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    47.020    design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.259 r  design_1_i/QGT_state_fixpt_0/U0/p11[12]_INST_0/O[2]
                         net (fo=1, routed)           0.418    47.677    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[14]
    SLICE_X101Y50        LUT6 (Prop_lut6_I4_O)        0.301    47.978 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[14]_i_1_comp/O
                         net (fo=1, routed)           0.000    47.978    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[14]
    SLICE_X101Y50        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.609    12.788    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X101Y50        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X101Y50        FDRE (Setup_fdre_C_D)        0.031    12.780    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -47.978    
  -------------------------------------------------------------------
                         slack                                -35.199    

Slack (VIOLATED) :        -35.156ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.952ns  (logic 32.560ns (72.432%)  route 12.392ns (27.568%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=7 LUT2=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.903 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.903    design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.020 r  design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    47.020    design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.239 r  design_1_i/QGT_state_fixpt_0/U0/p11[12]_INST_0/O[0]
                         net (fo=1, routed)           0.450    47.689    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[12]
    SLICE_X96Y53         LUT6 (Prop_lut6_I4_O)        0.295    47.984 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[12]_i_1_comp/O
                         net (fo=1, routed)           0.000    47.984    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[12]
    SLICE_X96Y53         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.608    12.787    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X96Y53         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X96Y53         FDRE (Setup_fdre_C_D)        0.081    12.829    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -47.984    
  -------------------------------------------------------------------
                         slack                                -35.156    

Slack (VIOLATED) :        -35.113ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.908ns  (logic 32.668ns (72.744%)  route 12.240ns (27.256%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=7 LUT2=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.903 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.903    design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.020 r  design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    47.020    design_1_i/QGT_state_fixpt_0/U0/p11[8]_INST_0_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    47.335 r  design_1_i/QGT_state_fixpt_0/U0/p11[12]_INST_0/O[3]
                         net (fo=1, routed)           0.298    47.633    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[15]
    SLICE_X94Y50         LUT6 (Prop_lut6_I4_O)        0.307    47.940 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[15]_i_2_comp/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[15]
    SLICE_X94Y50         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.609    12.788    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X94Y50         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.079    12.828    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -47.940    
  -------------------------------------------------------------------
                         slack                                -35.113    

Slack (VIOLATED) :        -35.096ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.893ns  (logic 32.441ns (72.263%)  route 12.452ns (27.737%))
  Logic Levels:           36  (CARRY4=21 DSP48E1=7 LUT2=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.738     3.032    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X82Y42         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][2]/Q
                         net (fo=65, routed)          0.705     4.255    design_1_i/QGT_state_fixpt_0/U0/rotAx1[2]
    SLICE_X84Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2/O
                         net (fo=4, routed)           0.966     5.345    design_1_i/QGT_state_fixpt_0/U0/arg__11_i_2_n_0
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841     9.186 r  design_1_i/QGT_state_fixpt_0/U0/arg__11/P[14]
                         net (fo=1, routed)           0.777     9.963    design_1_i/QGT_state_fixpt_0/U0/arg__11_n_91
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.804 r  design_1_i/QGT_state_fixpt_0/U0/arg__12/P[13]
                         net (fo=1, routed)           1.233    15.037    design_1_i/QGT_state_fixpt_0/U0/arg__12_n_92
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.073 r  design_1_i/QGT_state_fixpt_0/U0/arg__15/PCOUT[47]
                         net (fo=1, routed)           0.002    19.075    design_1_i/QGT_state_fixpt_0/U0/arg__15_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    20.593 r  design_1_i/QGT_state_fixpt_0/U0/arg__16/P[17]
                         net (fo=2, routed)           0.900    21.493    design_1_i/QGT_state_fixpt_0/U0/arg__16_n_88
    SLICE_X98Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.617 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38/O
                         net (fo=1, routed)           0.000    21.617    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_38_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.150 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.150    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_17_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.267 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.267    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_16_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.384 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.384    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_15_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.501 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_14_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.720 r  design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13/O[0]
                         net (fo=1, routed)           0.949    23.670    design_1_i/QGT_state_fixpt_0/U0/arg__17_i_13_n_7
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    27.877 r  design_1_i/QGT_state_fixpt_0/U0/arg__17/PCOUT[47]
                         net (fo=1, routed)           0.002    27.879    design_1_i/QGT_state_fixpt_0/U0/arg__17_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    29.397 r  design_1_i/QGT_state_fixpt_0/U0/arg__18/P[3]
                         net (fo=1, routed)           1.315    30.711    design_1_i/QGT_state_fixpt_0/U0/arg__18_n_102
    SLICE_X99Y46         LUT2 (Prop_lut2_I1_O)        0.124    30.835 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496/O
                         net (fo=1, routed)           0.000    30.835    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_496_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_417_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.719 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_408/O[1]
                         net (fo=1, routed)           0.618    32.337    design_1_i/QGT_state_fixpt_0/U0_n_92
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.303    32.640 r  design_1_i/QGT_state_fixpt_0/arg__57_i_296/O
                         net (fo=1, routed)           0.000    32.640    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_201[1]
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187/CO[3]
                         net (fo=1, routed)           0.000    33.190    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_187_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.524 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_175/O[1]
                         net (fo=2, routed)           0.663    34.187    design_1_i/QGT_state_fixpt_0/U0/arg__26_7[1]
    SLICE_X90Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    34.770 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106/CO[3]
                         net (fo=1, routed)           0.000    34.770    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_106_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.093 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_96/O[1]
                         net (fo=2, routed)           0.763    35.856    design_1_i/QGT_state_fixpt_0/resize0_in[65]
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.306    36.162 r  design_1_i/QGT_state_fixpt_0/arg__57_i_99/O
                         net (fo=1, routed)           0.000    36.162    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_51[1]
    SLICE_X92Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.695 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.695    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_47_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.010 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_40/O[3]
                         net (fo=2, routed)           0.613    37.623    design_1_i/QGT_state_fixpt_0/resize__2[71]
    SLICE_X93Y46         LUT2 (Prop_lut2_I0_O)        0.307    37.930 r  design_1_i/QGT_state_fixpt_0/arg__57_i_41/O
                         net (fo=1, routed)           0.000    37.930    design_1_i/QGT_state_fixpt_0/U0/arg__57_4[3]
    SLICE_X93Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.331 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.331    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_8_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.553 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7/O[0]
                         net (fo=2, routed)           0.686    39.240    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_7_n_7
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    39.935 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.935    design_1_i/QGT_state_fixpt_0/U0/arg__57_i_1_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.154 r  design_1_i/QGT_state_fixpt_0/U0/arg__57_i_6/O[0]
                         net (fo=54, routed)          0.792    40.946    design_1_i/QGT_state_fixpt_0/U0/A[20]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.012    44.958 r  design_1_i/QGT_state_fixpt_0/U0/arg__57/P[17]
                         net (fo=2, routed)           0.957    45.915    design_1_i/QGT_state_fixpt_0/U0/arg__57_n_88
    SLICE_X96Y45         LUT2 (Prop_lut2_I0_O)        0.124    46.039 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    46.039    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_15_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.552 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.552    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_6_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.669 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.669    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_i_1_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.786 r  design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    46.786    design_1_i/QGT_state_fixpt_0/U0/p11[0]_INST_0_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.109 r  design_1_i/QGT_state_fixpt_0/U0/p11[4]_INST_0/O[1]
                         net (fo=1, routed)           0.510    47.619    design_1_i/comblock_0/U0/AXIL_inst/reg3_i[5]
    SLICE_X96Y55         LUT6 (Prop_lut6_I4_O)        0.306    47.925 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    47.925    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[5]
    SLICE_X96Y55         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.608    12.787    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X96Y55         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X96Y55         FDRE (Setup_fdre_C_D)        0.081    12.829    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -47.925    
  -------------------------------------------------------------------
                         slack                                -35.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.099     1.152    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.031    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.113     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y95         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y95         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.100     1.153    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.566     0.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.148     1.177    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.834     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.285     0.915    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.045    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.053     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.151 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[7]
    SLICE_X29Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X29Y93         FDRE (Hold_fdre_C_D)         0.092     1.017    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.645%)  route 0.173ns (51.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.567     0.903    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.173     1.240    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X26Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087     1.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.183 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.565     0.901    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.087     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X26Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.174 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0/O
                         net (fo=1, routed)           0.000     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0
    SLICE_X26Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.833     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.285     0.914    
    SLICE_X26Y80         FDRE (Hold_fdre_C_D)         0.120     1.034    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.087     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1/O
                         net (fo=1, routed)           0.000     1.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[50]
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.120     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087     1.133    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X26Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2_n_0
    SLICE_X26Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.120     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y84    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y84    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y84    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y84    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y84    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y84    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y82    design_1_i/comblock_0/U0/AXIL_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y92    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.269ns  (logic 0.124ns (5.465%)  route 2.145ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.476     1.476    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     1.600 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.669     2.269    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         1.480     2.659    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.045ns (4.527%)  route 0.949ns (95.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.648     0.648    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.693 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.301     0.994    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=559, routed)         0.826     1.192    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





