
lectura_esp32_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054d0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08005768  08005768  00006768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057a4  080057a4  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080057a4  080057a4  000067a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057ac  080057ac  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057ac  080057ac  000067ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080057b0  080057b0  000067b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  080057b4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  24000010  080057c4  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240002b8  080057c4  000072b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f834  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cba  00000000  00000000  00016872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  00018530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000838  00000000  00000000  00018fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038e6f  00000000  00000000  00019810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2d4  00000000  00000000  0005267f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017a8b5  00000000  00000000  00060953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001db208  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ba0  00000000  00000000  001db24c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001dddec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005750 	.word	0x08005750

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08005750 	.word	0x08005750

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000796:	f000 fbdf 	bl	8000f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800079a:	f000 f83b 	bl	8000814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079e:	f000 f987 	bl	8000ab0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80007a2:	f000 f939 	bl	8000a18 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80007a6:	f000 f89f 	bl	80008e8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80007aa:	f000 f8e9 	bl	8000980 <MX_USART2_UART_Init>
  {
	  static uint8_t buffer[200];
	  static uint16_t idx = 0;
	  uint8_t byte;

	  if (HAL_UART_Receive(&huart2, &byte, 1, 10) == HAL_OK)
 80007ae:	1df9      	adds	r1, r7, #7
 80007b0:	230a      	movs	r3, #10
 80007b2:	2201      	movs	r2, #1
 80007b4:	4812      	ldr	r0, [pc, #72]	@ (8000800 <main+0x70>)
 80007b6:	f003 fe4b 	bl	8004450 <HAL_UART_Receive>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d1f6      	bne.n	80007ae <main+0x1e>
	  {
		  buffer[idx++] = byte;
 80007c0:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <main+0x74>)
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	1c5a      	adds	r2, r3, #1
 80007c6:	b291      	uxth	r1, r2
 80007c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000804 <main+0x74>)
 80007ca:	8011      	strh	r1, [r2, #0]
 80007cc:	461a      	mov	r2, r3
 80007ce:	79f9      	ldrb	r1, [r7, #7]
 80007d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000808 <main+0x78>)
 80007d2:	5499      	strb	r1, [r3, r2]

		  if (byte == '\n')
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	2b0a      	cmp	r3, #10
 80007d8:	d1e9      	bne.n	80007ae <main+0x1e>
		  {
			  HAL_UART_Transmit(&huart3, buffer, idx, 1000);
 80007da:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <main+0x74>)
 80007dc:	881a      	ldrh	r2, [r3, #0]
 80007de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e2:	4909      	ldr	r1, [pc, #36]	@ (8000808 <main+0x78>)
 80007e4:	4809      	ldr	r0, [pc, #36]	@ (800080c <main+0x7c>)
 80007e6:	f003 fda5 	bl	8004334 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart3, (uint8_t*)"\r", 2, 100);
 80007ea:	2364      	movs	r3, #100	@ 0x64
 80007ec:	2202      	movs	r2, #2
 80007ee:	4908      	ldr	r1, [pc, #32]	@ (8000810 <main+0x80>)
 80007f0:	4806      	ldr	r0, [pc, #24]	@ (800080c <main+0x7c>)
 80007f2:	f003 fd9f 	bl	8004334 <HAL_UART_Transmit>
			  idx = 0;
 80007f6:	4b03      	ldr	r3, [pc, #12]	@ (8000804 <main+0x74>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	801a      	strh	r2, [r3, #0]
  {
 80007fc:	e7d7      	b.n	80007ae <main+0x1e>
 80007fe:	bf00      	nop
 8000800:	240000c0 	.word	0x240000c0
 8000804:	240001e8 	.word	0x240001e8
 8000808:	240001ec 	.word	0x240001ec
 800080c:	24000154 	.word	0x24000154
 8000810:	08005768 	.word	0x08005768

08000814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b09c      	sub	sp, #112	@ 0x70
 8000818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800081e:	224c      	movs	r2, #76	@ 0x4c
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f004 ff68 	bl	80056f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	2220      	movs	r2, #32
 800082c:	2100      	movs	r1, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f004 ff62 	bl	80056f8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000834:	2004      	movs	r0, #4
 8000836:	f000 fec1 	bl	80015bc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800083a:	2300      	movs	r3, #0
 800083c:	603b      	str	r3, [r7, #0]
 800083e:	4b28      	ldr	r3, [pc, #160]	@ (80008e0 <SystemClock_Config+0xcc>)
 8000840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000842:	4a27      	ldr	r2, [pc, #156]	@ (80008e0 <SystemClock_Config+0xcc>)
 8000844:	f023 0301 	bic.w	r3, r3, #1
 8000848:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800084a:	4b25      	ldr	r3, [pc, #148]	@ (80008e0 <SystemClock_Config+0xcc>)
 800084c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	4b23      	ldr	r3, [pc, #140]	@ (80008e4 <SystemClock_Config+0xd0>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800085c:	4a21      	ldr	r2, [pc, #132]	@ (80008e4 <SystemClock_Config+0xd0>)
 800085e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000862:	6193      	str	r3, [r2, #24]
 8000864:	4b1f      	ldr	r3, [pc, #124]	@ (80008e4 <SystemClock_Config+0xd0>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800086c:	603b      	str	r3, [r7, #0]
 800086e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000870:	bf00      	nop
 8000872:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <SystemClock_Config+0xd0>)
 8000874:	699b      	ldr	r3, [r3, #24]
 8000876:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800087a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800087e:	d1f8      	bne.n	8000872 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000880:	2302      	movs	r3, #2
 8000882:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000884:	2301      	movs	r3, #1
 8000886:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000888:	2340      	movs	r3, #64	@ 0x40
 800088a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800088c:	2300      	movs	r3, #0
 800088e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000890:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000894:	4618      	mov	r0, r3
 8000896:	f000 feeb 	bl	8001670 <HAL_RCC_OscConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008a0:	f000 f98a 	bl	8000bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a4:	233f      	movs	r3, #63	@ 0x3f
 80008a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008a8:	2300      	movs	r3, #0
 80008aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008b8:	2340      	movs	r3, #64	@ 0x40
 80008ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	2101      	movs	r1, #1
 80008c8:	4618      	mov	r0, r3
 80008ca:	f001 fb2b 	bl	8001f24 <HAL_RCC_ClockConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008d4:	f000 f970 	bl	8000bb8 <Error_Handler>
  }
}
 80008d8:	bf00      	nop
 80008da:	3770      	adds	r7, #112	@ 0x70
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	58000400 	.word	0x58000400
 80008e4:	58024800 	.word	0x58024800

080008e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008ec:	4b22      	ldr	r3, [pc, #136]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 80008ee:	4a23      	ldr	r2, [pc, #140]	@ (800097c <MX_USART1_UART_Init+0x94>)
 80008f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008f2:	4b21      	ldr	r3, [pc, #132]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 80008f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000900:	4b1d      	ldr	r3, [pc, #116]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000902:	2200      	movs	r2, #0
 8000904:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000906:	4b1c      	ldr	r3, [pc, #112]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000908:	2200      	movs	r2, #0
 800090a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800090c:	4b1a      	ldr	r3, [pc, #104]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 800090e:	220c      	movs	r2, #12
 8000910:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000912:	4b19      	ldr	r3, [pc, #100]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000918:	4b17      	ldr	r3, [pc, #92]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091e:	4b16      	ldr	r3, [pc, #88]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000924:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800092a:	4b13      	ldr	r3, [pc, #76]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 800092c:	2200      	movs	r2, #0
 800092e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000930:	4811      	ldr	r0, [pc, #68]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000932:	f003 fcaf 	bl	8004294 <HAL_UART_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800093c:	f000 f93c 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000940:	2100      	movs	r1, #0
 8000942:	480d      	ldr	r0, [pc, #52]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000944:	f004 fe0d 	bl	8005562 <HAL_UARTEx_SetTxFifoThreshold>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800094e:	f000 f933 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000952:	2100      	movs	r1, #0
 8000954:	4808      	ldr	r0, [pc, #32]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000956:	f004 fe42 	bl	80055de <HAL_UARTEx_SetRxFifoThreshold>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000960:	f000 f92a 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000964:	4804      	ldr	r0, [pc, #16]	@ (8000978 <MX_USART1_UART_Init+0x90>)
 8000966:	f004 fdc3 	bl	80054f0 <HAL_UARTEx_DisableFifoMode>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000970:	f000 f922 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	2400002c 	.word	0x2400002c
 800097c:	40011000 	.word	0x40011000

08000980 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000984:	4b22      	ldr	r3, [pc, #136]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 8000986:	4a23      	ldr	r2, [pc, #140]	@ (8000a14 <MX_USART2_UART_Init+0x94>)
 8000988:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800098a:	4b21      	ldr	r3, [pc, #132]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 800098c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000990:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000992:	4b1f      	ldr	r3, [pc, #124]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000998:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 800099a:	2200      	movs	r2, #0
 800099c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800099e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009a6:	220c      	movs	r2, #12
 80009a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009aa:	4b19      	ldr	r3, [pc, #100]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b0:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009b6:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009be:	2200      	movs	r2, #0
 80009c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009c2:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009c8:	4811      	ldr	r0, [pc, #68]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009ca:	f003 fc63 	bl	8004294 <HAL_UART_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80009d4:	f000 f8f0 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d8:	2100      	movs	r1, #0
 80009da:	480d      	ldr	r0, [pc, #52]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009dc:	f004 fdc1 	bl	8005562 <HAL_UARTEx_SetTxFifoThreshold>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80009e6:	f000 f8e7 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ea:	2100      	movs	r1, #0
 80009ec:	4808      	ldr	r0, [pc, #32]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009ee:	f004 fdf6 	bl	80055de <HAL_UARTEx_SetRxFifoThreshold>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009f8:	f000 f8de 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <MX_USART2_UART_Init+0x90>)
 80009fe:	f004 fd77 	bl	80054f0 <HAL_UARTEx_DisableFifoMode>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a08:	f000 f8d6 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	240000c0 	.word	0x240000c0
 8000a14:	40004400 	.word	0x40004400

08000a18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a1c:	4b22      	ldr	r3, [pc, #136]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a1e:	4a23      	ldr	r2, [pc, #140]	@ (8000aac <MX_USART3_UART_Init+0x94>)
 8000a20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a22:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a30:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a36:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a3e:	220c      	movs	r2, #12
 8000a40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a42:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a48:	4b17      	ldr	r3, [pc, #92]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a4e:	4b16      	ldr	r3, [pc, #88]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a54:	4b14      	ldr	r3, [pc, #80]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a5a:	4b13      	ldr	r3, [pc, #76]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a60:	4811      	ldr	r0, [pc, #68]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a62:	f003 fc17 	bl	8004294 <HAL_UART_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a6c:	f000 f8a4 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a70:	2100      	movs	r1, #0
 8000a72:	480d      	ldr	r0, [pc, #52]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a74:	f004 fd75 	bl	8005562 <HAL_UARTEx_SetTxFifoThreshold>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a7e:	f000 f89b 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a82:	2100      	movs	r1, #0
 8000a84:	4808      	ldr	r0, [pc, #32]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a86:	f004 fdaa 	bl	80055de <HAL_UARTEx_SetRxFifoThreshold>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a90:	f000 f892 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a94:	4804      	ldr	r0, [pc, #16]	@ (8000aa8 <MX_USART3_UART_Init+0x90>)
 8000a96:	f004 fd2b 	bl	80054f0 <HAL_UARTEx_DisableFifoMode>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000aa0:	f000 f88a 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	24000154 	.word	0x24000154
 8000aac:	40004800 	.word	0x40004800

08000ab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08a      	sub	sp, #40	@ 0x28
 8000ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac6:	4b38      	ldr	r3, [pc, #224]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000acc:	4a36      	ldr	r2, [pc, #216]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000ace:	f043 0304 	orr.w	r3, r3, #4
 8000ad2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ad6:	4b34      	ldr	r3, [pc, #208]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000adc:	f003 0304 	and.w	r3, r3, #4
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	4b30      	ldr	r3, [pc, #192]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aea:	4a2f      	ldr	r2, [pc, #188]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af4:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	4b29      	ldr	r3, [pc, #164]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b08:	4a27      	ldr	r2, [pc, #156]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000b0a:	f043 0302 	orr.w	r3, r3, #2
 8000b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b12:	4b25      	ldr	r3, [pc, #148]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b18:	f003 0302 	and.w	r3, r3, #2
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b20:	4b21      	ldr	r3, [pc, #132]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b26:	4a20      	ldr	r2, [pc, #128]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000b28:	f043 0308 	orr.w	r3, r3, #8
 8000b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b30:	4b1d      	ldr	r3, [pc, #116]	@ (8000ba8 <MX_GPIO_Init+0xf8>)
 8000b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b36:	f003 0308 	and.w	r3, r3, #8
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000b3e:	2332      	movs	r3, #50	@ 0x32
 8000b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b4e:	230b      	movs	r3, #11
 8000b50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4619      	mov	r1, r3
 8000b58:	4814      	ldr	r0, [pc, #80]	@ (8000bac <MX_GPIO_Init+0xfc>)
 8000b5a:	f000 fb7f 	bl	800125c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000b5e:	2386      	movs	r3, #134	@ 0x86
 8000b60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b6e:	230b      	movs	r3, #11
 8000b70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b72:	f107 0314 	add.w	r3, r7, #20
 8000b76:	4619      	mov	r1, r3
 8000b78:	480d      	ldr	r0, [pc, #52]	@ (8000bb0 <MX_GPIO_Init+0x100>)
 8000b7a:	f000 fb6f 	bl	800125c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b90:	230b      	movs	r3, #11
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4806      	ldr	r0, [pc, #24]	@ (8000bb4 <MX_GPIO_Init+0x104>)
 8000b9c:	f000 fb5e 	bl	800125c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ba0:	bf00      	nop
 8000ba2:	3728      	adds	r7, #40	@ 0x28
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	58024400 	.word	0x58024400
 8000bac:	58020800 	.word	0x58020800
 8000bb0:	58020000 	.word	0x58020000
 8000bb4:	58020400 	.word	0x58020400

08000bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbc:	b672      	cpsid	i
}
 8000bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <Error_Handler+0x8>

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bd0:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bd2:	f043 0302 	orr.w	r3, r3, #2
 8000bd6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	58024400 	.word	0x58024400

08000bf8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b0c0      	sub	sp, #256	@ 0x100
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c14:	22c0      	movs	r2, #192	@ 0xc0
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f004 fd6d 	bl	80056f8 <memset>
  if(huart->Instance==USART1)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a98      	ldr	r2, [pc, #608]	@ (8000e84 <HAL_UART_MspInit+0x28c>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d16c      	bne.n	8000d02 <HAL_UART_MspInit+0x10a>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c28:	f04f 0201 	mov.w	r2, #1
 8000c2c:	f04f 0300 	mov.w	r3, #0
 8000c30:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000c34:	2300      	movs	r3, #0
 8000c36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c3a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f001 fcfc 	bl	800263c <HAL_RCCEx_PeriphCLKConfig>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000c4a:	f7ff ffb5 	bl	8000bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c4e:	4b8e      	ldr	r3, [pc, #568]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c54:	4a8c      	ldr	r2, [pc, #560]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c56:	f043 0310 	orr.w	r3, r3, #16
 8000c5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000c5e:	4b8a      	ldr	r3, [pc, #552]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c64:	f003 0310 	and.w	r3, r3, #16
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6c:	4b86      	ldr	r3, [pc, #536]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c72:	4a85      	ldr	r2, [pc, #532]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c74:	f043 0302 	orr.w	r3, r3, #2
 8000c78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c7c:	4b82      	ldr	r3, [pc, #520]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c82:	f003 0302 	and.w	r3, r3, #2
 8000c86:	623b      	str	r3, [r7, #32]
 8000c88:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c90:	4a7d      	ldr	r2, [pc, #500]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c9a:	4b7b      	ldr	r3, [pc, #492]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca0:	f003 0301 	and.w	r3, r3, #1
 8000ca4:	61fb      	str	r3, [r7, #28]
 8000ca6:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ca8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000cc2:	2304      	movs	r3, #4
 8000cc4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000ccc:	4619      	mov	r1, r3
 8000cce:	486f      	ldr	r0, [pc, #444]	@ (8000e8c <HAL_UART_MspInit+0x294>)
 8000cd0:	f000 fac4 	bl	800125c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cd8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cee:	2307      	movs	r3, #7
 8000cf0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4865      	ldr	r0, [pc, #404]	@ (8000e90 <HAL_UART_MspInit+0x298>)
 8000cfc:	f000 faae 	bl	800125c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d00:	e0bb      	b.n	8000e7a <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART2)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a63      	ldr	r2, [pc, #396]	@ (8000e94 <HAL_UART_MspInit+0x29c>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d16a      	bne.n	8000de2 <HAL_UART_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d0c:	f04f 0202 	mov.w	r2, #2
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d22:	4618      	mov	r0, r3
 8000d24:	f001 fc8a 	bl	800263c <HAL_RCCEx_PeriphCLKConfig>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <HAL_UART_MspInit+0x13a>
      Error_Handler();
 8000d2e:	f7ff ff43 	bl	8000bb8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d32:	4b55      	ldr	r3, [pc, #340]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d38:	4a53      	ldr	r2, [pc, #332]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d3e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d42:	4b51      	ldr	r3, [pc, #324]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d4c:	61bb      	str	r3, [r7, #24]
 8000d4e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d50:	4b4d      	ldr	r3, [pc, #308]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d56:	4a4c      	ldr	r2, [pc, #304]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d60:	4b49      	ldr	r3, [pc, #292]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d6e:	4b46      	ldr	r3, [pc, #280]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d74:	4a44      	ldr	r2, [pc, #272]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d76:	f043 0308 	orr.w	r3, r3, #8
 8000d7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d7e:	4b42      	ldr	r3, [pc, #264]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000d80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d84:	f003 0308 	and.w	r3, r3, #8
 8000d88:	613b      	str	r3, [r7, #16]
 8000d8a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d8c:	2308      	movs	r3, #8
 8000d8e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000da4:	2307      	movs	r3, #7
 8000da6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000daa:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000dae:	4619      	mov	r1, r3
 8000db0:	4837      	ldr	r0, [pc, #220]	@ (8000e90 <HAL_UART_MspInit+0x298>)
 8000db2:	f000 fa53 	bl	800125c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000db6:	2320      	movs	r3, #32
 8000db8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dce:	2307      	movs	r3, #7
 8000dd0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dd4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000dd8:	4619      	mov	r1, r3
 8000dda:	482f      	ldr	r0, [pc, #188]	@ (8000e98 <HAL_UART_MspInit+0x2a0>)
 8000ddc:	f000 fa3e 	bl	800125c <HAL_GPIO_Init>
}
 8000de0:	e04b      	b.n	8000e7a <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART3)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a2d      	ldr	r2, [pc, #180]	@ (8000e9c <HAL_UART_MspInit+0x2a4>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d146      	bne.n	8000e7a <HAL_UART_MspInit+0x282>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000dec:	f04f 0202 	mov.w	r2, #2
 8000df0:	f04f 0300 	mov.w	r3, #0
 8000df4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dfe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e02:	4618      	mov	r0, r3
 8000e04:	f001 fc1a 	bl	800263c <HAL_RCCEx_PeriphCLKConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <HAL_UART_MspInit+0x21a>
      Error_Handler();
 8000e0e:	f7ff fed3 	bl	8000bb8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e12:	4b1d      	ldr	r3, [pc, #116]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000e14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e18:	4a1b      	ldr	r2, [pc, #108]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000e1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e1e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000e24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e30:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000e32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e36:	4a14      	ldr	r2, [pc, #80]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000e38:	f043 0308 	orr.w	r3, r3, #8
 8000e3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <HAL_UART_MspInit+0x290>)
 8000e42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e46:	f003 0308 	and.w	r3, r3, #8
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e68:	2307      	movs	r3, #7
 8000e6a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e6e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000e72:	4619      	mov	r1, r3
 8000e74:	4808      	ldr	r0, [pc, #32]	@ (8000e98 <HAL_UART_MspInit+0x2a0>)
 8000e76:	f000 f9f1 	bl	800125c <HAL_GPIO_Init>
}
 8000e7a:	bf00      	nop
 8000e7c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40011000 	.word	0x40011000
 8000e88:	58024400 	.word	0x58024400
 8000e8c:	58020400 	.word	0x58020400
 8000e90:	58020000 	.word	0x58020000
 8000e94:	40004400 	.word	0x40004400
 8000e98:	58020c00 	.word	0x58020c00
 8000e9c:	40004800 	.word	0x40004800

08000ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <NMI_Handler+0x4>

08000ea8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <BusFault_Handler+0x4>

08000ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <UsageFault_Handler+0x4>

08000ec8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef6:	f000 f8a1 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f00:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000f3c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f04:	f7ff fc2c 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f08:	f7ff fb7c 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f0c:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f0e:	490d      	ldr	r1, [pc, #52]	@ (8000f44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f10:	4a0d      	ldr	r2, [pc, #52]	@ (8000f48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f14:	e002      	b.n	8000f1c <LoopCopyDataInit>

08000f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f1a:	3304      	adds	r3, #4

08000f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f20:	d3f9      	bcc.n	8000f16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f22:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f24:	4c0a      	ldr	r4, [pc, #40]	@ (8000f50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f28:	e001      	b.n	8000f2e <LoopFillZerobss>

08000f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f2c:	3204      	adds	r2, #4

08000f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f30:	d3fb      	bcc.n	8000f2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f32:	f004 fbe9 	bl	8005708 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f36:	f7ff fc2b 	bl	8000790 <main>
  bx  lr
 8000f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f44:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000f48:	080057b4 	.word	0x080057b4
  ldr r2, =_sbss
 8000f4c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000f50:	240002b8 	.word	0x240002b8

08000f54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f54:	e7fe      	b.n	8000f54 <ADC3_IRQHandler>
	...

08000f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f5e:	2003      	movs	r0, #3
 8000f60:	f000 f94a 	bl	80011f8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f64:	f001 f994 	bl	8002290 <HAL_RCC_GetSysClockFreq>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <HAL_Init+0x68>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	4913      	ldr	r1, [pc, #76]	@ (8000fc4 <HAL_Init+0x6c>)
 8000f76:	5ccb      	ldrb	r3, [r1, r3]
 8000f78:	f003 031f 	and.w	r3, r3, #31
 8000f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_Init+0x68>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc4 <HAL_Init+0x6c>)
 8000f8c:	5cd3      	ldrb	r3, [r2, r3]
 8000f8e:	f003 031f 	and.w	r3, r3, #31
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	fa22 f303 	lsr.w	r3, r2, r3
 8000f98:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <HAL_Init+0x70>)
 8000f9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000fcc <HAL_Init+0x74>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f814 	bl	8000fd0 <HAL_InitTick>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e002      	b.n	8000fb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb2:	f7ff fe07 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	58024400 	.word	0x58024400
 8000fc4:	0800576c 	.word	0x0800576c
 8000fc8:	24000004 	.word	0x24000004
 8000fcc:	24000000 	.word	0x24000000

08000fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <HAL_InitTick+0x60>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e021      	b.n	8001028 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <HAL_InitTick+0x64>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <HAL_InitTick+0x60>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f921 	bl	8001242 <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 f8f9 	bl	800120e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	@ (8001038 <HAL_InitTick+0x68>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2400000c 	.word	0x2400000c
 8001034:	24000000 	.word	0x24000000
 8001038:	24000008 	.word	0x24000008

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2400000c 	.word	0x2400000c
 8001060:	240002b4 	.word	0x240002b4

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	@ (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	240002b4 	.word	0x240002b4

0800107c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001080:	4b03      	ldr	r3, [pc, #12]	@ (8001090 <HAL_GetREVID+0x14>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	0c1b      	lsrs	r3, r3, #16
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	5c001000 	.word	0x5c001000

08001094 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a4:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <__NVIC_SetPriorityGrouping+0x40>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010b0:	4013      	ands	r3, r2
 80010b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <__NVIC_SetPriorityGrouping+0x44>)
 80010be:	4313      	orrs	r3, r2
 80010c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010c2:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <__NVIC_SetPriorityGrouping+0x40>)
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	60d3      	str	r3, [r2, #12]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00
 80010d8:	05fa0000 	.word	0x05fa0000

080010dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e0:	4b04      	ldr	r3, [pc, #16]	@ (80010f4 <__NVIC_GetPriorityGrouping+0x18>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	0a1b      	lsrs	r3, r3, #8
 80010e6:	f003 0307 	and.w	r3, r3, #7
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001104:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001108:	2b00      	cmp	r3, #0
 800110a:	db0a      	blt.n	8001122 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	490c      	ldr	r1, [pc, #48]	@ (8001144 <__NVIC_SetPriority+0x4c>)
 8001112:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001116:	0112      	lsls	r2, r2, #4
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	440b      	add	r3, r1
 800111c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001120:	e00a      	b.n	8001138 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	b2da      	uxtb	r2, r3
 8001126:	4908      	ldr	r1, [pc, #32]	@ (8001148 <__NVIC_SetPriority+0x50>)
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	f003 030f 	and.w	r3, r3, #15
 800112e:	3b04      	subs	r3, #4
 8001130:	0112      	lsls	r2, r2, #4
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	440b      	add	r3, r1
 8001136:	761a      	strb	r2, [r3, #24]
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	e000e100 	.word	0xe000e100
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	@ 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f003 0307 	and.w	r3, r3, #7
 800115e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	f1c3 0307 	rsb	r3, r3, #7
 8001166:	2b04      	cmp	r3, #4
 8001168:	bf28      	it	cs
 800116a:	2304      	movcs	r3, #4
 800116c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	3304      	adds	r3, #4
 8001172:	2b06      	cmp	r3, #6
 8001174:	d902      	bls.n	800117c <NVIC_EncodePriority+0x30>
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3b03      	subs	r3, #3
 800117a:	e000      	b.n	800117e <NVIC_EncodePriority+0x32>
 800117c:	2300      	movs	r3, #0
 800117e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001180:	f04f 32ff 	mov.w	r2, #4294967295
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43da      	mvns	r2, r3
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	401a      	ands	r2, r3
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001194:	f04f 31ff 	mov.w	r1, #4294967295
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa01 f303 	lsl.w	r3, r1, r3
 800119e:	43d9      	mvns	r1, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a4:	4313      	orrs	r3, r2
         );
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3724      	adds	r7, #36	@ 0x24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
	...

080011b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3b01      	subs	r3, #1
 80011c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011c4:	d301      	bcc.n	80011ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011c6:	2301      	movs	r3, #1
 80011c8:	e00f      	b.n	80011ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ca:	4a0a      	ldr	r2, [pc, #40]	@ (80011f4 <SysTick_Config+0x40>)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011d2:	210f      	movs	r1, #15
 80011d4:	f04f 30ff 	mov.w	r0, #4294967295
 80011d8:	f7ff ff8e 	bl	80010f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011dc:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <SysTick_Config+0x40>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011e2:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <SysTick_Config+0x40>)
 80011e4:	2207      	movs	r2, #7
 80011e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	e000e010 	.word	0xe000e010

080011f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff ff47 	bl	8001094 <__NVIC_SetPriorityGrouping>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b086      	sub	sp, #24
 8001212:	af00      	add	r7, sp, #0
 8001214:	4603      	mov	r3, r0
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800121c:	f7ff ff5e 	bl	80010dc <__NVIC_GetPriorityGrouping>
 8001220:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	68b9      	ldr	r1, [r7, #8]
 8001226:	6978      	ldr	r0, [r7, #20]
 8001228:	f7ff ff90 	bl	800114c <NVIC_EncodePriority>
 800122c:	4602      	mov	r2, r0
 800122e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001232:	4611      	mov	r1, r2
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff ff5f 	bl	80010f8 <__NVIC_SetPriority>
}
 800123a:	bf00      	nop
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff ffb2 	bl	80011b4 <SysTick_Config>
 8001250:	4603      	mov	r3, r0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800125c:	b480      	push	{r7}
 800125e:	b089      	sub	sp, #36	@ 0x24
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800126a:	4b89      	ldr	r3, [pc, #548]	@ (8001490 <HAL_GPIO_Init+0x234>)
 800126c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800126e:	e194      	b.n	800159a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	2101      	movs	r1, #1
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	fa01 f303 	lsl.w	r3, r1, r3
 800127c:	4013      	ands	r3, r2
 800127e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	2b00      	cmp	r3, #0
 8001284:	f000 8186 	beq.w	8001594 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	2b01      	cmp	r3, #1
 8001292:	d005      	beq.n	80012a0 <HAL_GPIO_Init+0x44>
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 0303 	and.w	r3, r3, #3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d130      	bne.n	8001302 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	2203      	movs	r2, #3
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	68da      	ldr	r2, [r3, #12]
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012d6:	2201      	movs	r2, #1
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43db      	mvns	r3, r3
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	4013      	ands	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	091b      	lsrs	r3, r3, #4
 80012ec:	f003 0201 	and.w	r2, r3, #1
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f003 0303 	and.w	r3, r3, #3
 800130a:	2b03      	cmp	r3, #3
 800130c:	d017      	beq.n	800133e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	2203      	movs	r2, #3
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	689a      	ldr	r2, [r3, #8]
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d123      	bne.n	8001392 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	08da      	lsrs	r2, r3, #3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3208      	adds	r2, #8
 8001352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001356:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	f003 0307 	and.w	r3, r3, #7
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	220f      	movs	r2, #15
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	43db      	mvns	r3, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4013      	ands	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	691a      	ldr	r2, [r3, #16]
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	f003 0307 	and.w	r3, r3, #7
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4313      	orrs	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	08da      	lsrs	r2, r3, #3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3208      	adds	r2, #8
 800138c:	69b9      	ldr	r1, [r7, #24]
 800138e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	2203      	movs	r2, #3
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	43db      	mvns	r3, r3
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4013      	ands	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f003 0203 	and.w	r2, r3, #3
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	f000 80e0 	beq.w	8001594 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001494 <HAL_GPIO_Init+0x238>)
 80013d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013da:	4a2e      	ldr	r2, [pc, #184]	@ (8001494 <HAL_GPIO_Init+0x238>)
 80013dc:	f043 0302 	orr.w	r3, r3, #2
 80013e0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80013e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001494 <HAL_GPIO_Init+0x238>)
 80013e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013f2:	4a29      	ldr	r2, [pc, #164]	@ (8001498 <HAL_GPIO_Init+0x23c>)
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	089b      	lsrs	r3, r3, #2
 80013f8:	3302      	adds	r3, #2
 80013fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	f003 0303 	and.w	r3, r3, #3
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	220f      	movs	r2, #15
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a20      	ldr	r2, [pc, #128]	@ (800149c <HAL_GPIO_Init+0x240>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d052      	beq.n	80014c4 <HAL_GPIO_Init+0x268>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a1f      	ldr	r2, [pc, #124]	@ (80014a0 <HAL_GPIO_Init+0x244>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d031      	beq.n	800148a <HAL_GPIO_Init+0x22e>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a1e      	ldr	r2, [pc, #120]	@ (80014a4 <HAL_GPIO_Init+0x248>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d02b      	beq.n	8001486 <HAL_GPIO_Init+0x22a>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a1d      	ldr	r2, [pc, #116]	@ (80014a8 <HAL_GPIO_Init+0x24c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d025      	beq.n	8001482 <HAL_GPIO_Init+0x226>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a1c      	ldr	r2, [pc, #112]	@ (80014ac <HAL_GPIO_Init+0x250>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d01f      	beq.n	800147e <HAL_GPIO_Init+0x222>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a1b      	ldr	r2, [pc, #108]	@ (80014b0 <HAL_GPIO_Init+0x254>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d019      	beq.n	800147a <HAL_GPIO_Init+0x21e>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a1a      	ldr	r2, [pc, #104]	@ (80014b4 <HAL_GPIO_Init+0x258>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d013      	beq.n	8001476 <HAL_GPIO_Init+0x21a>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a19      	ldr	r2, [pc, #100]	@ (80014b8 <HAL_GPIO_Init+0x25c>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d00d      	beq.n	8001472 <HAL_GPIO_Init+0x216>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a18      	ldr	r2, [pc, #96]	@ (80014bc <HAL_GPIO_Init+0x260>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d007      	beq.n	800146e <HAL_GPIO_Init+0x212>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a17      	ldr	r2, [pc, #92]	@ (80014c0 <HAL_GPIO_Init+0x264>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d101      	bne.n	800146a <HAL_GPIO_Init+0x20e>
 8001466:	2309      	movs	r3, #9
 8001468:	e02d      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 800146a:	230a      	movs	r3, #10
 800146c:	e02b      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 800146e:	2308      	movs	r3, #8
 8001470:	e029      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 8001472:	2307      	movs	r3, #7
 8001474:	e027      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 8001476:	2306      	movs	r3, #6
 8001478:	e025      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 800147a:	2305      	movs	r3, #5
 800147c:	e023      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 800147e:	2304      	movs	r3, #4
 8001480:	e021      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 8001482:	2303      	movs	r3, #3
 8001484:	e01f      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 8001486:	2302      	movs	r3, #2
 8001488:	e01d      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 800148a:	2301      	movs	r3, #1
 800148c:	e01b      	b.n	80014c6 <HAL_GPIO_Init+0x26a>
 800148e:	bf00      	nop
 8001490:	58000080 	.word	0x58000080
 8001494:	58024400 	.word	0x58024400
 8001498:	58000400 	.word	0x58000400
 800149c:	58020000 	.word	0x58020000
 80014a0:	58020400 	.word	0x58020400
 80014a4:	58020800 	.word	0x58020800
 80014a8:	58020c00 	.word	0x58020c00
 80014ac:	58021000 	.word	0x58021000
 80014b0:	58021400 	.word	0x58021400
 80014b4:	58021800 	.word	0x58021800
 80014b8:	58021c00 	.word	0x58021c00
 80014bc:	58022000 	.word	0x58022000
 80014c0:	58022400 	.word	0x58022400
 80014c4:	2300      	movs	r3, #0
 80014c6:	69fa      	ldr	r2, [r7, #28]
 80014c8:	f002 0203 	and.w	r2, r2, #3
 80014cc:	0092      	lsls	r2, r2, #2
 80014ce:	4093      	lsls	r3, r2
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014d6:	4938      	ldr	r1, [pc, #224]	@ (80015b8 <HAL_GPIO_Init+0x35c>)
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	3302      	adds	r3, #2
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	43db      	mvns	r3, r3
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	4013      	ands	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	4313      	orrs	r3, r2
 8001508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800150a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001512:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	43db      	mvns	r3, r3
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	4013      	ands	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d003      	beq.n	8001538 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001538:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	43db      	mvns	r3, r3
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	4013      	ands	r3, r2
 800154e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d003      	beq.n	8001564 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	43db      	mvns	r3, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4013      	ands	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	4313      	orrs	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	3301      	adds	r3, #1
 8001598:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	fa22 f303 	lsr.w	r3, r2, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f47f ae63 	bne.w	8001270 <HAL_GPIO_Init+0x14>
  }
}
 80015aa:	bf00      	nop
 80015ac:	bf00      	nop
 80015ae:	3724      	adds	r7, #36	@ 0x24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	58000400 	.word	0x58000400

080015bc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80015c4:	4b29      	ldr	r3, [pc, #164]	@ (800166c <HAL_PWREx_ConfigSupply+0xb0>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f003 0307 	and.w	r3, r3, #7
 80015cc:	2b06      	cmp	r3, #6
 80015ce:	d00a      	beq.n	80015e6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80015d0:	4b26      	ldr	r3, [pc, #152]	@ (800166c <HAL_PWREx_ConfigSupply+0xb0>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e040      	b.n	8001664 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80015e2:	2300      	movs	r3, #0
 80015e4:	e03e      	b.n	8001664 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80015e6:	4b21      	ldr	r3, [pc, #132]	@ (800166c <HAL_PWREx_ConfigSupply+0xb0>)
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80015ee:	491f      	ldr	r1, [pc, #124]	@ (800166c <HAL_PWREx_ConfigSupply+0xb0>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80015f6:	f7ff fd35 	bl	8001064 <HAL_GetTick>
 80015fa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80015fc:	e009      	b.n	8001612 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80015fe:	f7ff fd31 	bl	8001064 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800160c:	d901      	bls.n	8001612 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e028      	b.n	8001664 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001612:	4b16      	ldr	r3, [pc, #88]	@ (800166c <HAL_PWREx_ConfigSupply+0xb0>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800161a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800161e:	d1ee      	bne.n	80015fe <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b1e      	cmp	r3, #30
 8001624:	d008      	beq.n	8001638 <HAL_PWREx_ConfigSupply+0x7c>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b2e      	cmp	r3, #46	@ 0x2e
 800162a:	d005      	beq.n	8001638 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b1d      	cmp	r3, #29
 8001630:	d002      	beq.n	8001638 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b2d      	cmp	r3, #45	@ 0x2d
 8001636:	d114      	bne.n	8001662 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001638:	f7ff fd14 	bl	8001064 <HAL_GetTick>
 800163c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800163e:	e009      	b.n	8001654 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001640:	f7ff fd10 	bl	8001064 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800164e:	d901      	bls.n	8001654 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e007      	b.n	8001664 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001654:	4b05      	ldr	r3, [pc, #20]	@ (800166c <HAL_PWREx_ConfigSupply+0xb0>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800165c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001660:	d1ee      	bne.n	8001640 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	58024800 	.word	0x58024800

08001670 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08c      	sub	sp, #48	@ 0x30
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d102      	bne.n	8001684 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	f000 bc48 	b.w	8001f14 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	2b00      	cmp	r3, #0
 800168e:	f000 8088 	beq.w	80017a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001692:	4b99      	ldr	r3, [pc, #612]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800169a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800169c:	4b96      	ldr	r3, [pc, #600]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 800169e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80016a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a4:	2b10      	cmp	r3, #16
 80016a6:	d007      	beq.n	80016b8 <HAL_RCC_OscConfig+0x48>
 80016a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016aa:	2b18      	cmp	r3, #24
 80016ac:	d111      	bne.n	80016d2 <HAL_RCC_OscConfig+0x62>
 80016ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b0:	f003 0303 	and.w	r3, r3, #3
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d10c      	bne.n	80016d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b8:	4b8f      	ldr	r3, [pc, #572]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d06d      	beq.n	80017a0 <HAL_RCC_OscConfig+0x130>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d169      	bne.n	80017a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	f000 bc21 	b.w	8001f14 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016da:	d106      	bne.n	80016ea <HAL_RCC_OscConfig+0x7a>
 80016dc:	4b86      	ldr	r3, [pc, #536]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a85      	ldr	r2, [pc, #532]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80016e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	e02e      	b.n	8001748 <HAL_RCC_OscConfig+0xd8>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d10c      	bne.n	800170c <HAL_RCC_OscConfig+0x9c>
 80016f2:	4b81      	ldr	r3, [pc, #516]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a80      	ldr	r2, [pc, #512]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80016f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	4b7e      	ldr	r3, [pc, #504]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a7d      	ldr	r2, [pc, #500]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001704:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	e01d      	b.n	8001748 <HAL_RCC_OscConfig+0xd8>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001714:	d10c      	bne.n	8001730 <HAL_RCC_OscConfig+0xc0>
 8001716:	4b78      	ldr	r3, [pc, #480]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a77      	ldr	r2, [pc, #476]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 800171c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	4b75      	ldr	r3, [pc, #468]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a74      	ldr	r2, [pc, #464]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	e00b      	b.n	8001748 <HAL_RCC_OscConfig+0xd8>
 8001730:	4b71      	ldr	r3, [pc, #452]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a70      	ldr	r2, [pc, #448]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001736:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800173a:	6013      	str	r3, [r2, #0]
 800173c:	4b6e      	ldr	r3, [pc, #440]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a6d      	ldr	r2, [pc, #436]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001742:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d013      	beq.n	8001778 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001750:	f7ff fc88 	bl	8001064 <HAL_GetTick>
 8001754:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001758:	f7ff fc84 	bl	8001064 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b64      	cmp	r3, #100	@ 0x64
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e3d4      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800176a:	4b63      	ldr	r3, [pc, #396]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0f0      	beq.n	8001758 <HAL_RCC_OscConfig+0xe8>
 8001776:	e014      	b.n	80017a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001778:	f7ff fc74 	bl	8001064 <HAL_GetTick>
 800177c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001780:	f7ff fc70 	bl	8001064 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b64      	cmp	r3, #100	@ 0x64
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e3c0      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001792:	4b59      	ldr	r3, [pc, #356]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x110>
 800179e:	e000      	b.n	80017a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 80ca 	beq.w	8001944 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017b0:	4b51      	ldr	r3, [pc, #324]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80017b2:	691b      	ldr	r3, [r3, #16]
 80017b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017b8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80017ba:	4b4f      	ldr	r3, [pc, #316]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80017bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017be:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80017c0:	6a3b      	ldr	r3, [r7, #32]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d007      	beq.n	80017d6 <HAL_RCC_OscConfig+0x166>
 80017c6:	6a3b      	ldr	r3, [r7, #32]
 80017c8:	2b18      	cmp	r3, #24
 80017ca:	d156      	bne.n	800187a <HAL_RCC_OscConfig+0x20a>
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	f003 0303 	and.w	r3, r3, #3
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d151      	bne.n	800187a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d6:	4b48      	ldr	r3, [pc, #288]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0304 	and.w	r3, r3, #4
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d005      	beq.n	80017ee <HAL_RCC_OscConfig+0x17e>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e392      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80017ee:	4b42      	ldr	r3, [pc, #264]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f023 0219 	bic.w	r2, r3, #25
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	493f      	ldr	r1, [pc, #252]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001800:	f7ff fc30 	bl	8001064 <HAL_GetTick>
 8001804:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001808:	f7ff fc2c 	bl	8001064 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b02      	cmp	r3, #2
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e37c      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800181a:	4b37      	ldr	r3, [pc, #220]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0304 	and.w	r3, r3, #4
 8001822:	2b00      	cmp	r3, #0
 8001824:	d0f0      	beq.n	8001808 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001826:	f7ff fc29 	bl	800107c <HAL_GetREVID>
 800182a:	4603      	mov	r3, r0
 800182c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001830:	4293      	cmp	r3, r2
 8001832:	d817      	bhi.n	8001864 <HAL_RCC_OscConfig+0x1f4>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	2b40      	cmp	r3, #64	@ 0x40
 800183a:	d108      	bne.n	800184e <HAL_RCC_OscConfig+0x1de>
 800183c:	4b2e      	ldr	r3, [pc, #184]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001844:	4a2c      	ldr	r2, [pc, #176]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800184a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800184c:	e07a      	b.n	8001944 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800184e:	4b2a      	ldr	r3, [pc, #168]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	031b      	lsls	r3, r3, #12
 800185c:	4926      	ldr	r1, [pc, #152]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 800185e:	4313      	orrs	r3, r2
 8001860:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001862:	e06f      	b.n	8001944 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001864:	4b24      	ldr	r3, [pc, #144]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	061b      	lsls	r3, r3, #24
 8001872:	4921      	ldr	r1, [pc, #132]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001874:	4313      	orrs	r3, r2
 8001876:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001878:	e064      	b.n	8001944 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d047      	beq.n	8001912 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001882:	4b1d      	ldr	r3, [pc, #116]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 0219 	bic.w	r2, r3, #25
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	491a      	ldr	r1, [pc, #104]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 8001890:	4313      	orrs	r3, r2
 8001892:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001894:	f7ff fbe6 	bl	8001064 <HAL_GetTick>
 8001898:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800189c:	f7ff fbe2 	bl	8001064 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e332      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018ae:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0f0      	beq.n	800189c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ba:	f7ff fbdf 	bl	800107c <HAL_GetREVID>
 80018be:	4603      	mov	r3, r0
 80018c0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d819      	bhi.n	80018fc <HAL_RCC_OscConfig+0x28c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	2b40      	cmp	r3, #64	@ 0x40
 80018ce:	d108      	bne.n	80018e2 <HAL_RCC_OscConfig+0x272>
 80018d0:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80018d8:	4a07      	ldr	r2, [pc, #28]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80018da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018de:	6053      	str	r3, [r2, #4]
 80018e0:	e030      	b.n	8001944 <HAL_RCC_OscConfig+0x2d4>
 80018e2:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	031b      	lsls	r3, r3, #12
 80018f0:	4901      	ldr	r1, [pc, #4]	@ (80018f8 <HAL_RCC_OscConfig+0x288>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	604b      	str	r3, [r1, #4]
 80018f6:	e025      	b.n	8001944 <HAL_RCC_OscConfig+0x2d4>
 80018f8:	58024400 	.word	0x58024400
 80018fc:	4b9a      	ldr	r3, [pc, #616]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	691b      	ldr	r3, [r3, #16]
 8001908:	061b      	lsls	r3, r3, #24
 800190a:	4997      	ldr	r1, [pc, #604]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 800190c:	4313      	orrs	r3, r2
 800190e:	604b      	str	r3, [r1, #4]
 8001910:	e018      	b.n	8001944 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001912:	4b95      	ldr	r3, [pc, #596]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a94      	ldr	r2, [pc, #592]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001918:	f023 0301 	bic.w	r3, r3, #1
 800191c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191e:	f7ff fba1 	bl	8001064 <HAL_GetTick>
 8001922:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001926:	f7ff fb9d 	bl	8001064 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e2ed      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001938:	4b8b      	ldr	r3, [pc, #556]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1f0      	bne.n	8001926 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0310 	and.w	r3, r3, #16
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 80a9 	beq.w	8001aa4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001952:	4b85      	ldr	r3, [pc, #532]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800195a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800195c:	4b82      	ldr	r3, [pc, #520]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 800195e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001960:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	2b08      	cmp	r3, #8
 8001966:	d007      	beq.n	8001978 <HAL_RCC_OscConfig+0x308>
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	2b18      	cmp	r3, #24
 800196c:	d13a      	bne.n	80019e4 <HAL_RCC_OscConfig+0x374>
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	2b01      	cmp	r3, #1
 8001976:	d135      	bne.n	80019e4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001978:	4b7b      	ldr	r3, [pc, #492]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001980:	2b00      	cmp	r3, #0
 8001982:	d005      	beq.n	8001990 <HAL_RCC_OscConfig+0x320>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	69db      	ldr	r3, [r3, #28]
 8001988:	2b80      	cmp	r3, #128	@ 0x80
 800198a:	d001      	beq.n	8001990 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e2c1      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001990:	f7ff fb74 	bl	800107c <HAL_GetREVID>
 8001994:	4603      	mov	r3, r0
 8001996:	f241 0203 	movw	r2, #4099	@ 0x1003
 800199a:	4293      	cmp	r3, r2
 800199c:	d817      	bhi.n	80019ce <HAL_RCC_OscConfig+0x35e>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	2b20      	cmp	r3, #32
 80019a4:	d108      	bne.n	80019b8 <HAL_RCC_OscConfig+0x348>
 80019a6:	4b70      	ldr	r3, [pc, #448]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80019ae:	4a6e      	ldr	r2, [pc, #440]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80019b4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80019b6:	e075      	b.n	8001aa4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80019b8:	4b6b      	ldr	r3, [pc, #428]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	069b      	lsls	r3, r3, #26
 80019c6:	4968      	ldr	r1, [pc, #416]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80019cc:	e06a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80019ce:	4b66      	ldr	r3, [pc, #408]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a1b      	ldr	r3, [r3, #32]
 80019da:	061b      	lsls	r3, r3, #24
 80019dc:	4962      	ldr	r1, [pc, #392]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80019e2:	e05f      	b.n	8001aa4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d042      	beq.n	8001a72 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80019ec:	4b5e      	ldr	r3, [pc, #376]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a5d      	ldr	r2, [pc, #372]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 80019f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7ff fb34 	bl	8001064 <HAL_GetTick>
 80019fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001a00:	f7ff fb30 	bl	8001064 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e280      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a12:	4b55      	ldr	r3, [pc, #340]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a1e:	f7ff fb2d 	bl	800107c <HAL_GetREVID>
 8001a22:	4603      	mov	r3, r0
 8001a24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d817      	bhi.n	8001a5c <HAL_RCC_OscConfig+0x3ec>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a1b      	ldr	r3, [r3, #32]
 8001a30:	2b20      	cmp	r3, #32
 8001a32:	d108      	bne.n	8001a46 <HAL_RCC_OscConfig+0x3d6>
 8001a34:	4b4c      	ldr	r3, [pc, #304]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a42:	6053      	str	r3, [r2, #4]
 8001a44:	e02e      	b.n	8001aa4 <HAL_RCC_OscConfig+0x434>
 8001a46:	4b48      	ldr	r3, [pc, #288]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a1b      	ldr	r3, [r3, #32]
 8001a52:	069b      	lsls	r3, r3, #26
 8001a54:	4944      	ldr	r1, [pc, #272]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	604b      	str	r3, [r1, #4]
 8001a5a:	e023      	b.n	8001aa4 <HAL_RCC_OscConfig+0x434>
 8001a5c:	4b42      	ldr	r3, [pc, #264]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	061b      	lsls	r3, r3, #24
 8001a6a:	493f      	ldr	r1, [pc, #252]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	60cb      	str	r3, [r1, #12]
 8001a70:	e018      	b.n	8001aa4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001a72:	4b3d      	ldr	r3, [pc, #244]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a3c      	ldr	r2, [pc, #240]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7e:	f7ff faf1 	bl	8001064 <HAL_GetTick>
 8001a82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001a86:	f7ff faed 	bl	8001064 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e23d      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001a98:	4b33      	ldr	r3, [pc, #204]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f0      	bne.n	8001a86 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0308 	and.w	r3, r3, #8
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d036      	beq.n	8001b1e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d019      	beq.n	8001aec <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ab8:	4b2b      	ldr	r3, [pc, #172]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001aba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001abc:	4a2a      	ldr	r2, [pc, #168]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac4:	f7ff face 	bl	8001064 <HAL_GetTick>
 8001ac8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001acc:	f7ff faca 	bl	8001064 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e21a      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ade:	4b22      	ldr	r3, [pc, #136]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d0f0      	beq.n	8001acc <HAL_RCC_OscConfig+0x45c>
 8001aea:	e018      	b.n	8001b1e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aec:	4b1e      	ldr	r3, [pc, #120]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001aee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001af0:	4a1d      	ldr	r2, [pc, #116]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001af2:	f023 0301 	bic.w	r3, r3, #1
 8001af6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af8:	f7ff fab4 	bl	8001064 <HAL_GetTick>
 8001afc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b00:	f7ff fab0 	bl	8001064 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e200      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b12:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0320 	and.w	r3, r3, #32
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d039      	beq.n	8001b9e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d01c      	beq.n	8001b6c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b32:	4b0d      	ldr	r3, [pc, #52]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a0c      	ldr	r2, [pc, #48]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001b38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b3c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001b3e:	f7ff fa91 	bl	8001064 <HAL_GetTick>
 8001b42:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b46:	f7ff fa8d 	bl	8001064 <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e1dd      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b58:	4b03      	ldr	r3, [pc, #12]	@ (8001b68 <HAL_RCC_OscConfig+0x4f8>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0f0      	beq.n	8001b46 <HAL_RCC_OscConfig+0x4d6>
 8001b64:	e01b      	b.n	8001b9e <HAL_RCC_OscConfig+0x52e>
 8001b66:	bf00      	nop
 8001b68:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b6c:	4b9b      	ldr	r3, [pc, #620]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a9a      	ldr	r2, [pc, #616]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001b72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b76:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001b78:	f7ff fa74 	bl	8001064 <HAL_GetTick>
 8001b7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b80:	f7ff fa70 	bl	8001064 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e1c0      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001b92:	4b92      	ldr	r3, [pc, #584]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1f0      	bne.n	8001b80 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0304 	and.w	r3, r3, #4
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8081 	beq.w	8001cae <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001bac:	4b8c      	ldr	r3, [pc, #560]	@ (8001de0 <HAL_RCC_OscConfig+0x770>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a8b      	ldr	r2, [pc, #556]	@ (8001de0 <HAL_RCC_OscConfig+0x770>)
 8001bb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001bb8:	f7ff fa54 	bl	8001064 <HAL_GetTick>
 8001bbc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bc0:	f7ff fa50 	bl	8001064 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b64      	cmp	r3, #100	@ 0x64
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e1a0      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001bd2:	4b83      	ldr	r3, [pc, #524]	@ (8001de0 <HAL_RCC_OscConfig+0x770>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d106      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x584>
 8001be6:	4b7d      	ldr	r3, [pc, #500]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bea:	4a7c      	ldr	r2, [pc, #496]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bf2:	e02d      	b.n	8001c50 <HAL_RCC_OscConfig+0x5e0>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d10c      	bne.n	8001c16 <HAL_RCC_OscConfig+0x5a6>
 8001bfc:	4b77      	ldr	r3, [pc, #476]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c00:	4a76      	ldr	r2, [pc, #472]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c02:	f023 0301 	bic.w	r3, r3, #1
 8001c06:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c08:	4b74      	ldr	r3, [pc, #464]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c0c:	4a73      	ldr	r2, [pc, #460]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c0e:	f023 0304 	bic.w	r3, r3, #4
 8001c12:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c14:	e01c      	b.n	8001c50 <HAL_RCC_OscConfig+0x5e0>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2b05      	cmp	r3, #5
 8001c1c:	d10c      	bne.n	8001c38 <HAL_RCC_OscConfig+0x5c8>
 8001c1e:	4b6f      	ldr	r3, [pc, #444]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c22:	4a6e      	ldr	r2, [pc, #440]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c24:	f043 0304 	orr.w	r3, r3, #4
 8001c28:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c2a:	4b6c      	ldr	r3, [pc, #432]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c2e:	4a6b      	ldr	r2, [pc, #428]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c36:	e00b      	b.n	8001c50 <HAL_RCC_OscConfig+0x5e0>
 8001c38:	4b68      	ldr	r3, [pc, #416]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c3c:	4a67      	ldr	r2, [pc, #412]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c3e:	f023 0301 	bic.w	r3, r3, #1
 8001c42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c44:	4b65      	ldr	r3, [pc, #404]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c48:	4a64      	ldr	r2, [pc, #400]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c4a:	f023 0304 	bic.w	r3, r3, #4
 8001c4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d015      	beq.n	8001c84 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c58:	f7ff fa04 	bl	8001064 <HAL_GetTick>
 8001c5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c5e:	e00a      	b.n	8001c76 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c60:	f7ff fa00 	bl	8001064 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e14e      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c76:	4b59      	ldr	r3, [pc, #356]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0ee      	beq.n	8001c60 <HAL_RCC_OscConfig+0x5f0>
 8001c82:	e014      	b.n	8001cae <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c84:	f7ff f9ee 	bl	8001064 <HAL_GetTick>
 8001c88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001c8a:	e00a      	b.n	8001ca2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8c:	f7ff f9ea 	bl	8001064 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e138      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ca2:	4b4e      	ldr	r3, [pc, #312]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1ee      	bne.n	8001c8c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 812d 	beq.w	8001f12 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001cb8:	4b48      	ldr	r3, [pc, #288]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001cc0:	2b18      	cmp	r3, #24
 8001cc2:	f000 80bd 	beq.w	8001e40 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	f040 809e 	bne.w	8001e0c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd0:	4b42      	ldr	r3, [pc, #264]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a41      	ldr	r2, [pc, #260]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001cd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7ff f9c2 	bl	8001064 <HAL_GetTick>
 8001ce0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce4:	f7ff f9be 	bl	8001064 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e10e      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001cf6:	4b39      	ldr	r3, [pc, #228]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d02:	4b36      	ldr	r3, [pc, #216]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d06:	4b37      	ldr	r3, [pc, #220]	@ (8001de4 <HAL_RCC_OscConfig+0x774>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001d12:	0112      	lsls	r2, r2, #4
 8001d14:	430a      	orrs	r2, r1
 8001d16:	4931      	ldr	r1, [pc, #196]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d20:	3b01      	subs	r3, #1
 8001d22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	025b      	lsls	r3, r3, #9
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	431a      	orrs	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d36:	3b01      	subs	r3, #1
 8001d38:	041b      	lsls	r3, r3, #16
 8001d3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d44:	3b01      	subs	r3, #1
 8001d46:	061b      	lsls	r3, r3, #24
 8001d48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001d4c:	4923      	ldr	r1, [pc, #140]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001d52:	4b22      	ldr	r3, [pc, #136]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d56:	4a21      	ldr	r2, [pc, #132]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d58:	f023 0301 	bic.w	r3, r3, #1
 8001d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d62:	4b21      	ldr	r3, [pc, #132]	@ (8001de8 <HAL_RCC_OscConfig+0x778>)
 8001d64:	4013      	ands	r3, r2
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001d6a:	00d2      	lsls	r2, r2, #3
 8001d6c:	491b      	ldr	r1, [pc, #108]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001d72:	4b1a      	ldr	r3, [pc, #104]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d76:	f023 020c 	bic.w	r2, r3, #12
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	4917      	ldr	r1, [pc, #92]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001d84:	4b15      	ldr	r3, [pc, #84]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d88:	f023 0202 	bic.w	r2, r3, #2
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d90:	4912      	ldr	r1, [pc, #72]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001d96:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9a:	4a10      	ldr	r2, [pc, #64]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001da0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001da2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da6:	4a0d      	ldr	r2, [pc, #52]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001dae:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001db4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001db8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001dba:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dbe:	4a07      	ldr	r2, [pc, #28]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dc6:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a04      	ldr	r2, [pc, #16]	@ (8001ddc <HAL_RCC_OscConfig+0x76c>)
 8001dcc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd2:	f7ff f947 	bl	8001064 <HAL_GetTick>
 8001dd6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001dd8:	e011      	b.n	8001dfe <HAL_RCC_OscConfig+0x78e>
 8001dda:	bf00      	nop
 8001ddc:	58024400 	.word	0x58024400
 8001de0:	58024800 	.word	0x58024800
 8001de4:	fffffc0c 	.word	0xfffffc0c
 8001de8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dec:	f7ff f93a 	bl	8001064 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e08a      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001dfe:	4b47      	ldr	r3, [pc, #284]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d0f0      	beq.n	8001dec <HAL_RCC_OscConfig+0x77c>
 8001e0a:	e082      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0c:	4b43      	ldr	r3, [pc, #268]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a42      	ldr	r2, [pc, #264]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001e12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e18:	f7ff f924 	bl	8001064 <HAL_GetTick>
 8001e1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e20:	f7ff f920 	bl	8001064 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e070      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e32:	4b3a      	ldr	r3, [pc, #232]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x7b0>
 8001e3e:	e068      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001e40:	4b36      	ldr	r3, [pc, #216]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e44:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001e46:	4b35      	ldr	r3, [pc, #212]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d031      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	f003 0203 	and.w	r2, r3, #3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d12a      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	091b      	lsrs	r3, r3, #4
 8001e66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d122      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d11a      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	0a5b      	lsrs	r3, r3, #9
 8001e86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e8e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d111      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	0c1b      	lsrs	r3, r3, #16
 8001e98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d108      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	0e1b      	lsrs	r3, r3, #24
 8001eaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d001      	beq.n	8001ebc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e02b      	b.n	8001f14 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001ebc:	4b17      	ldr	r3, [pc, #92]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec0:	08db      	lsrs	r3, r3, #3
 8001ec2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001ec6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d01f      	beq.n	8001f12 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001ed2:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed6:	4a11      	ldr	r2, [pc, #68]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001ed8:	f023 0301 	bic.w	r3, r3, #1
 8001edc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ede:	f7ff f8c1 	bl	8001064 <HAL_GetTick>
 8001ee2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001ee4:	bf00      	nop
 8001ee6:	f7ff f8bd 	bl	8001064 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d0f9      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001ef4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_RCC_OscConfig+0x8b0>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001efe:	00d2      	lsls	r2, r2, #3
 8001f00:	4906      	ldr	r1, [pc, #24]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0a:	4a04      	ldr	r2, [pc, #16]	@ (8001f1c <HAL_RCC_OscConfig+0x8ac>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3730      	adds	r7, #48	@ 0x30
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	58024400 	.word	0x58024400
 8001f20:	ffff0007 	.word	0xffff0007

08001f24 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e19c      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f38:	4b8a      	ldr	r3, [pc, #552]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 030f 	and.w	r3, r3, #15
 8001f40:	683a      	ldr	r2, [r7, #0]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d910      	bls.n	8001f68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f46:	4b87      	ldr	r3, [pc, #540]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f023 020f 	bic.w	r2, r3, #15
 8001f4e:	4985      	ldr	r1, [pc, #532]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f56:	4b83      	ldr	r3, [pc, #524]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d001      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e184      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d010      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691a      	ldr	r2, [r3, #16]
 8001f78:	4b7b      	ldr	r3, [pc, #492]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d908      	bls.n	8001f96 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001f84:	4b78      	ldr	r3, [pc, #480]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	691b      	ldr	r3, [r3, #16]
 8001f90:	4975      	ldr	r1, [pc, #468]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d010      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695a      	ldr	r2, [r3, #20]
 8001fa6:	4b70      	ldr	r3, [pc, #448]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d908      	bls.n	8001fc4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001fb2:	4b6d      	ldr	r3, [pc, #436]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	496a      	ldr	r1, [pc, #424]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d010      	beq.n	8001ff2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	699a      	ldr	r2, [r3, #24]
 8001fd4:	4b64      	ldr	r3, [pc, #400]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d908      	bls.n	8001ff2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001fe0:	4b61      	ldr	r3, [pc, #388]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001fe2:	69db      	ldr	r3, [r3, #28]
 8001fe4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	495e      	ldr	r1, [pc, #376]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0320 	and.w	r3, r3, #32
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d010      	beq.n	8002020 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	69da      	ldr	r2, [r3, #28]
 8002002:	4b59      	ldr	r3, [pc, #356]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800200a:	429a      	cmp	r2, r3
 800200c:	d908      	bls.n	8002020 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800200e:	4b56      	ldr	r3, [pc, #344]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	4953      	ldr	r1, [pc, #332]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 800201c:	4313      	orrs	r3, r2
 800201e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d010      	beq.n	800204e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68da      	ldr	r2, [r3, #12]
 8002030:	4b4d      	ldr	r3, [pc, #308]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	f003 030f 	and.w	r3, r3, #15
 8002038:	429a      	cmp	r2, r3
 800203a:	d908      	bls.n	800204e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203c:	4b4a      	ldr	r3, [pc, #296]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f023 020f 	bic.w	r2, r3, #15
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	4947      	ldr	r1, [pc, #284]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 800204a:	4313      	orrs	r3, r2
 800204c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d055      	beq.n	8002106 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800205a:	4b43      	ldr	r3, [pc, #268]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	4940      	ldr	r1, [pc, #256]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002068:	4313      	orrs	r3, r2
 800206a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d107      	bne.n	8002084 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002074:	4b3c      	ldr	r3, [pc, #240]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d121      	bne.n	80020c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e0f6      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b03      	cmp	r3, #3
 800208a:	d107      	bne.n	800209c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800208c:	4b36      	ldr	r3, [pc, #216]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d115      	bne.n	80020c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e0ea      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d107      	bne.n	80020b4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80020a4:	4b30      	ldr	r3, [pc, #192]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d109      	bne.n	80020c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0de      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0d6      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020c4:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	f023 0207 	bic.w	r2, r3, #7
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	4925      	ldr	r1, [pc, #148]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020d6:	f7fe ffc5 	bl	8001064 <HAL_GetTick>
 80020da:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020dc:	e00a      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020de:	f7fe ffc1 	bl	8001064 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e0be      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 80020f6:	691b      	ldr	r3, [r3, #16]
 80020f8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	429a      	cmp	r2, r3
 8002104:	d1eb      	bne.n	80020de <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d010      	beq.n	8002134 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	4b14      	ldr	r3, [pc, #80]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	429a      	cmp	r2, r3
 8002120:	d208      	bcs.n	8002134 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002122:	4b11      	ldr	r3, [pc, #68]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	f023 020f 	bic.w	r2, r3, #15
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	490e      	ldr	r1, [pc, #56]	@ (8002168 <HAL_RCC_ClockConfig+0x244>)
 8002130:	4313      	orrs	r3, r2
 8002132:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 030f 	and.w	r3, r3, #15
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d214      	bcs.n	800216c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 020f 	bic.w	r2, r3, #15
 800214a:	4906      	ldr	r1, [pc, #24]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	4313      	orrs	r3, r2
 8002150:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002152:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <HAL_RCC_ClockConfig+0x240>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	d005      	beq.n	800216c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e086      	b.n	8002272 <HAL_RCC_ClockConfig+0x34e>
 8002164:	52002000 	.word	0x52002000
 8002168:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0304 	and.w	r3, r3, #4
 8002174:	2b00      	cmp	r3, #0
 8002176:	d010      	beq.n	800219a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691a      	ldr	r2, [r3, #16]
 800217c:	4b3f      	ldr	r3, [pc, #252]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002184:	429a      	cmp	r2, r3
 8002186:	d208      	bcs.n	800219a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002188:	4b3c      	ldr	r3, [pc, #240]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	4939      	ldr	r1, [pc, #228]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 8002196:	4313      	orrs	r3, r2
 8002198:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d010      	beq.n	80021c8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	695a      	ldr	r2, [r3, #20]
 80021aa:	4b34      	ldr	r3, [pc, #208]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d208      	bcs.n	80021c8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80021b6:	4b31      	ldr	r3, [pc, #196]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	492e      	ldr	r1, [pc, #184]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d010      	beq.n	80021f6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	699a      	ldr	r2, [r3, #24]
 80021d8:	4b28      	ldr	r3, [pc, #160]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d208      	bcs.n	80021f6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80021e4:	4b25      	ldr	r3, [pc, #148]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	4922      	ldr	r1, [pc, #136]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0320 	and.w	r3, r3, #32
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d010      	beq.n	8002224 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69da      	ldr	r2, [r3, #28]
 8002206:	4b1d      	ldr	r3, [pc, #116]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800220e:	429a      	cmp	r2, r3
 8002210:	d208      	bcs.n	8002224 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002212:	4b1a      	ldr	r3, [pc, #104]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	4917      	ldr	r1, [pc, #92]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 8002220:	4313      	orrs	r3, r2
 8002222:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002224:	f000 f834 	bl	8002290 <HAL_RCC_GetSysClockFreq>
 8002228:	4602      	mov	r2, r0
 800222a:	4b14      	ldr	r3, [pc, #80]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	0a1b      	lsrs	r3, r3, #8
 8002230:	f003 030f 	and.w	r3, r3, #15
 8002234:	4912      	ldr	r1, [pc, #72]	@ (8002280 <HAL_RCC_ClockConfig+0x35c>)
 8002236:	5ccb      	ldrb	r3, [r1, r3]
 8002238:	f003 031f 	and.w	r3, r3, #31
 800223c:	fa22 f303 	lsr.w	r3, r2, r3
 8002240:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002242:	4b0e      	ldr	r3, [pc, #56]	@ (800227c <HAL_RCC_ClockConfig+0x358>)
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	4a0d      	ldr	r2, [pc, #52]	@ (8002280 <HAL_RCC_ClockConfig+0x35c>)
 800224c:	5cd3      	ldrb	r3, [r2, r3]
 800224e:	f003 031f 	and.w	r3, r3, #31
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	fa22 f303 	lsr.w	r3, r2, r3
 8002258:	4a0a      	ldr	r2, [pc, #40]	@ (8002284 <HAL_RCC_ClockConfig+0x360>)
 800225a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800225c:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <HAL_RCC_ClockConfig+0x364>)
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002262:	4b0a      	ldr	r3, [pc, #40]	@ (800228c <HAL_RCC_ClockConfig+0x368>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe feb2 	bl	8000fd0 <HAL_InitTick>
 800226c:	4603      	mov	r3, r0
 800226e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002270:	7bfb      	ldrb	r3, [r7, #15]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	58024400 	.word	0x58024400
 8002280:	0800576c 	.word	0x0800576c
 8002284:	24000004 	.word	0x24000004
 8002288:	24000000 	.word	0x24000000
 800228c:	24000008 	.word	0x24000008

08002290 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002290:	b480      	push	{r7}
 8002292:	b089      	sub	sp, #36	@ 0x24
 8002294:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002296:	4bb3      	ldr	r3, [pc, #716]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800229e:	2b18      	cmp	r3, #24
 80022a0:	f200 8155 	bhi.w	800254e <HAL_RCC_GetSysClockFreq+0x2be>
 80022a4:	a201      	add	r2, pc, #4	@ (adr r2, 80022ac <HAL_RCC_GetSysClockFreq+0x1c>)
 80022a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022aa:	bf00      	nop
 80022ac:	08002311 	.word	0x08002311
 80022b0:	0800254f 	.word	0x0800254f
 80022b4:	0800254f 	.word	0x0800254f
 80022b8:	0800254f 	.word	0x0800254f
 80022bc:	0800254f 	.word	0x0800254f
 80022c0:	0800254f 	.word	0x0800254f
 80022c4:	0800254f 	.word	0x0800254f
 80022c8:	0800254f 	.word	0x0800254f
 80022cc:	08002337 	.word	0x08002337
 80022d0:	0800254f 	.word	0x0800254f
 80022d4:	0800254f 	.word	0x0800254f
 80022d8:	0800254f 	.word	0x0800254f
 80022dc:	0800254f 	.word	0x0800254f
 80022e0:	0800254f 	.word	0x0800254f
 80022e4:	0800254f 	.word	0x0800254f
 80022e8:	0800254f 	.word	0x0800254f
 80022ec:	0800233d 	.word	0x0800233d
 80022f0:	0800254f 	.word	0x0800254f
 80022f4:	0800254f 	.word	0x0800254f
 80022f8:	0800254f 	.word	0x0800254f
 80022fc:	0800254f 	.word	0x0800254f
 8002300:	0800254f 	.word	0x0800254f
 8002304:	0800254f 	.word	0x0800254f
 8002308:	0800254f 	.word	0x0800254f
 800230c:	08002343 	.word	0x08002343
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002310:	4b94      	ldr	r3, [pc, #592]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0320 	and.w	r3, r3, #32
 8002318:	2b00      	cmp	r3, #0
 800231a:	d009      	beq.n	8002330 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800231c:	4b91      	ldr	r3, [pc, #580]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	08db      	lsrs	r3, r3, #3
 8002322:	f003 0303 	and.w	r3, r3, #3
 8002326:	4a90      	ldr	r2, [pc, #576]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002328:	fa22 f303 	lsr.w	r3, r2, r3
 800232c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800232e:	e111      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002330:	4b8d      	ldr	r3, [pc, #564]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002332:	61bb      	str	r3, [r7, #24]
      break;
 8002334:	e10e      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002336:	4b8d      	ldr	r3, [pc, #564]	@ (800256c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002338:	61bb      	str	r3, [r7, #24]
      break;
 800233a:	e10b      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800233c:	4b8c      	ldr	r3, [pc, #560]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800233e:	61bb      	str	r3, [r7, #24]
      break;
 8002340:	e108      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002342:	4b88      	ldr	r3, [pc, #544]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800234c:	4b85      	ldr	r3, [pc, #532]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800234e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002350:	091b      	lsrs	r3, r3, #4
 8002352:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002356:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002358:	4b82      	ldr	r3, [pc, #520]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800235a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002362:	4b80      	ldr	r3, [pc, #512]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002366:	08db      	lsrs	r3, r3, #3
 8002368:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	fb02 f303 	mul.w	r3, r2, r3
 8002372:	ee07 3a90 	vmov	s15, r3
 8002376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800237a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	f000 80e1 	beq.w	8002548 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	2b02      	cmp	r3, #2
 800238a:	f000 8083 	beq.w	8002494 <HAL_RCC_GetSysClockFreq+0x204>
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	2b02      	cmp	r3, #2
 8002392:	f200 80a1 	bhi.w	80024d8 <HAL_RCC_GetSysClockFreq+0x248>
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_RCC_GetSysClockFreq+0x114>
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d056      	beq.n	8002450 <HAL_RCC_GetSysClockFreq+0x1c0>
 80023a2:	e099      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023a4:	4b6f      	ldr	r3, [pc, #444]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0320 	and.w	r3, r3, #32
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d02d      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80023b0:	4b6c      	ldr	r3, [pc, #432]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	08db      	lsrs	r3, r3, #3
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	4a6b      	ldr	r2, [pc, #428]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023bc:	fa22 f303 	lsr.w	r3, r2, r3
 80023c0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	ee07 3a90 	vmov	s15, r3
 80023c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	ee07 3a90 	vmov	s15, r3
 80023d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023da:	4b62      	ldr	r3, [pc, #392]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023e2:	ee07 3a90 	vmov	s15, r3
 80023e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80023ee:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002574 <HAL_RCC_GetSysClockFreq+0x2e4>
 80023f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80023f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80023fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002406:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800240a:	e087      	b.n	800251c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	ee07 3a90 	vmov	s15, r3
 8002412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002416:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002578 <HAL_RCC_GetSysClockFreq+0x2e8>
 800241a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800241e:	4b51      	ldr	r3, [pc, #324]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002426:	ee07 3a90 	vmov	s15, r3
 800242a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800242e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002432:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002574 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002436:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800243a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800243e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002442:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800244a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800244e:	e065      	b.n	800251c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	ee07 3a90 	vmov	s15, r3
 8002456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800245a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800257c <HAL_RCC_GetSysClockFreq+0x2ec>
 800245e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002462:	4b40      	ldr	r3, [pc, #256]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800246a:	ee07 3a90 	vmov	s15, r3
 800246e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002472:	ed97 6a02 	vldr	s12, [r7, #8]
 8002476:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002574 <HAL_RCC_GetSysClockFreq+0x2e4>
 800247a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800247e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002482:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800248a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800248e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002492:	e043      	b.n	800251c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	ee07 3a90 	vmov	s15, r3
 800249a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800249e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002580 <HAL_RCC_GetSysClockFreq+0x2f0>
 80024a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024ae:	ee07 3a90 	vmov	s15, r3
 80024b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80024ba:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002574 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80024d6:	e021      	b.n	800251c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	ee07 3a90 	vmov	s15, r3
 80024de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024e2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800257c <HAL_RCC_GetSysClockFreq+0x2ec>
 80024e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024f2:	ee07 3a90 	vmov	s15, r3
 80024f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80024fe:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002574 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002502:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002506:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800250a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800250e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002516:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800251a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800251c:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800251e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002520:	0a5b      	lsrs	r3, r3, #9
 8002522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002526:	3301      	adds	r3, #1
 8002528:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	ee07 3a90 	vmov	s15, r3
 8002530:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002534:	edd7 6a07 	vldr	s13, [r7, #28]
 8002538:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800253c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002540:	ee17 3a90 	vmov	r3, s15
 8002544:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002546:	e005      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	61bb      	str	r3, [r7, #24]
      break;
 800254c:	e002      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800254e:	4b07      	ldr	r3, [pc, #28]	@ (800256c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002550:	61bb      	str	r3, [r7, #24]
      break;
 8002552:	bf00      	nop
  }

  return sysclockfreq;
 8002554:	69bb      	ldr	r3, [r7, #24]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3724      	adds	r7, #36	@ 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	58024400 	.word	0x58024400
 8002568:	03d09000 	.word	0x03d09000
 800256c:	003d0900 	.word	0x003d0900
 8002570:	017d7840 	.word	0x017d7840
 8002574:	46000000 	.word	0x46000000
 8002578:	4c742400 	.word	0x4c742400
 800257c:	4a742400 	.word	0x4a742400
 8002580:	4bbebc20 	.word	0x4bbebc20

08002584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800258a:	f7ff fe81 	bl	8002290 <HAL_RCC_GetSysClockFreq>
 800258e:	4602      	mov	r2, r0
 8002590:	4b10      	ldr	r3, [pc, #64]	@ (80025d4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	490f      	ldr	r1, [pc, #60]	@ (80025d8 <HAL_RCC_GetHCLKFreq+0x54>)
 800259c:	5ccb      	ldrb	r3, [r1, r3]
 800259e:	f003 031f 	and.w	r3, r3, #31
 80025a2:	fa22 f303 	lsr.w	r3, r2, r3
 80025a6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80025a8:	4b0a      	ldr	r3, [pc, #40]	@ (80025d4 <HAL_RCC_GetHCLKFreq+0x50>)
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	f003 030f 	and.w	r3, r3, #15
 80025b0:	4a09      	ldr	r2, [pc, #36]	@ (80025d8 <HAL_RCC_GetHCLKFreq+0x54>)
 80025b2:	5cd3      	ldrb	r3, [r2, r3]
 80025b4:	f003 031f 	and.w	r3, r3, #31
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	fa22 f303 	lsr.w	r3, r2, r3
 80025be:	4a07      	ldr	r2, [pc, #28]	@ (80025dc <HAL_RCC_GetHCLKFreq+0x58>)
 80025c0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025c2:	4a07      	ldr	r2, [pc, #28]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80025c8:	4b04      	ldr	r3, [pc, #16]	@ (80025dc <HAL_RCC_GetHCLKFreq+0x58>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	58024400 	.word	0x58024400
 80025d8:	0800576c 	.word	0x0800576c
 80025dc:	24000004 	.word	0x24000004
 80025e0:	24000000 	.word	0x24000000

080025e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80025e8:	f7ff ffcc 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 80025ec:	4602      	mov	r2, r0
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	091b      	lsrs	r3, r3, #4
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	4904      	ldr	r1, [pc, #16]	@ (800260c <HAL_RCC_GetPCLK1Freq+0x28>)
 80025fa:	5ccb      	ldrb	r3, [r1, r3]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002604:	4618      	mov	r0, r3
 8002606:	bd80      	pop	{r7, pc}
 8002608:	58024400 	.word	0x58024400
 800260c:	0800576c 	.word	0x0800576c

08002610 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002614:	f7ff ffb6 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 8002618:	4602      	mov	r2, r0
 800261a:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <HAL_RCC_GetPCLK2Freq+0x24>)
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	0a1b      	lsrs	r3, r3, #8
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	4904      	ldr	r1, [pc, #16]	@ (8002638 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002626:	5ccb      	ldrb	r3, [r1, r3]
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002630:	4618      	mov	r0, r3
 8002632:	bd80      	pop	{r7, pc}
 8002634:	58024400 	.word	0x58024400
 8002638:	0800576c 	.word	0x0800576c

0800263c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800263c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002640:	b0ca      	sub	sp, #296	@ 0x128
 8002642:	af00      	add	r7, sp, #0
 8002644:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002648:	2300      	movs	r3, #0
 800264a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800264e:	2300      	movs	r3, #0
 8002650:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002660:	2500      	movs	r5, #0
 8002662:	ea54 0305 	orrs.w	r3, r4, r5
 8002666:	d049      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800266c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800266e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002672:	d02f      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002674:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002678:	d828      	bhi.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800267a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800267e:	d01a      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002680:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002684:	d822      	bhi.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800268a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800268e:	d007      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002690:	e01c      	b.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002692:	4bb8      	ldr	r3, [pc, #736]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002696:	4ab7      	ldr	r2, [pc, #732]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800269c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800269e:	e01a      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80026a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026a4:	3308      	adds	r3, #8
 80026a6:	2102      	movs	r1, #2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f001 fc8f 	bl	8003fcc <RCCEx_PLL2_Config>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80026b4:	e00f      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80026b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026ba:	3328      	adds	r3, #40	@ 0x28
 80026bc:	2102      	movs	r1, #2
 80026be:	4618      	mov	r0, r3
 80026c0:	f001 fd36 	bl	8004130 <RCCEx_PLL3_Config>
 80026c4:	4603      	mov	r3, r0
 80026c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80026ca:	e004      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80026d2:	e000      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80026d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80026d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10a      	bne.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80026de:	4ba5      	ldr	r3, [pc, #660]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026e2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80026e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026ec:	4aa1      	ldr	r2, [pc, #644]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026ee:	430b      	orrs	r3, r1
 80026f0:	6513      	str	r3, [r2, #80]	@ 0x50
 80026f2:	e003      	b.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80026f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80026fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002704:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002708:	f04f 0900 	mov.w	r9, #0
 800270c:	ea58 0309 	orrs.w	r3, r8, r9
 8002710:	d047      	beq.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002718:	2b04      	cmp	r3, #4
 800271a:	d82a      	bhi.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800271c:	a201      	add	r2, pc, #4	@ (adr r2, 8002724 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800271e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002722:	bf00      	nop
 8002724:	08002739 	.word	0x08002739
 8002728:	08002747 	.word	0x08002747
 800272c:	0800275d 	.word	0x0800275d
 8002730:	0800277b 	.word	0x0800277b
 8002734:	0800277b 	.word	0x0800277b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002738:	4b8e      	ldr	r3, [pc, #568]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800273a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800273c:	4a8d      	ldr	r2, [pc, #564]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800273e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002742:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002744:	e01a      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800274a:	3308      	adds	r3, #8
 800274c:	2100      	movs	r1, #0
 800274e:	4618      	mov	r0, r3
 8002750:	f001 fc3c 	bl	8003fcc <RCCEx_PLL2_Config>
 8002754:	4603      	mov	r3, r0
 8002756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800275a:	e00f      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800275c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002760:	3328      	adds	r3, #40	@ 0x28
 8002762:	2100      	movs	r1, #0
 8002764:	4618      	mov	r0, r3
 8002766:	f001 fce3 	bl	8004130 <RCCEx_PLL3_Config>
 800276a:	4603      	mov	r3, r0
 800276c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002770:	e004      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002778:	e000      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800277a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800277c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10a      	bne.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002784:	4b7b      	ldr	r3, [pc, #492]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002788:	f023 0107 	bic.w	r1, r3, #7
 800278c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002792:	4a78      	ldr	r2, [pc, #480]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002794:	430b      	orrs	r3, r1
 8002796:	6513      	str	r3, [r2, #80]	@ 0x50
 8002798:	e003      	b.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800279a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800279e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80027a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027aa:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80027ae:	f04f 0b00 	mov.w	fp, #0
 80027b2:	ea5a 030b 	orrs.w	r3, sl, fp
 80027b6:	d04c      	beq.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80027b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027c2:	d030      	beq.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80027c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027c8:	d829      	bhi.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80027ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80027cc:	d02d      	beq.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80027ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80027d0:	d825      	bhi.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80027d2:	2b80      	cmp	r3, #128	@ 0x80
 80027d4:	d018      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80027d6:	2b80      	cmp	r3, #128	@ 0x80
 80027d8:	d821      	bhi.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d002      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80027de:	2b40      	cmp	r3, #64	@ 0x40
 80027e0:	d007      	beq.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80027e2:	e01c      	b.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027e4:	4b63      	ldr	r3, [pc, #396]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e8:	4a62      	ldr	r2, [pc, #392]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80027f0:	e01c      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80027f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027f6:	3308      	adds	r3, #8
 80027f8:	2100      	movs	r1, #0
 80027fa:	4618      	mov	r0, r3
 80027fc:	f001 fbe6 	bl	8003fcc <RCCEx_PLL2_Config>
 8002800:	4603      	mov	r3, r0
 8002802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002806:	e011      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800280c:	3328      	adds	r3, #40	@ 0x28
 800280e:	2100      	movs	r1, #0
 8002810:	4618      	mov	r0, r3
 8002812:	f001 fc8d 	bl	8004130 <RCCEx_PLL3_Config>
 8002816:	4603      	mov	r3, r0
 8002818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800281c:	e006      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002824:	e002      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002826:	bf00      	nop
 8002828:	e000      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800282a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800282c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10a      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002834:	4b4f      	ldr	r3, [pc, #316]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002836:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002838:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800283c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002842:	4a4c      	ldr	r2, [pc, #304]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002844:	430b      	orrs	r3, r1
 8002846:	6513      	str	r3, [r2, #80]	@ 0x50
 8002848:	e003      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800284a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800284e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800285e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002862:	2300      	movs	r3, #0
 8002864:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002868:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800286c:	460b      	mov	r3, r1
 800286e:	4313      	orrs	r3, r2
 8002870:	d053      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002876:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800287a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800287e:	d035      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002880:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002884:	d82e      	bhi.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002886:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800288a:	d031      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800288c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002890:	d828      	bhi.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002892:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002896:	d01a      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002898:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800289c:	d822      	bhi.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80028a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80028a6:	d007      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80028a8:	e01c      	b.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028aa:	4b32      	ldr	r3, [pc, #200]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ae:	4a31      	ldr	r2, [pc, #196]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028b6:	e01c      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028bc:	3308      	adds	r3, #8
 80028be:	2100      	movs	r1, #0
 80028c0:	4618      	mov	r0, r3
 80028c2:	f001 fb83 	bl	8003fcc <RCCEx_PLL2_Config>
 80028c6:	4603      	mov	r3, r0
 80028c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80028cc:	e011      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028d2:	3328      	adds	r3, #40	@ 0x28
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f001 fc2a 	bl	8004130 <RCCEx_PLL3_Config>
 80028dc:	4603      	mov	r3, r0
 80028de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028e2:	e006      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80028ea:	e002      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80028ec:	bf00      	nop
 80028ee:	e000      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80028f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d10b      	bne.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80028fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028fe:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002906:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800290a:	4a1a      	ldr	r2, [pc, #104]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800290c:	430b      	orrs	r3, r1
 800290e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002910:	e003      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800291a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800291e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002922:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002926:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800292a:	2300      	movs	r3, #0
 800292c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002930:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002934:	460b      	mov	r3, r1
 8002936:	4313      	orrs	r3, r2
 8002938:	d056      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800293a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800293e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002942:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002946:	d038      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002948:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800294c:	d831      	bhi.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800294e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002952:	d034      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002954:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002958:	d82b      	bhi.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800295a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800295e:	d01d      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002960:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002964:	d825      	bhi.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002966:	2b00      	cmp	r3, #0
 8002968:	d006      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800296a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800296e:	d00a      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002970:	e01f      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002972:	bf00      	nop
 8002974:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002978:	4ba2      	ldr	r3, [pc, #648]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800297a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297c:	4aa1      	ldr	r2, [pc, #644]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800297e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002982:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002984:	e01c      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800298a:	3308      	adds	r3, #8
 800298c:	2100      	movs	r1, #0
 800298e:	4618      	mov	r0, r3
 8002990:	f001 fb1c 	bl	8003fcc <RCCEx_PLL2_Config>
 8002994:	4603      	mov	r3, r0
 8002996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800299a:	e011      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800299c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029a0:	3328      	adds	r3, #40	@ 0x28
 80029a2:	2100      	movs	r1, #0
 80029a4:	4618      	mov	r0, r3
 80029a6:	f001 fbc3 	bl	8004130 <RCCEx_PLL3_Config>
 80029aa:	4603      	mov	r3, r0
 80029ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029b0:	e006      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029b8:	e002      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80029ba:	bf00      	nop
 80029bc:	e000      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80029be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10b      	bne.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80029c8:	4b8e      	ldr	r3, [pc, #568]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029cc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80029d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80029d8:	4a8a      	ldr	r2, [pc, #552]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029da:	430b      	orrs	r3, r1
 80029dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80029de:	e003      	b.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80029e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80029f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80029f8:	2300      	movs	r3, #0
 80029fa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80029fe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002a02:	460b      	mov	r3, r1
 8002a04:	4313      	orrs	r3, r2
 8002a06:	d03a      	beq.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0e:	2b30      	cmp	r3, #48	@ 0x30
 8002a10:	d01f      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002a12:	2b30      	cmp	r3, #48	@ 0x30
 8002a14:	d819      	bhi.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002a16:	2b20      	cmp	r3, #32
 8002a18:	d00c      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002a1a:	2b20      	cmp	r3, #32
 8002a1c:	d815      	bhi.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d019      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002a22:	2b10      	cmp	r3, #16
 8002a24:	d111      	bne.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a26:	4b77      	ldr	r3, [pc, #476]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2a:	4a76      	ldr	r2, [pc, #472]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002a32:	e011      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a38:	3308      	adds	r3, #8
 8002a3a:	2102      	movs	r1, #2
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f001 fac5 	bl	8003fcc <RCCEx_PLL2_Config>
 8002a42:	4603      	mov	r3, r0
 8002a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002a48:	e006      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a50:	e002      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002a52:	bf00      	nop
 8002a54:	e000      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002a56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d10a      	bne.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002a60:	4b68      	ldr	r3, [pc, #416]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a64:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a6e:	4a65      	ldr	r2, [pc, #404]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a70:	430b      	orrs	r3, r1
 8002a72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a74:	e003      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a86:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002a8a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002a94:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	d051      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aa4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002aa8:	d035      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002aaa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002aae:	d82e      	bhi.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002ab0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ab4:	d031      	beq.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002ab6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002aba:	d828      	bhi.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002abc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ac0:	d01a      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002ac2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ac6:	d822      	bhi.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002acc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ad0:	d007      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002ad2:	e01c      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ad4:	4b4b      	ldr	r3, [pc, #300]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad8:	4a4a      	ldr	r2, [pc, #296]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ada:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ade:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002ae0:	e01c      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ae6:	3308      	adds	r3, #8
 8002ae8:	2100      	movs	r1, #0
 8002aea:	4618      	mov	r0, r3
 8002aec:	f001 fa6e 	bl	8003fcc <RCCEx_PLL2_Config>
 8002af0:	4603      	mov	r3, r0
 8002af2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002af6:	e011      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002afc:	3328      	adds	r3, #40	@ 0x28
 8002afe:	2100      	movs	r1, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f001 fb15 	bl	8004130 <RCCEx_PLL3_Config>
 8002b06:	4603      	mov	r3, r0
 8002b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b0c:	e006      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b14:	e002      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002b16:	bf00      	nop
 8002b18:	e000      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10a      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002b24:	4b37      	ldr	r3, [pc, #220]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b28:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b32:	4a34      	ldr	r2, [pc, #208]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b34:	430b      	orrs	r3, r1
 8002b36:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b38:	e003      	b.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002b4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b52:	2300      	movs	r3, #0
 8002b54:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002b58:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	d056      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b6c:	d033      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002b6e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b72:	d82c      	bhi.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002b74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002b78:	d02f      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002b7a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002b7e:	d826      	bhi.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002b80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002b84:	d02b      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002b86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002b8a:	d820      	bhi.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002b8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b90:	d012      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002b92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b96:	d81a      	bhi.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d022      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002b9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ba0:	d115      	bne.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ba6:	3308      	adds	r3, #8
 8002ba8:	2101      	movs	r1, #1
 8002baa:	4618      	mov	r0, r3
 8002bac:	f001 fa0e 	bl	8003fcc <RCCEx_PLL2_Config>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002bb6:	e015      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bbc:	3328      	adds	r3, #40	@ 0x28
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f001 fab5 	bl	8004130 <RCCEx_PLL3_Config>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002bcc:	e00a      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002bd4:	e006      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002bd6:	bf00      	nop
 8002bd8:	e004      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002bda:	bf00      	nop
 8002bdc:	e002      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002bde:	bf00      	nop
 8002be0:	e000      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002be2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10d      	bne.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002bec:	4b05      	ldr	r3, [pc, #20]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bf0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bfa:	4a02      	ldr	r2, [pc, #8]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bfc:	430b      	orrs	r3, r1
 8002bfe:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c00:	e006      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002c02:	bf00      	nop
 8002c04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c18:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002c1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c20:	2300      	movs	r3, #0
 8002c22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c26:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	d055      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002c38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c3c:	d033      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002c3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c42:	d82c      	bhi.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c48:	d02f      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c4e:	d826      	bhi.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002c50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002c54:	d02b      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002c56:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002c5a:	d820      	bhi.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002c5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c60:	d012      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002c62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c66:	d81a      	bhi.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d022      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002c6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c70:	d115      	bne.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c76:	3308      	adds	r3, #8
 8002c78:	2101      	movs	r1, #1
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f001 f9a6 	bl	8003fcc <RCCEx_PLL2_Config>
 8002c80:	4603      	mov	r3, r0
 8002c82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002c86:	e015      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c8c:	3328      	adds	r3, #40	@ 0x28
 8002c8e:	2101      	movs	r1, #1
 8002c90:	4618      	mov	r0, r3
 8002c92:	f001 fa4d 	bl	8004130 <RCCEx_PLL3_Config>
 8002c96:	4603      	mov	r3, r0
 8002c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002c9c:	e00a      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ca4:	e006      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002ca6:	bf00      	nop
 8002ca8:	e004      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002caa:	bf00      	nop
 8002cac:	e002      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002cae:	bf00      	nop
 8002cb0:	e000      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002cb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d10b      	bne.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002cbc:	4ba3      	ldr	r3, [pc, #652]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002ccc:	4a9f      	ldr	r2, [pc, #636]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cce:	430b      	orrs	r3, r1
 8002cd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cd2:	e003      	b.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002ce8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002cec:	2300      	movs	r3, #0
 8002cee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002cf2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	d037      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d06:	d00e      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002d08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d0c:	d816      	bhi.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d018      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002d12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d16:	d111      	bne.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d18:	4b8c      	ldr	r3, [pc, #560]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1c:	4a8b      	ldr	r2, [pc, #556]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d24:	e00f      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d2a:	3308      	adds	r3, #8
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f001 f94c 	bl	8003fcc <RCCEx_PLL2_Config>
 8002d34:	4603      	mov	r3, r0
 8002d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d3a:	e004      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d42:	e000      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002d44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10a      	bne.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002d4e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d52:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5c:	4a7b      	ldr	r2, [pc, #492]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d5e:	430b      	orrs	r3, r1
 8002d60:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d62:	e003      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d74:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002d78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002d82:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	d039      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d92:	2b03      	cmp	r3, #3
 8002d94:	d81c      	bhi.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002d96:	a201      	add	r2, pc, #4	@ (adr r2, 8002d9c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9c:	08002dd9 	.word	0x08002dd9
 8002da0:	08002dad 	.word	0x08002dad
 8002da4:	08002dbb 	.word	0x08002dbb
 8002da8:	08002dd9 	.word	0x08002dd9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dac:	4b67      	ldr	r3, [pc, #412]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db0:	4a66      	ldr	r2, [pc, #408]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002db2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002db6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002db8:	e00f      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dbe:	3308      	adds	r3, #8
 8002dc0:	2102      	movs	r1, #2
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f001 f902 	bl	8003fcc <RCCEx_PLL2_Config>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002dce:	e004      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002dd6:	e000      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002dd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10a      	bne.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002de2:	4b5a      	ldr	r3, [pc, #360]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de6:	f023 0103 	bic.w	r1, r3, #3
 8002dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df0:	4a56      	ldr	r2, [pc, #344]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002df2:	430b      	orrs	r3, r1
 8002df4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002df6:	e003      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e08:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002e0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e10:	2300      	movs	r3, #0
 8002e12:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e16:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f000 809f 	beq.w	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e22:	4b4b      	ldr	r3, [pc, #300]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a4a      	ldr	r2, [pc, #296]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e2e:	f7fe f919 	bl	8001064 <HAL_GetTick>
 8002e32:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e36:	e00b      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e38:	f7fe f914 	bl	8001064 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b64      	cmp	r3, #100	@ 0x64
 8002e46:	d903      	bls.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e4e:	e005      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e50:	4b3f      	ldr	r3, [pc, #252]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0ed      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002e5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d179      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002e64:	4b39      	ldr	r3, [pc, #228]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e66:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e70:	4053      	eors	r3, r2
 8002e72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d015      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e7a:	4b34      	ldr	r3, [pc, #208]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e82:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e86:	4b31      	ldr	r3, [pc, #196]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e8a:	4a30      	ldr	r2, [pc, #192]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e90:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e92:	4b2e      	ldr	r3, [pc, #184]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e96:	4a2d      	ldr	r2, [pc, #180]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e9c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002e9e:	4a2b      	ldr	r2, [pc, #172]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ea0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ea4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eaa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eb2:	d118      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb4:	f7fe f8d6 	bl	8001064 <HAL_GetTick>
 8002eb8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ebc:	e00d      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ebe:	f7fe f8d1 	bl	8001064 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002ec8:	1ad2      	subs	r2, r2, r3
 8002eca:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d903      	bls.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002ed8:	e005      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002eda:	4b1c      	ldr	r3, [pc, #112]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0eb      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002ee6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d129      	bne.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ef2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002ef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002efa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002efe:	d10e      	bne.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002f00:	4b12      	ldr	r3, [pc, #72]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f0c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f10:	091a      	lsrs	r2, r3, #4
 8002f12:	4b10      	ldr	r3, [pc, #64]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8002f14:	4013      	ands	r3, r2
 8002f16:	4a0d      	ldr	r2, [pc, #52]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6113      	str	r3, [r2, #16]
 8002f1c:	e005      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8002f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	4a0a      	ldr	r2, [pc, #40]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f24:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f28:	6113      	str	r3, [r2, #16]
 8002f2a:	4b08      	ldr	r3, [pc, #32]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f2c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f32:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f3a:	4a04      	ldr	r2, [pc, #16]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f3c:	430b      	orrs	r3, r1
 8002f3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f40:	e00e      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8002f4a:	e009      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002f4c:	58024400 	.word	0x58024400
 8002f50:	58024800 	.word	0x58024800
 8002f54:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f68:	f002 0301 	and.w	r3, r2, #1
 8002f6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f70:	2300      	movs	r3, #0
 8002f72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002f76:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	f000 8089 	beq.w	8003094 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f88:	2b28      	cmp	r3, #40	@ 0x28
 8002f8a:	d86b      	bhi.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8002f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f94 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f92:	bf00      	nop
 8002f94:	0800306d 	.word	0x0800306d
 8002f98:	08003065 	.word	0x08003065
 8002f9c:	08003065 	.word	0x08003065
 8002fa0:	08003065 	.word	0x08003065
 8002fa4:	08003065 	.word	0x08003065
 8002fa8:	08003065 	.word	0x08003065
 8002fac:	08003065 	.word	0x08003065
 8002fb0:	08003065 	.word	0x08003065
 8002fb4:	08003039 	.word	0x08003039
 8002fb8:	08003065 	.word	0x08003065
 8002fbc:	08003065 	.word	0x08003065
 8002fc0:	08003065 	.word	0x08003065
 8002fc4:	08003065 	.word	0x08003065
 8002fc8:	08003065 	.word	0x08003065
 8002fcc:	08003065 	.word	0x08003065
 8002fd0:	08003065 	.word	0x08003065
 8002fd4:	0800304f 	.word	0x0800304f
 8002fd8:	08003065 	.word	0x08003065
 8002fdc:	08003065 	.word	0x08003065
 8002fe0:	08003065 	.word	0x08003065
 8002fe4:	08003065 	.word	0x08003065
 8002fe8:	08003065 	.word	0x08003065
 8002fec:	08003065 	.word	0x08003065
 8002ff0:	08003065 	.word	0x08003065
 8002ff4:	0800306d 	.word	0x0800306d
 8002ff8:	08003065 	.word	0x08003065
 8002ffc:	08003065 	.word	0x08003065
 8003000:	08003065 	.word	0x08003065
 8003004:	08003065 	.word	0x08003065
 8003008:	08003065 	.word	0x08003065
 800300c:	08003065 	.word	0x08003065
 8003010:	08003065 	.word	0x08003065
 8003014:	0800306d 	.word	0x0800306d
 8003018:	08003065 	.word	0x08003065
 800301c:	08003065 	.word	0x08003065
 8003020:	08003065 	.word	0x08003065
 8003024:	08003065 	.word	0x08003065
 8003028:	08003065 	.word	0x08003065
 800302c:	08003065 	.word	0x08003065
 8003030:	08003065 	.word	0x08003065
 8003034:	0800306d 	.word	0x0800306d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800303c:	3308      	adds	r3, #8
 800303e:	2101      	movs	r1, #1
 8003040:	4618      	mov	r0, r3
 8003042:	f000 ffc3 	bl	8003fcc <RCCEx_PLL2_Config>
 8003046:	4603      	mov	r3, r0
 8003048:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800304c:	e00f      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800304e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003052:	3328      	adds	r3, #40	@ 0x28
 8003054:	2101      	movs	r1, #1
 8003056:	4618      	mov	r0, r3
 8003058:	f001 f86a 	bl	8004130 <RCCEx_PLL3_Config>
 800305c:	4603      	mov	r3, r0
 800305e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003062:	e004      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800306a:	e000      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800306c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800306e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10a      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003076:	4bbf      	ldr	r3, [pc, #764]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800307e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003082:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003084:	4abb      	ldr	r2, [pc, #748]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003086:	430b      	orrs	r3, r1
 8003088:	6553      	str	r3, [r2, #84]	@ 0x54
 800308a:	e003      	b.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800308c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003090:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309c:	f002 0302 	and.w	r3, r2, #2
 80030a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030a4:	2300      	movs	r3, #0
 80030a6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80030aa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80030ae:	460b      	mov	r3, r1
 80030b0:	4313      	orrs	r3, r2
 80030b2:	d041      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80030b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030ba:	2b05      	cmp	r3, #5
 80030bc:	d824      	bhi.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80030be:	a201      	add	r2, pc, #4	@ (adr r2, 80030c4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80030c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c4:	08003111 	.word	0x08003111
 80030c8:	080030dd 	.word	0x080030dd
 80030cc:	080030f3 	.word	0x080030f3
 80030d0:	08003111 	.word	0x08003111
 80030d4:	08003111 	.word	0x08003111
 80030d8:	08003111 	.word	0x08003111
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e0:	3308      	adds	r3, #8
 80030e2:	2101      	movs	r1, #1
 80030e4:	4618      	mov	r0, r3
 80030e6:	f000 ff71 	bl	8003fcc <RCCEx_PLL2_Config>
 80030ea:	4603      	mov	r3, r0
 80030ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80030f0:	e00f      	b.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030f6:	3328      	adds	r3, #40	@ 0x28
 80030f8:	2101      	movs	r1, #1
 80030fa:	4618      	mov	r0, r3
 80030fc:	f001 f818 	bl	8004130 <RCCEx_PLL3_Config>
 8003100:	4603      	mov	r3, r0
 8003102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003106:	e004      	b.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800310e:	e000      	b.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003110:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10a      	bne.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800311a:	4b96      	ldr	r3, [pc, #600]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800311c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311e:	f023 0107 	bic.w	r1, r3, #7
 8003122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003126:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003128:	4a92      	ldr	r2, [pc, #584]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800312a:	430b      	orrs	r3, r1
 800312c:	6553      	str	r3, [r2, #84]	@ 0x54
 800312e:	e003      	b.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003130:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003134:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800313c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003140:	f002 0304 	and.w	r3, r2, #4
 8003144:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003148:	2300      	movs	r3, #0
 800314a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800314e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003152:	460b      	mov	r3, r1
 8003154:	4313      	orrs	r3, r2
 8003156:	d044      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800315c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003160:	2b05      	cmp	r3, #5
 8003162:	d825      	bhi.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003164:	a201      	add	r2, pc, #4	@ (adr r2, 800316c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316a:	bf00      	nop
 800316c:	080031b9 	.word	0x080031b9
 8003170:	08003185 	.word	0x08003185
 8003174:	0800319b 	.word	0x0800319b
 8003178:	080031b9 	.word	0x080031b9
 800317c:	080031b9 	.word	0x080031b9
 8003180:	080031b9 	.word	0x080031b9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003188:	3308      	adds	r3, #8
 800318a:	2101      	movs	r1, #1
 800318c:	4618      	mov	r0, r3
 800318e:	f000 ff1d 	bl	8003fcc <RCCEx_PLL2_Config>
 8003192:	4603      	mov	r3, r0
 8003194:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003198:	e00f      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800319a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800319e:	3328      	adds	r3, #40	@ 0x28
 80031a0:	2101      	movs	r1, #1
 80031a2:	4618      	mov	r0, r3
 80031a4:	f000 ffc4 	bl	8004130 <RCCEx_PLL3_Config>
 80031a8:	4603      	mov	r3, r0
 80031aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80031ae:	e004      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031b6:	e000      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80031b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10b      	bne.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031c2:	4b6c      	ldr	r3, [pc, #432]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c6:	f023 0107 	bic.w	r1, r3, #7
 80031ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031d2:	4a68      	ldr	r2, [pc, #416]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031d4:	430b      	orrs	r3, r1
 80031d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80031d8:	e003      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ea:	f002 0320 	and.w	r3, r2, #32
 80031ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031f2:	2300      	movs	r3, #0
 80031f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80031f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031fc:	460b      	mov	r3, r1
 80031fe:	4313      	orrs	r3, r2
 8003200:	d055      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800320a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800320e:	d033      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003210:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003214:	d82c      	bhi.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800321a:	d02f      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800321c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003220:	d826      	bhi.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003222:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003226:	d02b      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003228:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800322c:	d820      	bhi.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800322e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003232:	d012      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003234:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003238:	d81a      	bhi.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800323a:	2b00      	cmp	r3, #0
 800323c:	d022      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800323e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003242:	d115      	bne.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003248:	3308      	adds	r3, #8
 800324a:	2100      	movs	r1, #0
 800324c:	4618      	mov	r0, r3
 800324e:	f000 febd 	bl	8003fcc <RCCEx_PLL2_Config>
 8003252:	4603      	mov	r3, r0
 8003254:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003258:	e015      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800325a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800325e:	3328      	adds	r3, #40	@ 0x28
 8003260:	2102      	movs	r1, #2
 8003262:	4618      	mov	r0, r3
 8003264:	f000 ff64 	bl	8004130 <RCCEx_PLL3_Config>
 8003268:	4603      	mov	r3, r0
 800326a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800326e:	e00a      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003276:	e006      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003278:	bf00      	nop
 800327a:	e004      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800327c:	bf00      	nop
 800327e:	e002      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003280:	bf00      	nop
 8003282:	e000      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003284:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10b      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800328e:	4b39      	ldr	r3, [pc, #228]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003292:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800329a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800329e:	4a35      	ldr	r2, [pc, #212]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032a0:	430b      	orrs	r3, r1
 80032a2:	6553      	str	r3, [r2, #84]	@ 0x54
 80032a4:	e003      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80032ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80032ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032be:	2300      	movs	r3, #0
 80032c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80032c4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4313      	orrs	r3, r2
 80032cc:	d058      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80032ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032d6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80032da:	d033      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80032dc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80032e0:	d82c      	bhi.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80032e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032e6:	d02f      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80032e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ec:	d826      	bhi.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80032ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032f2:	d02b      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80032f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032f8:	d820      	bhi.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80032fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032fe:	d012      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003300:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003304:	d81a      	bhi.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003306:	2b00      	cmp	r3, #0
 8003308:	d022      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800330a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800330e:	d115      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003314:	3308      	adds	r3, #8
 8003316:	2100      	movs	r1, #0
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fe57 	bl	8003fcc <RCCEx_PLL2_Config>
 800331e:	4603      	mov	r3, r0
 8003320:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003324:	e015      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800332a:	3328      	adds	r3, #40	@ 0x28
 800332c:	2102      	movs	r1, #2
 800332e:	4618      	mov	r0, r3
 8003330:	f000 fefe 	bl	8004130 <RCCEx_PLL3_Config>
 8003334:	4603      	mov	r3, r0
 8003336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800333a:	e00a      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003342:	e006      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003344:	bf00      	nop
 8003346:	e004      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003348:	bf00      	nop
 800334a:	e002      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800334c:	bf00      	nop
 800334e:	e000      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003350:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10e      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800335a:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800335c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800335e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003366:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800336a:	4a02      	ldr	r2, [pc, #8]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800336c:	430b      	orrs	r3, r1
 800336e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003370:	e006      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003372:	bf00      	nop
 8003374:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800337c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003388:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800338c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003390:	2300      	movs	r3, #0
 8003392:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003396:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800339a:	460b      	mov	r3, r1
 800339c:	4313      	orrs	r3, r2
 800339e:	d055      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80033a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80033a8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80033ac:	d033      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80033ae:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80033b2:	d82c      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80033b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033b8:	d02f      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80033ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033be:	d826      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80033c0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80033c4:	d02b      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80033c6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80033ca:	d820      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80033cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033d0:	d012      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80033d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033d6:	d81a      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d022      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80033dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033e0:	d115      	bne.n	800340e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e6:	3308      	adds	r3, #8
 80033e8:	2100      	movs	r1, #0
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 fdee 	bl	8003fcc <RCCEx_PLL2_Config>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80033f6:	e015      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fc:	3328      	adds	r3, #40	@ 0x28
 80033fe:	2102      	movs	r1, #2
 8003400:	4618      	mov	r0, r3
 8003402:	f000 fe95 	bl	8004130 <RCCEx_PLL3_Config>
 8003406:	4603      	mov	r3, r0
 8003408:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800340c:	e00a      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003414:	e006      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003416:	bf00      	nop
 8003418:	e004      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800341a:	bf00      	nop
 800341c:	e002      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800341e:	bf00      	nop
 8003420:	e000      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003422:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10b      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800342c:	4ba1      	ldr	r3, [pc, #644]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800342e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003430:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003438:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800343c:	4a9d      	ldr	r2, [pc, #628]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800343e:	430b      	orrs	r3, r1
 8003440:	6593      	str	r3, [r2, #88]	@ 0x58
 8003442:	e003      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003448:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800344c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003454:	f002 0308 	and.w	r3, r2, #8
 8003458:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800345c:	2300      	movs	r3, #0
 800345e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003462:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003466:	460b      	mov	r3, r1
 8003468:	4313      	orrs	r3, r2
 800346a:	d01e      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800346c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003474:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003478:	d10c      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800347a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347e:	3328      	adds	r3, #40	@ 0x28
 8003480:	2102      	movs	r1, #2
 8003482:	4618      	mov	r0, r3
 8003484:	f000 fe54 	bl	8004130 <RCCEx_PLL3_Config>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d002      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003494:	4b87      	ldr	r3, [pc, #540]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003498:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800349c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034a4:	4a83      	ldr	r2, [pc, #524]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034a6:	430b      	orrs	r3, r1
 80034a8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b2:	f002 0310 	and.w	r3, r2, #16
 80034b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034ba:	2300      	movs	r3, #0
 80034bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80034c0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80034c4:	460b      	mov	r3, r1
 80034c6:	4313      	orrs	r3, r2
 80034c8:	d01e      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80034ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034d6:	d10c      	bne.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80034d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034dc:	3328      	adds	r3, #40	@ 0x28
 80034de:	2102      	movs	r1, #2
 80034e0:	4618      	mov	r0, r3
 80034e2:	f000 fe25 	bl	8004130 <RCCEx_PLL3_Config>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d002      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80034f2:	4b70      	ldr	r3, [pc, #448]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003502:	4a6c      	ldr	r2, [pc, #432]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003504:	430b      	orrs	r3, r1
 8003506:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003510:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003514:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003518:	2300      	movs	r3, #0
 800351a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800351e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003522:	460b      	mov	r3, r1
 8003524:	4313      	orrs	r3, r2
 8003526:	d03e      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003530:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003534:	d022      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003536:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800353a:	d81b      	bhi.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003544:	d00b      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003546:	e015      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354c:	3308      	adds	r3, #8
 800354e:	2100      	movs	r1, #0
 8003550:	4618      	mov	r0, r3
 8003552:	f000 fd3b 	bl	8003fcc <RCCEx_PLL2_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800355c:	e00f      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800355e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003562:	3328      	adds	r3, #40	@ 0x28
 8003564:	2102      	movs	r1, #2
 8003566:	4618      	mov	r0, r3
 8003568:	f000 fde2 	bl	8004130 <RCCEx_PLL3_Config>
 800356c:	4603      	mov	r3, r0
 800356e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003572:	e004      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800357a:	e000      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800357c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800357e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10b      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003586:	4b4b      	ldr	r3, [pc, #300]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800358e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003592:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003596:	4a47      	ldr	r2, [pc, #284]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003598:	430b      	orrs	r3, r1
 800359a:	6593      	str	r3, [r2, #88]	@ 0x58
 800359c:	e003      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800359e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ae:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80035b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035b4:	2300      	movs	r3, #0
 80035b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035b8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80035bc:	460b      	mov	r3, r1
 80035be:	4313      	orrs	r3, r2
 80035c0:	d03b      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80035c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035ce:	d01f      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80035d0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035d4:	d818      	bhi.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80035d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035da:	d003      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80035dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035e0:	d007      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80035e2:	e011      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035e4:	4b33      	ldr	r3, [pc, #204]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e8:	4a32      	ldr	r2, [pc, #200]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80035f0:	e00f      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f6:	3328      	adds	r3, #40	@ 0x28
 80035f8:	2101      	movs	r1, #1
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 fd98 	bl	8004130 <RCCEx_PLL3_Config>
 8003600:	4603      	mov	r3, r0
 8003602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003606:	e004      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800360e:	e000      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003610:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10b      	bne.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800361a:	4b26      	ldr	r3, [pc, #152]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800361c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800362a:	4a22      	ldr	r2, [pc, #136]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800362c:	430b      	orrs	r3, r1
 800362e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003630:	e003      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003636:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800363a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003642:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003646:	673b      	str	r3, [r7, #112]	@ 0x70
 8003648:	2300      	movs	r3, #0
 800364a:	677b      	str	r3, [r7, #116]	@ 0x74
 800364c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003650:	460b      	mov	r3, r1
 8003652:	4313      	orrs	r3, r2
 8003654:	d034      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800365a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003664:	d007      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003666:	e011      	b.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003668:	4b12      	ldr	r3, [pc, #72]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800366a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800366c:	4a11      	ldr	r2, [pc, #68]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800366e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003672:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003674:	e00e      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367a:	3308      	adds	r3, #8
 800367c:	2102      	movs	r1, #2
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fca4 	bl	8003fcc <RCCEx_PLL2_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800368a:	e003      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10d      	bne.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800369c:	4b05      	ldr	r3, [pc, #20]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800369e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80036a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036aa:	4a02      	ldr	r2, [pc, #8]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036ac:	430b      	orrs	r3, r1
 80036ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036b0:	e006      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80036b2:	bf00      	nop
 80036b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80036c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80036cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036ce:	2300      	movs	r3, #0
 80036d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80036d2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80036d6:	460b      	mov	r3, r1
 80036d8:	4313      	orrs	r3, r2
 80036da:	d00c      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80036dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e0:	3328      	adds	r3, #40	@ 0x28
 80036e2:	2102      	movs	r1, #2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f000 fd23 	bl	8004130 <RCCEx_PLL3_Config>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d002      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80036f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003702:	663b      	str	r3, [r7, #96]	@ 0x60
 8003704:	2300      	movs	r3, #0
 8003706:	667b      	str	r3, [r7, #100]	@ 0x64
 8003708:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800370c:	460b      	mov	r3, r1
 800370e:	4313      	orrs	r3, r2
 8003710:	d038      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800371a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800371e:	d018      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003720:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003724:	d811      	bhi.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003726:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800372a:	d014      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800372c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003730:	d80b      	bhi.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003732:	2b00      	cmp	r3, #0
 8003734:	d011      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800373a:	d106      	bne.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800373c:	4bc3      	ldr	r3, [pc, #780]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800373e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003740:	4ac2      	ldr	r2, [pc, #776]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003742:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003746:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003748:	e008      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003750:	e004      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003752:	bf00      	nop
 8003754:	e002      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003756:	bf00      	nop
 8003758:	e000      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800375a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800375c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10b      	bne.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003764:	4bb9      	ldr	r3, [pc, #740]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003768:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800376c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003774:	4ab5      	ldr	r2, [pc, #724]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003776:	430b      	orrs	r3, r1
 8003778:	6553      	str	r3, [r2, #84]	@ 0x54
 800377a:	e003      	b.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003780:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003790:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003792:	2300      	movs	r3, #0
 8003794:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003796:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800379a:	460b      	mov	r3, r1
 800379c:	4313      	orrs	r3, r2
 800379e:	d009      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037a0:	4baa      	ldr	r3, [pc, #680]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037a4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80037a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ae:	4aa7      	ldr	r2, [pc, #668]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037b0:	430b      	orrs	r3, r1
 80037b2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80037b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80037c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80037c2:	2300      	movs	r3, #0
 80037c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80037c6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80037ca:	460b      	mov	r3, r1
 80037cc:	4313      	orrs	r3, r2
 80037ce:	d00a      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80037d0:	4b9e      	ldr	r3, [pc, #632]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80037d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037dc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80037e0:	4a9a      	ldr	r2, [pc, #616]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037e2:	430b      	orrs	r3, r1
 80037e4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ee:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80037f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037f4:	2300      	movs	r3, #0
 80037f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037f8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80037fc:	460b      	mov	r3, r1
 80037fe:	4313      	orrs	r3, r2
 8003800:	d009      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003802:	4b92      	ldr	r3, [pc, #584]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003806:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800380a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003810:	4a8e      	ldr	r2, [pc, #568]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003812:	430b      	orrs	r3, r1
 8003814:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003822:	643b      	str	r3, [r7, #64]	@ 0x40
 8003824:	2300      	movs	r3, #0
 8003826:	647b      	str	r3, [r7, #68]	@ 0x44
 8003828:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800382c:	460b      	mov	r3, r1
 800382e:	4313      	orrs	r3, r2
 8003830:	d00e      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003832:	4b86      	ldr	r3, [pc, #536]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	4a85      	ldr	r2, [pc, #532]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003838:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800383c:	6113      	str	r3, [r2, #16]
 800383e:	4b83      	ldr	r3, [pc, #524]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003840:	6919      	ldr	r1, [r3, #16]
 8003842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003846:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800384a:	4a80      	ldr	r2, [pc, #512]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800384c:	430b      	orrs	r3, r1
 800384e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003858:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800385c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800385e:	2300      	movs	r3, #0
 8003860:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003862:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003866:	460b      	mov	r3, r1
 8003868:	4313      	orrs	r3, r2
 800386a:	d009      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800386c:	4b77      	ldr	r3, [pc, #476]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800386e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003870:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800387a:	4a74      	ldr	r2, [pc, #464]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800387c:	430b      	orrs	r3, r1
 800387e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003888:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800388c:	633b      	str	r3, [r7, #48]	@ 0x30
 800388e:	2300      	movs	r3, #0
 8003890:	637b      	str	r3, [r7, #52]	@ 0x34
 8003892:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003896:	460b      	mov	r3, r1
 8003898:	4313      	orrs	r3, r2
 800389a:	d00a      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800389c:	4b6b      	ldr	r3, [pc, #428]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800389e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80038a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038ac:	4a67      	ldr	r2, [pc, #412]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038ae:	430b      	orrs	r3, r1
 80038b0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80038b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ba:	2100      	movs	r1, #0
 80038bc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038c4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80038c8:	460b      	mov	r3, r1
 80038ca:	4313      	orrs	r3, r2
 80038cc:	d011      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d2:	3308      	adds	r3, #8
 80038d4:	2100      	movs	r1, #0
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 fb78 	bl	8003fcc <RCCEx_PLL2_Config>
 80038dc:	4603      	mov	r3, r0
 80038de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80038e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80038f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fa:	2100      	movs	r1, #0
 80038fc:	6239      	str	r1, [r7, #32]
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	627b      	str	r3, [r7, #36]	@ 0x24
 8003904:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003908:	460b      	mov	r3, r1
 800390a:	4313      	orrs	r3, r2
 800390c:	d011      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	3308      	adds	r3, #8
 8003914:	2101      	movs	r1, #1
 8003916:	4618      	mov	r0, r3
 8003918:	f000 fb58 	bl	8003fcc <RCCEx_PLL2_Config>
 800391c:	4603      	mov	r3, r0
 800391e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800392a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800392e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393a:	2100      	movs	r1, #0
 800393c:	61b9      	str	r1, [r7, #24]
 800393e:	f003 0304 	and.w	r3, r3, #4
 8003942:	61fb      	str	r3, [r7, #28]
 8003944:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003948:	460b      	mov	r3, r1
 800394a:	4313      	orrs	r3, r2
 800394c:	d011      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800394e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003952:	3308      	adds	r3, #8
 8003954:	2102      	movs	r1, #2
 8003956:	4618      	mov	r0, r3
 8003958:	f000 fb38 	bl	8003fcc <RCCEx_PLL2_Config>
 800395c:	4603      	mov	r3, r0
 800395e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800396a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800396e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397a:	2100      	movs	r1, #0
 800397c:	6139      	str	r1, [r7, #16]
 800397e:	f003 0308 	and.w	r3, r3, #8
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003988:	460b      	mov	r3, r1
 800398a:	4313      	orrs	r3, r2
 800398c:	d011      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800398e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003992:	3328      	adds	r3, #40	@ 0x28
 8003994:	2100      	movs	r1, #0
 8003996:	4618      	mov	r0, r3
 8003998:	f000 fbca 	bl	8004130 <RCCEx_PLL3_Config>
 800399c:	4603      	mov	r3, r0
 800399e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80039a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80039b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ba:	2100      	movs	r1, #0
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	f003 0310 	and.w	r3, r3, #16
 80039c2:	60fb      	str	r3, [r7, #12]
 80039c4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80039c8:	460b      	mov	r3, r1
 80039ca:	4313      	orrs	r3, r2
 80039cc:	d011      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d2:	3328      	adds	r3, #40	@ 0x28
 80039d4:	2101      	movs	r1, #1
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 fbaa 	bl	8004130 <RCCEx_PLL3_Config>
 80039dc:	4603      	mov	r3, r0
 80039de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80039e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80039f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fa:	2100      	movs	r1, #0
 80039fc:	6039      	str	r1, [r7, #0]
 80039fe:	f003 0320 	and.w	r3, r3, #32
 8003a02:	607b      	str	r3, [r7, #4]
 8003a04:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	d011      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a12:	3328      	adds	r3, #40	@ 0x28
 8003a14:	2102      	movs	r1, #2
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fb8a 	bl	8004130 <RCCEx_PLL3_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003a32:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	e000      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003a46:	46bd      	mov	sp, r7
 8003a48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a4c:	58024400 	.word	0x58024400

08003a50 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003a54:	f7fe fd96 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	4b06      	ldr	r3, [pc, #24]	@ (8003a74 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	091b      	lsrs	r3, r3, #4
 8003a60:	f003 0307 	and.w	r3, r3, #7
 8003a64:	4904      	ldr	r1, [pc, #16]	@ (8003a78 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003a66:	5ccb      	ldrb	r3, [r1, r3]
 8003a68:	f003 031f 	and.w	r3, r3, #31
 8003a6c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	58024400 	.word	0x58024400
 8003a78:	0800576c 	.word	0x0800576c

08003a7c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b089      	sub	sp, #36	@ 0x24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a84:	4ba1      	ldr	r3, [pc, #644]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a88:	f003 0303 	and.w	r3, r3, #3
 8003a8c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003a8e:	4b9f      	ldr	r3, [pc, #636]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a92:	0b1b      	lsrs	r3, r3, #12
 8003a94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a98:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003a9a:	4b9c      	ldr	r3, [pc, #624]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9e:	091b      	lsrs	r3, r3, #4
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003aa6:	4b99      	ldr	r3, [pc, #612]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aaa:	08db      	lsrs	r3, r3, #3
 8003aac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	fb02 f303 	mul.w	r3, r2, r3
 8003ab6:	ee07 3a90 	vmov	s15, r3
 8003aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003abe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f000 8111 	beq.w	8003cec <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	f000 8083 	beq.w	8003bd8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	f200 80a1 	bhi.w	8003c1c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d056      	beq.n	8003b94 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003ae6:	e099      	b.n	8003c1c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ae8:	4b88      	ldr	r3, [pc, #544]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0320 	and.w	r3, r3, #32
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d02d      	beq.n	8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003af4:	4b85      	ldr	r3, [pc, #532]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	08db      	lsrs	r3, r3, #3
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	4a84      	ldr	r2, [pc, #528]	@ (8003d10 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003b00:	fa22 f303 	lsr.w	r3, r2, r3
 8003b04:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	ee07 3a90 	vmov	s15, r3
 8003b0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	ee07 3a90 	vmov	s15, r3
 8003b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b1e:	4b7b      	ldr	r3, [pc, #492]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b26:	ee07 3a90 	vmov	s15, r3
 8003b2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b32:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003d14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b4a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003b4e:	e087      	b.n	8003c60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	ee07 3a90 	vmov	s15, r3
 8003b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b5a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003d18 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b62:	4b6a      	ldr	r3, [pc, #424]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b6a:	ee07 3a90 	vmov	s15, r3
 8003b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b72:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b76:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003d14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b92:	e065      	b.n	8003c60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	ee07 3a90 	vmov	s15, r3
 8003b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b9e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003d1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ba6:	4b59      	ldr	r3, [pc, #356]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bae:	ee07 3a90 	vmov	s15, r3
 8003bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003d14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bd6:	e043      	b.n	8003c60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	ee07 3a90 	vmov	s15, r3
 8003bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003be2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003d20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bea:	4b48      	ldr	r3, [pc, #288]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bf2:	ee07 3a90 	vmov	s15, r3
 8003bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bfe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003d14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c1a:	e021      	b.n	8003c60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	ee07 3a90 	vmov	s15, r3
 8003c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c26:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003d1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c2e:	4b37      	ldr	r3, [pc, #220]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c36:	ee07 3a90 	vmov	s15, r3
 8003c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c42:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003d14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c5e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003c60:	4b2a      	ldr	r3, [pc, #168]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c64:	0a5b      	lsrs	r3, r3, #9
 8003c66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c6a:	ee07 3a90 	vmov	s15, r3
 8003c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c86:	ee17 2a90 	vmov	r2, s15
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c92:	0c1b      	lsrs	r3, r3, #16
 8003c94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c98:	ee07 3a90 	vmov	s15, r3
 8003c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ca0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003ca4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ca8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cb4:	ee17 2a90 	vmov	r2, s15
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003cbc:	4b13      	ldr	r3, [pc, #76]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc0:	0e1b      	lsrs	r3, r3, #24
 8003cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cc6:	ee07 3a90 	vmov	s15, r3
 8003cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003cd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003cd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ce2:	ee17 2a90 	vmov	r2, s15
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003cea:	e008      	b.n	8003cfe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	609a      	str	r2, [r3, #8]
}
 8003cfe:	bf00      	nop
 8003d00:	3724      	adds	r7, #36	@ 0x24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	58024400 	.word	0x58024400
 8003d10:	03d09000 	.word	0x03d09000
 8003d14:	46000000 	.word	0x46000000
 8003d18:	4c742400 	.word	0x4c742400
 8003d1c:	4a742400 	.word	0x4a742400
 8003d20:	4bbebc20 	.word	0x4bbebc20

08003d24 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b089      	sub	sp, #36	@ 0x24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d2c:	4ba1      	ldr	r3, [pc, #644]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	f003 0303 	and.w	r3, r3, #3
 8003d34:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003d36:	4b9f      	ldr	r3, [pc, #636]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3a:	0d1b      	lsrs	r3, r3, #20
 8003d3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d40:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003d42:	4b9c      	ldr	r3, [pc, #624]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d46:	0a1b      	lsrs	r3, r3, #8
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003d4e:	4b99      	ldr	r3, [pc, #612]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d52:	08db      	lsrs	r3, r3, #3
 8003d54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	fb02 f303 	mul.w	r3, r2, r3
 8003d5e:	ee07 3a90 	vmov	s15, r3
 8003d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d66:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 8111 	beq.w	8003f94 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	f000 8083 	beq.w	8003e80 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	f200 80a1 	bhi.w	8003ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d003      	beq.n	8003d90 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d056      	beq.n	8003e3c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003d8e:	e099      	b.n	8003ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d90:	4b88      	ldr	r3, [pc, #544]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0320 	and.w	r3, r3, #32
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d02d      	beq.n	8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d9c:	4b85      	ldr	r3, [pc, #532]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	08db      	lsrs	r3, r3, #3
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	4a84      	ldr	r2, [pc, #528]	@ (8003fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003da8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dac:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	ee07 3a90 	vmov	s15, r3
 8003db4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	ee07 3a90 	vmov	s15, r3
 8003dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dc6:	4b7b      	ldr	r3, [pc, #492]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dce:	ee07 3a90 	vmov	s15, r3
 8003dd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dda:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003fbc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003dde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003de2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003de6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003df2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003df6:	e087      	b.n	8003f08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	ee07 3a90 	vmov	s15, r3
 8003dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e02:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e0a:	4b6a      	ldr	r3, [pc, #424]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e12:	ee07 3a90 	vmov	s15, r3
 8003e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e1e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003fbc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e3a:	e065      	b.n	8003f08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	ee07 3a90 	vmov	s15, r3
 8003e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e46:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003fc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e4e:	4b59      	ldr	r3, [pc, #356]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e56:	ee07 3a90 	vmov	s15, r3
 8003e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e62:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003fbc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e7e:	e043      	b.n	8003f08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	ee07 3a90 	vmov	s15, r3
 8003e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e8a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003fc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e92:	4b48      	ldr	r3, [pc, #288]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e9a:	ee07 3a90 	vmov	s15, r3
 8003e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ea2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ea6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003fbc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ebe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ec2:	e021      	b.n	8003f08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	ee07 3a90 	vmov	s15, r3
 8003eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ece:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003fc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ed6:	4b37      	ldr	r3, [pc, #220]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ede:	ee07 3a90 	vmov	s15, r3
 8003ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003eea:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003fbc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f06:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003f08:	4b2a      	ldr	r3, [pc, #168]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0c:	0a5b      	lsrs	r3, r3, #9
 8003f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f12:	ee07 3a90 	vmov	s15, r3
 8003f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f22:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f2e:	ee17 2a90 	vmov	r2, s15
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003f36:	4b1f      	ldr	r3, [pc, #124]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3a:	0c1b      	lsrs	r3, r3, #16
 8003f3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f40:	ee07 3a90 	vmov	s15, r3
 8003f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f50:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f5c:	ee17 2a90 	vmov	r2, s15
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003f64:	4b13      	ldr	r3, [pc, #76]	@ (8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f68:	0e1b      	lsrs	r3, r3, #24
 8003f6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f6e:	ee07 3a90 	vmov	s15, r3
 8003f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f8a:	ee17 2a90 	vmov	r2, s15
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003f92:	e008      	b.n	8003fa6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	609a      	str	r2, [r3, #8]
}
 8003fa6:	bf00      	nop
 8003fa8:	3724      	adds	r7, #36	@ 0x24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	58024400 	.word	0x58024400
 8003fb8:	03d09000 	.word	0x03d09000
 8003fbc:	46000000 	.word	0x46000000
 8003fc0:	4c742400 	.word	0x4c742400
 8003fc4:	4a742400 	.word	0x4a742400
 8003fc8:	4bbebc20 	.word	0x4bbebc20

08003fcc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003fda:	4b53      	ldr	r3, [pc, #332]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8003fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	2b03      	cmp	r3, #3
 8003fe4:	d101      	bne.n	8003fea <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e099      	b.n	800411e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003fea:	4b4f      	ldr	r3, [pc, #316]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a4e      	ldr	r2, [pc, #312]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8003ff0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ff4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff6:	f7fd f835 	bl	8001064 <HAL_GetTick>
 8003ffa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003ffc:	e008      	b.n	8004010 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003ffe:	f7fd f831 	bl	8001064 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d901      	bls.n	8004010 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e086      	b.n	800411e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004010:	4b45      	ldr	r3, [pc, #276]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1f0      	bne.n	8003ffe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800401c:	4b42      	ldr	r3, [pc, #264]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 800401e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004020:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	031b      	lsls	r3, r3, #12
 800402a:	493f      	ldr	r1, [pc, #252]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 800402c:	4313      	orrs	r3, r2
 800402e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	3b01      	subs	r3, #1
 8004036:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	3b01      	subs	r3, #1
 8004040:	025b      	lsls	r3, r3, #9
 8004042:	b29b      	uxth	r3, r3
 8004044:	431a      	orrs	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	3b01      	subs	r3, #1
 800404c:	041b      	lsls	r3, r3, #16
 800404e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	3b01      	subs	r3, #1
 800405a:	061b      	lsls	r3, r3, #24
 800405c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004060:	4931      	ldr	r1, [pc, #196]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004062:	4313      	orrs	r3, r2
 8004064:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004066:	4b30      	ldr	r3, [pc, #192]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	492d      	ldr	r1, [pc, #180]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004074:	4313      	orrs	r3, r2
 8004076:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004078:	4b2b      	ldr	r3, [pc, #172]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 800407a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407c:	f023 0220 	bic.w	r2, r3, #32
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	4928      	ldr	r1, [pc, #160]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004086:	4313      	orrs	r3, r2
 8004088:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800408a:	4b27      	ldr	r3, [pc, #156]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 800408c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408e:	4a26      	ldr	r2, [pc, #152]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004090:	f023 0310 	bic.w	r3, r3, #16
 8004094:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004096:	4b24      	ldr	r3, [pc, #144]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004098:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800409a:	4b24      	ldr	r3, [pc, #144]	@ (800412c <RCCEx_PLL2_Config+0x160>)
 800409c:	4013      	ands	r3, r2
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	69d2      	ldr	r2, [r2, #28]
 80040a2:	00d2      	lsls	r2, r2, #3
 80040a4:	4920      	ldr	r1, [pc, #128]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80040aa:	4b1f      	ldr	r3, [pc, #124]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040b0:	f043 0310 	orr.w	r3, r3, #16
 80040b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d106      	bne.n	80040ca <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80040bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c0:	4a19      	ldr	r2, [pc, #100]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80040c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040c8:	e00f      	b.n	80040ea <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d106      	bne.n	80040de <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80040d0:	4b15      	ldr	r3, [pc, #84]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	4a14      	ldr	r2, [pc, #80]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040dc:	e005      	b.n	80040ea <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80040de:	4b12      	ldr	r3, [pc, #72]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e2:	4a11      	ldr	r2, [pc, #68]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80040e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80040ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a0e      	ldr	r2, [pc, #56]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 80040f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040f6:	f7fc ffb5 	bl	8001064 <HAL_GetTick>
 80040fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80040fc:	e008      	b.n	8004110 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80040fe:	f7fc ffb1 	bl	8001064 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e006      	b.n	800411e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004110:	4b05      	ldr	r3, [pc, #20]	@ (8004128 <RCCEx_PLL2_Config+0x15c>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0f0      	beq.n	80040fe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800411c:	7bfb      	ldrb	r3, [r7, #15]
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	58024400 	.word	0x58024400
 800412c:	ffff0007 	.word	0xffff0007

08004130 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800413e:	4b53      	ldr	r3, [pc, #332]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b03      	cmp	r3, #3
 8004148:	d101      	bne.n	800414e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e099      	b.n	8004282 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800414e:	4b4f      	ldr	r3, [pc, #316]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a4e      	ldr	r2, [pc, #312]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004154:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004158:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800415a:	f7fc ff83 	bl	8001064 <HAL_GetTick>
 800415e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004160:	e008      	b.n	8004174 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004162:	f7fc ff7f 	bl	8001064 <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d901      	bls.n	8004174 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e086      	b.n	8004282 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004174:	4b45      	ldr	r3, [pc, #276]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d1f0      	bne.n	8004162 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004180:	4b42      	ldr	r3, [pc, #264]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004184:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	051b      	lsls	r3, r3, #20
 800418e:	493f      	ldr	r1, [pc, #252]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004190:	4313      	orrs	r3, r2
 8004192:	628b      	str	r3, [r1, #40]	@ 0x28
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	3b01      	subs	r3, #1
 800419a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	025b      	lsls	r3, r3, #9
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	3b01      	subs	r3, #1
 80041b0:	041b      	lsls	r3, r3, #16
 80041b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	3b01      	subs	r3, #1
 80041be:	061b      	lsls	r3, r3, #24
 80041c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80041c4:	4931      	ldr	r1, [pc, #196]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80041ca:	4b30      	ldr	r3, [pc, #192]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	492d      	ldr	r1, [pc, #180]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80041dc:	4b2b      	ldr	r3, [pc, #172]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	4928      	ldr	r1, [pc, #160]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80041ee:	4b27      	ldr	r3, [pc, #156]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f2:	4a26      	ldr	r2, [pc, #152]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80041fa:	4b24      	ldr	r3, [pc, #144]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 80041fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041fe:	4b24      	ldr	r3, [pc, #144]	@ (8004290 <RCCEx_PLL3_Config+0x160>)
 8004200:	4013      	ands	r3, r2
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	69d2      	ldr	r2, [r2, #28]
 8004206:	00d2      	lsls	r2, r2, #3
 8004208:	4920      	ldr	r1, [pc, #128]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 800420a:	4313      	orrs	r3, r2
 800420c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800420e:	4b1f      	ldr	r3, [pc, #124]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	4a1e      	ldr	r2, [pc, #120]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004214:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004218:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d106      	bne.n	800422e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004220:	4b1a      	ldr	r3, [pc, #104]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004224:	4a19      	ldr	r2, [pc, #100]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004226:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800422a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800422c:	e00f      	b.n	800424e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d106      	bne.n	8004242 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004234:	4b15      	ldr	r3, [pc, #84]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004238:	4a14      	ldr	r2, [pc, #80]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 800423a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800423e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004240:	e005      	b.n	800424e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004242:	4b12      	ldr	r3, [pc, #72]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004246:	4a11      	ldr	r2, [pc, #68]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004248:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800424c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800424e:	4b0f      	ldr	r3, [pc, #60]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a0e      	ldr	r2, [pc, #56]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004258:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800425a:	f7fc ff03 	bl	8001064 <HAL_GetTick>
 800425e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004260:	e008      	b.n	8004274 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004262:	f7fc feff 	bl	8001064 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e006      	b.n	8004282 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004274:	4b05      	ldr	r3, [pc, #20]	@ (800428c <RCCEx_PLL3_Config+0x15c>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004280:	7bfb      	ldrb	r3, [r7, #15]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	58024400 	.word	0x58024400
 8004290:	ffff0007 	.word	0xffff0007

08004294 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e042      	b.n	800432c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d106      	bne.n	80042be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f7fc fc9d 	bl	8000bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2224      	movs	r2, #36	@ 0x24
 80042c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0201 	bic.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d002      	beq.n	80042e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fee6 	bl	80050b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f97b 	bl	80045e0 <UART_SetConfig>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e01b      	b.n	800432c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004302:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689a      	ldr	r2, [r3, #8]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004312:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f042 0201 	orr.w	r2, r2, #1
 8004322:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 ff65 	bl	80051f4 <UART_CheckIdleState>
 800432a:	4603      	mov	r3, r0
}
 800432c:	4618      	mov	r0, r3
 800432e:	3708      	adds	r7, #8
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b08a      	sub	sp, #40	@ 0x28
 8004338:	af02      	add	r7, sp, #8
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	603b      	str	r3, [r7, #0]
 8004340:	4613      	mov	r3, r2
 8004342:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434a:	2b20      	cmp	r3, #32
 800434c:	d17b      	bne.n	8004446 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <HAL_UART_Transmit+0x26>
 8004354:	88fb      	ldrh	r3, [r7, #6]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e074      	b.n	8004448 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2221      	movs	r2, #33	@ 0x21
 800436a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800436e:	f7fc fe79 	bl	8001064 <HAL_GetTick>
 8004372:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	88fa      	ldrh	r2, [r7, #6]
 8004378:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	88fa      	ldrh	r2, [r7, #6]
 8004380:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800438c:	d108      	bne.n	80043a0 <HAL_UART_Transmit+0x6c>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d104      	bne.n	80043a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004396:	2300      	movs	r3, #0
 8004398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	61bb      	str	r3, [r7, #24]
 800439e:	e003      	b.n	80043a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043a8:	e030      	b.n	800440c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2200      	movs	r2, #0
 80043b2:	2180      	movs	r1, #128	@ 0x80
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f000 ffc7 	bl	8005348 <UART_WaitOnFlagUntilTimeout>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d005      	beq.n	80043cc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e03d      	b.n	8004448 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d10b      	bne.n	80043ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	881b      	ldrh	r3, [r3, #0]
 80043d6:	461a      	mov	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	3302      	adds	r3, #2
 80043e6:	61bb      	str	r3, [r7, #24]
 80043e8:	e007      	b.n	80043fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	781a      	ldrb	r2, [r3, #0]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	3301      	adds	r3, #1
 80043f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004400:	b29b      	uxth	r3, r3
 8004402:	3b01      	subs	r3, #1
 8004404:	b29a      	uxth	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1c8      	bne.n	80043aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2200      	movs	r2, #0
 8004420:	2140      	movs	r1, #64	@ 0x40
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 ff90 	bl	8005348 <UART_WaitOnFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2220      	movs	r2, #32
 8004432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e006      	b.n	8004448 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2220      	movs	r2, #32
 800443e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004442:	2300      	movs	r3, #0
 8004444:	e000      	b.n	8004448 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004446:	2302      	movs	r3, #2
  }
}
 8004448:	4618      	mov	r0, r3
 800444a:	3720      	adds	r7, #32
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b08a      	sub	sp, #40	@ 0x28
 8004454:	af02      	add	r7, sp, #8
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	603b      	str	r3, [r7, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004466:	2b20      	cmp	r3, #32
 8004468:	f040 80b5 	bne.w	80045d6 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <HAL_UART_Receive+0x28>
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e0ad      	b.n	80045d8 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2222      	movs	r2, #34	@ 0x22
 8004488:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004492:	f7fc fde7 	bl	8001064 <HAL_GetTick>
 8004496:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	88fa      	ldrh	r2, [r7, #6]
 800449c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	88fa      	ldrh	r2, [r7, #6]
 80044a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b0:	d10e      	bne.n	80044d0 <HAL_UART_Receive+0x80>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d105      	bne.n	80044c6 <HAL_UART_Receive+0x76>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80044c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044c4:	e02d      	b.n	8004522 <HAL_UART_Receive+0xd2>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	22ff      	movs	r2, #255	@ 0xff
 80044ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044ce:	e028      	b.n	8004522 <HAL_UART_Receive+0xd2>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10d      	bne.n	80044f4 <HAL_UART_Receive+0xa4>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d104      	bne.n	80044ea <HAL_UART_Receive+0x9a>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	22ff      	movs	r2, #255	@ 0xff
 80044e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044e8:	e01b      	b.n	8004522 <HAL_UART_Receive+0xd2>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	227f      	movs	r2, #127	@ 0x7f
 80044ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044f2:	e016      	b.n	8004522 <HAL_UART_Receive+0xd2>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044fc:	d10d      	bne.n	800451a <HAL_UART_Receive+0xca>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d104      	bne.n	8004510 <HAL_UART_Receive+0xc0>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	227f      	movs	r2, #127	@ 0x7f
 800450a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800450e:	e008      	b.n	8004522 <HAL_UART_Receive+0xd2>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	223f      	movs	r2, #63	@ 0x3f
 8004514:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004518:	e003      	b.n	8004522 <HAL_UART_Receive+0xd2>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004528:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004532:	d108      	bne.n	8004546 <HAL_UART_Receive+0xf6>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d104      	bne.n	8004546 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800453c:	2300      	movs	r3, #0
 800453e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	61bb      	str	r3, [r7, #24]
 8004544:	e003      	b.n	800454e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800454a:	2300      	movs	r3, #0
 800454c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800454e:	e036      	b.n	80045be <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	9300      	str	r3, [sp, #0]
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2200      	movs	r2, #0
 8004558:	2120      	movs	r1, #32
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 fef4 	bl	8005348 <UART_WaitOnFlagUntilTimeout>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d005      	beq.n	8004572 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2220      	movs	r2, #32
 800456a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e032      	b.n	80045d8 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10c      	bne.n	8004592 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457e:	b29a      	uxth	r2, r3
 8004580:	8a7b      	ldrh	r3, [r7, #18]
 8004582:	4013      	ands	r3, r2
 8004584:	b29a      	uxth	r2, r3
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	3302      	adds	r3, #2
 800458e:	61bb      	str	r3, [r7, #24]
 8004590:	e00c      	b.n	80045ac <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	b2da      	uxtb	r2, r3
 800459a:	8a7b      	ldrh	r3, [r7, #18]
 800459c:	b2db      	uxtb	r3, r3
 800459e:	4013      	ands	r3, r2
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	3301      	adds	r3, #1
 80045aa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	3b01      	subs	r3, #1
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1c2      	bne.n	8004550 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2220      	movs	r2, #32
 80045ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	e000      	b.n	80045d8 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80045d6:	2302      	movs	r3, #2
  }
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3720      	adds	r7, #32
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045e4:	b092      	sub	sp, #72	@ 0x48
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	431a      	orrs	r2, r3
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	431a      	orrs	r2, r3
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	4313      	orrs	r3, r2
 8004606:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	4bbe      	ldr	r3, [pc, #760]	@ (8004908 <UART_SetConfig+0x328>)
 8004610:	4013      	ands	r3, r2
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	6812      	ldr	r2, [r2, #0]
 8004616:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004618:	430b      	orrs	r3, r1
 800461a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	68da      	ldr	r2, [r3, #12]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4ab3      	ldr	r2, [pc, #716]	@ (800490c <UART_SetConfig+0x32c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d004      	beq.n	800464c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004648:	4313      	orrs	r3, r2
 800464a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689a      	ldr	r2, [r3, #8]
 8004652:	4baf      	ldr	r3, [pc, #700]	@ (8004910 <UART_SetConfig+0x330>)
 8004654:	4013      	ands	r3, r2
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	6812      	ldr	r2, [r2, #0]
 800465a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800465c:	430b      	orrs	r3, r1
 800465e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004666:	f023 010f 	bic.w	r1, r3, #15
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	430a      	orrs	r2, r1
 8004674:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4aa6      	ldr	r2, [pc, #664]	@ (8004914 <UART_SetConfig+0x334>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d177      	bne.n	8004770 <UART_SetConfig+0x190>
 8004680:	4ba5      	ldr	r3, [pc, #660]	@ (8004918 <UART_SetConfig+0x338>)
 8004682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004684:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004688:	2b28      	cmp	r3, #40	@ 0x28
 800468a:	d86d      	bhi.n	8004768 <UART_SetConfig+0x188>
 800468c:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <UART_SetConfig+0xb4>)
 800468e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004692:	bf00      	nop
 8004694:	08004739 	.word	0x08004739
 8004698:	08004769 	.word	0x08004769
 800469c:	08004769 	.word	0x08004769
 80046a0:	08004769 	.word	0x08004769
 80046a4:	08004769 	.word	0x08004769
 80046a8:	08004769 	.word	0x08004769
 80046ac:	08004769 	.word	0x08004769
 80046b0:	08004769 	.word	0x08004769
 80046b4:	08004741 	.word	0x08004741
 80046b8:	08004769 	.word	0x08004769
 80046bc:	08004769 	.word	0x08004769
 80046c0:	08004769 	.word	0x08004769
 80046c4:	08004769 	.word	0x08004769
 80046c8:	08004769 	.word	0x08004769
 80046cc:	08004769 	.word	0x08004769
 80046d0:	08004769 	.word	0x08004769
 80046d4:	08004749 	.word	0x08004749
 80046d8:	08004769 	.word	0x08004769
 80046dc:	08004769 	.word	0x08004769
 80046e0:	08004769 	.word	0x08004769
 80046e4:	08004769 	.word	0x08004769
 80046e8:	08004769 	.word	0x08004769
 80046ec:	08004769 	.word	0x08004769
 80046f0:	08004769 	.word	0x08004769
 80046f4:	08004751 	.word	0x08004751
 80046f8:	08004769 	.word	0x08004769
 80046fc:	08004769 	.word	0x08004769
 8004700:	08004769 	.word	0x08004769
 8004704:	08004769 	.word	0x08004769
 8004708:	08004769 	.word	0x08004769
 800470c:	08004769 	.word	0x08004769
 8004710:	08004769 	.word	0x08004769
 8004714:	08004759 	.word	0x08004759
 8004718:	08004769 	.word	0x08004769
 800471c:	08004769 	.word	0x08004769
 8004720:	08004769 	.word	0x08004769
 8004724:	08004769 	.word	0x08004769
 8004728:	08004769 	.word	0x08004769
 800472c:	08004769 	.word	0x08004769
 8004730:	08004769 	.word	0x08004769
 8004734:	08004761 	.word	0x08004761
 8004738:	2301      	movs	r3, #1
 800473a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800473e:	e222      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004740:	2304      	movs	r3, #4
 8004742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004746:	e21e      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004748:	2308      	movs	r3, #8
 800474a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800474e:	e21a      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004750:	2310      	movs	r3, #16
 8004752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004756:	e216      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004758:	2320      	movs	r3, #32
 800475a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800475e:	e212      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004760:	2340      	movs	r3, #64	@ 0x40
 8004762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004766:	e20e      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004768:	2380      	movs	r3, #128	@ 0x80
 800476a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800476e:	e20a      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a69      	ldr	r2, [pc, #420]	@ (800491c <UART_SetConfig+0x33c>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d130      	bne.n	80047dc <UART_SetConfig+0x1fc>
 800477a:	4b67      	ldr	r3, [pc, #412]	@ (8004918 <UART_SetConfig+0x338>)
 800477c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800477e:	f003 0307 	and.w	r3, r3, #7
 8004782:	2b05      	cmp	r3, #5
 8004784:	d826      	bhi.n	80047d4 <UART_SetConfig+0x1f4>
 8004786:	a201      	add	r2, pc, #4	@ (adr r2, 800478c <UART_SetConfig+0x1ac>)
 8004788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478c:	080047a5 	.word	0x080047a5
 8004790:	080047ad 	.word	0x080047ad
 8004794:	080047b5 	.word	0x080047b5
 8004798:	080047bd 	.word	0x080047bd
 800479c:	080047c5 	.word	0x080047c5
 80047a0:	080047cd 	.word	0x080047cd
 80047a4:	2300      	movs	r3, #0
 80047a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047aa:	e1ec      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80047ac:	2304      	movs	r3, #4
 80047ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047b2:	e1e8      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80047b4:	2308      	movs	r3, #8
 80047b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ba:	e1e4      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80047bc:	2310      	movs	r3, #16
 80047be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047c2:	e1e0      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80047c4:	2320      	movs	r3, #32
 80047c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ca:	e1dc      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80047cc:	2340      	movs	r3, #64	@ 0x40
 80047ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047d2:	e1d8      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80047d4:	2380      	movs	r3, #128	@ 0x80
 80047d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047da:	e1d4      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a4f      	ldr	r2, [pc, #316]	@ (8004920 <UART_SetConfig+0x340>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d130      	bne.n	8004848 <UART_SetConfig+0x268>
 80047e6:	4b4c      	ldr	r3, [pc, #304]	@ (8004918 <UART_SetConfig+0x338>)
 80047e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ea:	f003 0307 	and.w	r3, r3, #7
 80047ee:	2b05      	cmp	r3, #5
 80047f0:	d826      	bhi.n	8004840 <UART_SetConfig+0x260>
 80047f2:	a201      	add	r2, pc, #4	@ (adr r2, 80047f8 <UART_SetConfig+0x218>)
 80047f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f8:	08004811 	.word	0x08004811
 80047fc:	08004819 	.word	0x08004819
 8004800:	08004821 	.word	0x08004821
 8004804:	08004829 	.word	0x08004829
 8004808:	08004831 	.word	0x08004831
 800480c:	08004839 	.word	0x08004839
 8004810:	2300      	movs	r3, #0
 8004812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004816:	e1b6      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004818:	2304      	movs	r3, #4
 800481a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800481e:	e1b2      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004820:	2308      	movs	r3, #8
 8004822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004826:	e1ae      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004828:	2310      	movs	r3, #16
 800482a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800482e:	e1aa      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004830:	2320      	movs	r3, #32
 8004832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004836:	e1a6      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004838:	2340      	movs	r3, #64	@ 0x40
 800483a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800483e:	e1a2      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004840:	2380      	movs	r3, #128	@ 0x80
 8004842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004846:	e19e      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a35      	ldr	r2, [pc, #212]	@ (8004924 <UART_SetConfig+0x344>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d130      	bne.n	80048b4 <UART_SetConfig+0x2d4>
 8004852:	4b31      	ldr	r3, [pc, #196]	@ (8004918 <UART_SetConfig+0x338>)
 8004854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004856:	f003 0307 	and.w	r3, r3, #7
 800485a:	2b05      	cmp	r3, #5
 800485c:	d826      	bhi.n	80048ac <UART_SetConfig+0x2cc>
 800485e:	a201      	add	r2, pc, #4	@ (adr r2, 8004864 <UART_SetConfig+0x284>)
 8004860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004864:	0800487d 	.word	0x0800487d
 8004868:	08004885 	.word	0x08004885
 800486c:	0800488d 	.word	0x0800488d
 8004870:	08004895 	.word	0x08004895
 8004874:	0800489d 	.word	0x0800489d
 8004878:	080048a5 	.word	0x080048a5
 800487c:	2300      	movs	r3, #0
 800487e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004882:	e180      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004884:	2304      	movs	r3, #4
 8004886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800488a:	e17c      	b.n	8004b86 <UART_SetConfig+0x5a6>
 800488c:	2308      	movs	r3, #8
 800488e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004892:	e178      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004894:	2310      	movs	r3, #16
 8004896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800489a:	e174      	b.n	8004b86 <UART_SetConfig+0x5a6>
 800489c:	2320      	movs	r3, #32
 800489e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048a2:	e170      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80048a4:	2340      	movs	r3, #64	@ 0x40
 80048a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048aa:	e16c      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80048ac:	2380      	movs	r3, #128	@ 0x80
 80048ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048b2:	e168      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004928 <UART_SetConfig+0x348>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d142      	bne.n	8004944 <UART_SetConfig+0x364>
 80048be:	4b16      	ldr	r3, [pc, #88]	@ (8004918 <UART_SetConfig+0x338>)
 80048c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	2b05      	cmp	r3, #5
 80048c8:	d838      	bhi.n	800493c <UART_SetConfig+0x35c>
 80048ca:	a201      	add	r2, pc, #4	@ (adr r2, 80048d0 <UART_SetConfig+0x2f0>)
 80048cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d0:	080048e9 	.word	0x080048e9
 80048d4:	080048f1 	.word	0x080048f1
 80048d8:	080048f9 	.word	0x080048f9
 80048dc:	08004901 	.word	0x08004901
 80048e0:	0800492d 	.word	0x0800492d
 80048e4:	08004935 	.word	0x08004935
 80048e8:	2300      	movs	r3, #0
 80048ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048ee:	e14a      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80048f0:	2304      	movs	r3, #4
 80048f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048f6:	e146      	b.n	8004b86 <UART_SetConfig+0x5a6>
 80048f8:	2308      	movs	r3, #8
 80048fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048fe:	e142      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004900:	2310      	movs	r3, #16
 8004902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004906:	e13e      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004908:	cfff69f3 	.word	0xcfff69f3
 800490c:	58000c00 	.word	0x58000c00
 8004910:	11fff4ff 	.word	0x11fff4ff
 8004914:	40011000 	.word	0x40011000
 8004918:	58024400 	.word	0x58024400
 800491c:	40004400 	.word	0x40004400
 8004920:	40004800 	.word	0x40004800
 8004924:	40004c00 	.word	0x40004c00
 8004928:	40005000 	.word	0x40005000
 800492c:	2320      	movs	r3, #32
 800492e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004932:	e128      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004934:	2340      	movs	r3, #64	@ 0x40
 8004936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800493a:	e124      	b.n	8004b86 <UART_SetConfig+0x5a6>
 800493c:	2380      	movs	r3, #128	@ 0x80
 800493e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004942:	e120      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4acb      	ldr	r2, [pc, #812]	@ (8004c78 <UART_SetConfig+0x698>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d176      	bne.n	8004a3c <UART_SetConfig+0x45c>
 800494e:	4bcb      	ldr	r3, [pc, #812]	@ (8004c7c <UART_SetConfig+0x69c>)
 8004950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004952:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004956:	2b28      	cmp	r3, #40	@ 0x28
 8004958:	d86c      	bhi.n	8004a34 <UART_SetConfig+0x454>
 800495a:	a201      	add	r2, pc, #4	@ (adr r2, 8004960 <UART_SetConfig+0x380>)
 800495c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004960:	08004a05 	.word	0x08004a05
 8004964:	08004a35 	.word	0x08004a35
 8004968:	08004a35 	.word	0x08004a35
 800496c:	08004a35 	.word	0x08004a35
 8004970:	08004a35 	.word	0x08004a35
 8004974:	08004a35 	.word	0x08004a35
 8004978:	08004a35 	.word	0x08004a35
 800497c:	08004a35 	.word	0x08004a35
 8004980:	08004a0d 	.word	0x08004a0d
 8004984:	08004a35 	.word	0x08004a35
 8004988:	08004a35 	.word	0x08004a35
 800498c:	08004a35 	.word	0x08004a35
 8004990:	08004a35 	.word	0x08004a35
 8004994:	08004a35 	.word	0x08004a35
 8004998:	08004a35 	.word	0x08004a35
 800499c:	08004a35 	.word	0x08004a35
 80049a0:	08004a15 	.word	0x08004a15
 80049a4:	08004a35 	.word	0x08004a35
 80049a8:	08004a35 	.word	0x08004a35
 80049ac:	08004a35 	.word	0x08004a35
 80049b0:	08004a35 	.word	0x08004a35
 80049b4:	08004a35 	.word	0x08004a35
 80049b8:	08004a35 	.word	0x08004a35
 80049bc:	08004a35 	.word	0x08004a35
 80049c0:	08004a1d 	.word	0x08004a1d
 80049c4:	08004a35 	.word	0x08004a35
 80049c8:	08004a35 	.word	0x08004a35
 80049cc:	08004a35 	.word	0x08004a35
 80049d0:	08004a35 	.word	0x08004a35
 80049d4:	08004a35 	.word	0x08004a35
 80049d8:	08004a35 	.word	0x08004a35
 80049dc:	08004a35 	.word	0x08004a35
 80049e0:	08004a25 	.word	0x08004a25
 80049e4:	08004a35 	.word	0x08004a35
 80049e8:	08004a35 	.word	0x08004a35
 80049ec:	08004a35 	.word	0x08004a35
 80049f0:	08004a35 	.word	0x08004a35
 80049f4:	08004a35 	.word	0x08004a35
 80049f8:	08004a35 	.word	0x08004a35
 80049fc:	08004a35 	.word	0x08004a35
 8004a00:	08004a2d 	.word	0x08004a2d
 8004a04:	2301      	movs	r3, #1
 8004a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a0a:	e0bc      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a0c:	2304      	movs	r3, #4
 8004a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a12:	e0b8      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a14:	2308      	movs	r3, #8
 8004a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a1a:	e0b4      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a1c:	2310      	movs	r3, #16
 8004a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a22:	e0b0      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a24:	2320      	movs	r3, #32
 8004a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a2a:	e0ac      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a2c:	2340      	movs	r3, #64	@ 0x40
 8004a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a32:	e0a8      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a34:	2380      	movs	r3, #128	@ 0x80
 8004a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a3a:	e0a4      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a8f      	ldr	r2, [pc, #572]	@ (8004c80 <UART_SetConfig+0x6a0>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d130      	bne.n	8004aa8 <UART_SetConfig+0x4c8>
 8004a46:	4b8d      	ldr	r3, [pc, #564]	@ (8004c7c <UART_SetConfig+0x69c>)
 8004a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a4a:	f003 0307 	and.w	r3, r3, #7
 8004a4e:	2b05      	cmp	r3, #5
 8004a50:	d826      	bhi.n	8004aa0 <UART_SetConfig+0x4c0>
 8004a52:	a201      	add	r2, pc, #4	@ (adr r2, 8004a58 <UART_SetConfig+0x478>)
 8004a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a58:	08004a71 	.word	0x08004a71
 8004a5c:	08004a79 	.word	0x08004a79
 8004a60:	08004a81 	.word	0x08004a81
 8004a64:	08004a89 	.word	0x08004a89
 8004a68:	08004a91 	.word	0x08004a91
 8004a6c:	08004a99 	.word	0x08004a99
 8004a70:	2300      	movs	r3, #0
 8004a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a76:	e086      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a78:	2304      	movs	r3, #4
 8004a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a7e:	e082      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a80:	2308      	movs	r3, #8
 8004a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a86:	e07e      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a88:	2310      	movs	r3, #16
 8004a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a8e:	e07a      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a90:	2320      	movs	r3, #32
 8004a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a96:	e076      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004a98:	2340      	movs	r3, #64	@ 0x40
 8004a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a9e:	e072      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004aa0:	2380      	movs	r3, #128	@ 0x80
 8004aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aa6:	e06e      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a75      	ldr	r2, [pc, #468]	@ (8004c84 <UART_SetConfig+0x6a4>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d130      	bne.n	8004b14 <UART_SetConfig+0x534>
 8004ab2:	4b72      	ldr	r3, [pc, #456]	@ (8004c7c <UART_SetConfig+0x69c>)
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab6:	f003 0307 	and.w	r3, r3, #7
 8004aba:	2b05      	cmp	r3, #5
 8004abc:	d826      	bhi.n	8004b0c <UART_SetConfig+0x52c>
 8004abe:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac4 <UART_SetConfig+0x4e4>)
 8004ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac4:	08004add 	.word	0x08004add
 8004ac8:	08004ae5 	.word	0x08004ae5
 8004acc:	08004aed 	.word	0x08004aed
 8004ad0:	08004af5 	.word	0x08004af5
 8004ad4:	08004afd 	.word	0x08004afd
 8004ad8:	08004b05 	.word	0x08004b05
 8004adc:	2300      	movs	r3, #0
 8004ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ae2:	e050      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004ae4:	2304      	movs	r3, #4
 8004ae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aea:	e04c      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004aec:	2308      	movs	r3, #8
 8004aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004af2:	e048      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004af4:	2310      	movs	r3, #16
 8004af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004afa:	e044      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004afc:	2320      	movs	r3, #32
 8004afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b02:	e040      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b04:	2340      	movs	r3, #64	@ 0x40
 8004b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b0a:	e03c      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b0c:	2380      	movs	r3, #128	@ 0x80
 8004b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b12:	e038      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a5b      	ldr	r2, [pc, #364]	@ (8004c88 <UART_SetConfig+0x6a8>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d130      	bne.n	8004b80 <UART_SetConfig+0x5a0>
 8004b1e:	4b57      	ldr	r3, [pc, #348]	@ (8004c7c <UART_SetConfig+0x69c>)
 8004b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	2b05      	cmp	r3, #5
 8004b28:	d826      	bhi.n	8004b78 <UART_SetConfig+0x598>
 8004b2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b30 <UART_SetConfig+0x550>)
 8004b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b30:	08004b49 	.word	0x08004b49
 8004b34:	08004b51 	.word	0x08004b51
 8004b38:	08004b59 	.word	0x08004b59
 8004b3c:	08004b61 	.word	0x08004b61
 8004b40:	08004b69 	.word	0x08004b69
 8004b44:	08004b71 	.word	0x08004b71
 8004b48:	2302      	movs	r3, #2
 8004b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b4e:	e01a      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b50:	2304      	movs	r3, #4
 8004b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b56:	e016      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b58:	2308      	movs	r3, #8
 8004b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b5e:	e012      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b60:	2310      	movs	r3, #16
 8004b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b66:	e00e      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b68:	2320      	movs	r3, #32
 8004b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b6e:	e00a      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b70:	2340      	movs	r3, #64	@ 0x40
 8004b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b76:	e006      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b78:	2380      	movs	r3, #128	@ 0x80
 8004b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b7e:	e002      	b.n	8004b86 <UART_SetConfig+0x5a6>
 8004b80:	2380      	movs	r3, #128	@ 0x80
 8004b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a3f      	ldr	r2, [pc, #252]	@ (8004c88 <UART_SetConfig+0x6a8>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	f040 80f8 	bne.w	8004d82 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b92:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	dc46      	bgt.n	8004c28 <UART_SetConfig+0x648>
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	f2c0 8082 	blt.w	8004ca4 <UART_SetConfig+0x6c4>
 8004ba0:	3b02      	subs	r3, #2
 8004ba2:	2b1e      	cmp	r3, #30
 8004ba4:	d87e      	bhi.n	8004ca4 <UART_SetConfig+0x6c4>
 8004ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bac <UART_SetConfig+0x5cc>)
 8004ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bac:	08004c2f 	.word	0x08004c2f
 8004bb0:	08004ca5 	.word	0x08004ca5
 8004bb4:	08004c37 	.word	0x08004c37
 8004bb8:	08004ca5 	.word	0x08004ca5
 8004bbc:	08004ca5 	.word	0x08004ca5
 8004bc0:	08004ca5 	.word	0x08004ca5
 8004bc4:	08004c47 	.word	0x08004c47
 8004bc8:	08004ca5 	.word	0x08004ca5
 8004bcc:	08004ca5 	.word	0x08004ca5
 8004bd0:	08004ca5 	.word	0x08004ca5
 8004bd4:	08004ca5 	.word	0x08004ca5
 8004bd8:	08004ca5 	.word	0x08004ca5
 8004bdc:	08004ca5 	.word	0x08004ca5
 8004be0:	08004ca5 	.word	0x08004ca5
 8004be4:	08004c57 	.word	0x08004c57
 8004be8:	08004ca5 	.word	0x08004ca5
 8004bec:	08004ca5 	.word	0x08004ca5
 8004bf0:	08004ca5 	.word	0x08004ca5
 8004bf4:	08004ca5 	.word	0x08004ca5
 8004bf8:	08004ca5 	.word	0x08004ca5
 8004bfc:	08004ca5 	.word	0x08004ca5
 8004c00:	08004ca5 	.word	0x08004ca5
 8004c04:	08004ca5 	.word	0x08004ca5
 8004c08:	08004ca5 	.word	0x08004ca5
 8004c0c:	08004ca5 	.word	0x08004ca5
 8004c10:	08004ca5 	.word	0x08004ca5
 8004c14:	08004ca5 	.word	0x08004ca5
 8004c18:	08004ca5 	.word	0x08004ca5
 8004c1c:	08004ca5 	.word	0x08004ca5
 8004c20:	08004ca5 	.word	0x08004ca5
 8004c24:	08004c97 	.word	0x08004c97
 8004c28:	2b40      	cmp	r3, #64	@ 0x40
 8004c2a:	d037      	beq.n	8004c9c <UART_SetConfig+0x6bc>
 8004c2c:	e03a      	b.n	8004ca4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004c2e:	f7fe ff0f 	bl	8003a50 <HAL_RCCEx_GetD3PCLK1Freq>
 8004c32:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004c34:	e03c      	b.n	8004cb0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fe ff1e 	bl	8003a7c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c44:	e034      	b.n	8004cb0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004c46:	f107 0318 	add.w	r3, r7, #24
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7ff f86a 	bl	8003d24 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c54:	e02c      	b.n	8004cb0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c56:	4b09      	ldr	r3, [pc, #36]	@ (8004c7c <UART_SetConfig+0x69c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0320 	and.w	r3, r3, #32
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d016      	beq.n	8004c90 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004c62:	4b06      	ldr	r3, [pc, #24]	@ (8004c7c <UART_SetConfig+0x69c>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	08db      	lsrs	r3, r3, #3
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	4a07      	ldr	r2, [pc, #28]	@ (8004c8c <UART_SetConfig+0x6ac>)
 8004c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c74:	e01c      	b.n	8004cb0 <UART_SetConfig+0x6d0>
 8004c76:	bf00      	nop
 8004c78:	40011400 	.word	0x40011400
 8004c7c:	58024400 	.word	0x58024400
 8004c80:	40007800 	.word	0x40007800
 8004c84:	40007c00 	.word	0x40007c00
 8004c88:	58000c00 	.word	0x58000c00
 8004c8c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004c90:	4b9d      	ldr	r3, [pc, #628]	@ (8004f08 <UART_SetConfig+0x928>)
 8004c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c94:	e00c      	b.n	8004cb0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004c96:	4b9d      	ldr	r3, [pc, #628]	@ (8004f0c <UART_SetConfig+0x92c>)
 8004c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c9a:	e009      	b.n	8004cb0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ca2:	e005      	b.n	8004cb0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004cae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 81de 	beq.w	8005074 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cbc:	4a94      	ldr	r2, [pc, #592]	@ (8004f10 <UART_SetConfig+0x930>)
 8004cbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cca:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	685a      	ldr	r2, [r3, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	4413      	add	r3, r2
 8004cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d305      	bcc.n	8004ce8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ce2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d903      	bls.n	8004cf0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004cee:	e1c1      	b.n	8005074 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	60bb      	str	r3, [r7, #8]
 8004cf6:	60fa      	str	r2, [r7, #12]
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfc:	4a84      	ldr	r2, [pc, #528]	@ (8004f10 <UART_SetConfig+0x930>)
 8004cfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	2200      	movs	r2, #0
 8004d06:	603b      	str	r3, [r7, #0]
 8004d08:	607a      	str	r2, [r7, #4]
 8004d0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d12:	f7fb fae1 	bl	80002d8 <__aeabi_uldivmod>
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	4610      	mov	r0, r2
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	f04f 0300 	mov.w	r3, #0
 8004d26:	020b      	lsls	r3, r1, #8
 8004d28:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004d2c:	0202      	lsls	r2, r0, #8
 8004d2e:	6979      	ldr	r1, [r7, #20]
 8004d30:	6849      	ldr	r1, [r1, #4]
 8004d32:	0849      	lsrs	r1, r1, #1
 8004d34:	2000      	movs	r0, #0
 8004d36:	460c      	mov	r4, r1
 8004d38:	4605      	mov	r5, r0
 8004d3a:	eb12 0804 	adds.w	r8, r2, r4
 8004d3e:	eb43 0905 	adc.w	r9, r3, r5
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	469a      	mov	sl, r3
 8004d4a:	4693      	mov	fp, r2
 8004d4c:	4652      	mov	r2, sl
 8004d4e:	465b      	mov	r3, fp
 8004d50:	4640      	mov	r0, r8
 8004d52:	4649      	mov	r1, r9
 8004d54:	f7fb fac0 	bl	80002d8 <__aeabi_uldivmod>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d66:	d308      	bcc.n	8004d7a <UART_SetConfig+0x79a>
 8004d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d6e:	d204      	bcs.n	8004d7a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d76:	60da      	str	r2, [r3, #12]
 8004d78:	e17c      	b.n	8005074 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004d80:	e178      	b.n	8005074 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	69db      	ldr	r3, [r3, #28]
 8004d86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d8a:	f040 80c5 	bne.w	8004f18 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004d8e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004d92:	2b20      	cmp	r3, #32
 8004d94:	dc48      	bgt.n	8004e28 <UART_SetConfig+0x848>
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	db7b      	blt.n	8004e92 <UART_SetConfig+0x8b2>
 8004d9a:	2b20      	cmp	r3, #32
 8004d9c:	d879      	bhi.n	8004e92 <UART_SetConfig+0x8b2>
 8004d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004da4 <UART_SetConfig+0x7c4>)
 8004da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da4:	08004e2f 	.word	0x08004e2f
 8004da8:	08004e37 	.word	0x08004e37
 8004dac:	08004e93 	.word	0x08004e93
 8004db0:	08004e93 	.word	0x08004e93
 8004db4:	08004e3f 	.word	0x08004e3f
 8004db8:	08004e93 	.word	0x08004e93
 8004dbc:	08004e93 	.word	0x08004e93
 8004dc0:	08004e93 	.word	0x08004e93
 8004dc4:	08004e4f 	.word	0x08004e4f
 8004dc8:	08004e93 	.word	0x08004e93
 8004dcc:	08004e93 	.word	0x08004e93
 8004dd0:	08004e93 	.word	0x08004e93
 8004dd4:	08004e93 	.word	0x08004e93
 8004dd8:	08004e93 	.word	0x08004e93
 8004ddc:	08004e93 	.word	0x08004e93
 8004de0:	08004e93 	.word	0x08004e93
 8004de4:	08004e5f 	.word	0x08004e5f
 8004de8:	08004e93 	.word	0x08004e93
 8004dec:	08004e93 	.word	0x08004e93
 8004df0:	08004e93 	.word	0x08004e93
 8004df4:	08004e93 	.word	0x08004e93
 8004df8:	08004e93 	.word	0x08004e93
 8004dfc:	08004e93 	.word	0x08004e93
 8004e00:	08004e93 	.word	0x08004e93
 8004e04:	08004e93 	.word	0x08004e93
 8004e08:	08004e93 	.word	0x08004e93
 8004e0c:	08004e93 	.word	0x08004e93
 8004e10:	08004e93 	.word	0x08004e93
 8004e14:	08004e93 	.word	0x08004e93
 8004e18:	08004e93 	.word	0x08004e93
 8004e1c:	08004e93 	.word	0x08004e93
 8004e20:	08004e93 	.word	0x08004e93
 8004e24:	08004e85 	.word	0x08004e85
 8004e28:	2b40      	cmp	r3, #64	@ 0x40
 8004e2a:	d02e      	beq.n	8004e8a <UART_SetConfig+0x8aa>
 8004e2c:	e031      	b.n	8004e92 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e2e:	f7fd fbd9 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8004e32:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004e34:	e033      	b.n	8004e9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e36:	f7fd fbeb 	bl	8002610 <HAL_RCC_GetPCLK2Freq>
 8004e3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004e3c:	e02f      	b.n	8004e9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7fe fe1a 	bl	8003a7c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e4c:	e027      	b.n	8004e9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e4e:	f107 0318 	add.w	r3, r7, #24
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fe ff66 	bl	8003d24 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e5c:	e01f      	b.n	8004e9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e5e:	4b2d      	ldr	r3, [pc, #180]	@ (8004f14 <UART_SetConfig+0x934>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0320 	and.w	r3, r3, #32
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d009      	beq.n	8004e7e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8004f14 <UART_SetConfig+0x934>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	08db      	lsrs	r3, r3, #3
 8004e70:	f003 0303 	and.w	r3, r3, #3
 8004e74:	4a24      	ldr	r2, [pc, #144]	@ (8004f08 <UART_SetConfig+0x928>)
 8004e76:	fa22 f303 	lsr.w	r3, r2, r3
 8004e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004e7c:	e00f      	b.n	8004e9e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004e7e:	4b22      	ldr	r3, [pc, #136]	@ (8004f08 <UART_SetConfig+0x928>)
 8004e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e82:	e00c      	b.n	8004e9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004e84:	4b21      	ldr	r3, [pc, #132]	@ (8004f0c <UART_SetConfig+0x92c>)
 8004e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e88:	e009      	b.n	8004e9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e90:	e005      	b.n	8004e9e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004e9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	f000 80e7 	beq.w	8005074 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eaa:	4a19      	ldr	r2, [pc, #100]	@ (8004f10 <UART_SetConfig+0x930>)
 8004eac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004eb8:	005a      	lsls	r2, r3, #1
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	085b      	lsrs	r3, r3, #1
 8004ec0:	441a      	add	r2, r3
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ece:	2b0f      	cmp	r3, #15
 8004ed0:	d916      	bls.n	8004f00 <UART_SetConfig+0x920>
 8004ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ed8:	d212      	bcs.n	8004f00 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	f023 030f 	bic.w	r3, r3, #15
 8004ee2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee6:	085b      	lsrs	r3, r3, #1
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004efc:	60da      	str	r2, [r3, #12]
 8004efe:	e0b9      	b.n	8005074 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004f06:	e0b5      	b.n	8005074 <UART_SetConfig+0xa94>
 8004f08:	03d09000 	.word	0x03d09000
 8004f0c:	003d0900 	.word	0x003d0900
 8004f10:	0800577c 	.word	0x0800577c
 8004f14:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f18:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004f1c:	2b20      	cmp	r3, #32
 8004f1e:	dc49      	bgt.n	8004fb4 <UART_SetConfig+0x9d4>
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	db7c      	blt.n	800501e <UART_SetConfig+0xa3e>
 8004f24:	2b20      	cmp	r3, #32
 8004f26:	d87a      	bhi.n	800501e <UART_SetConfig+0xa3e>
 8004f28:	a201      	add	r2, pc, #4	@ (adr r2, 8004f30 <UART_SetConfig+0x950>)
 8004f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2e:	bf00      	nop
 8004f30:	08004fbb 	.word	0x08004fbb
 8004f34:	08004fc3 	.word	0x08004fc3
 8004f38:	0800501f 	.word	0x0800501f
 8004f3c:	0800501f 	.word	0x0800501f
 8004f40:	08004fcb 	.word	0x08004fcb
 8004f44:	0800501f 	.word	0x0800501f
 8004f48:	0800501f 	.word	0x0800501f
 8004f4c:	0800501f 	.word	0x0800501f
 8004f50:	08004fdb 	.word	0x08004fdb
 8004f54:	0800501f 	.word	0x0800501f
 8004f58:	0800501f 	.word	0x0800501f
 8004f5c:	0800501f 	.word	0x0800501f
 8004f60:	0800501f 	.word	0x0800501f
 8004f64:	0800501f 	.word	0x0800501f
 8004f68:	0800501f 	.word	0x0800501f
 8004f6c:	0800501f 	.word	0x0800501f
 8004f70:	08004feb 	.word	0x08004feb
 8004f74:	0800501f 	.word	0x0800501f
 8004f78:	0800501f 	.word	0x0800501f
 8004f7c:	0800501f 	.word	0x0800501f
 8004f80:	0800501f 	.word	0x0800501f
 8004f84:	0800501f 	.word	0x0800501f
 8004f88:	0800501f 	.word	0x0800501f
 8004f8c:	0800501f 	.word	0x0800501f
 8004f90:	0800501f 	.word	0x0800501f
 8004f94:	0800501f 	.word	0x0800501f
 8004f98:	0800501f 	.word	0x0800501f
 8004f9c:	0800501f 	.word	0x0800501f
 8004fa0:	0800501f 	.word	0x0800501f
 8004fa4:	0800501f 	.word	0x0800501f
 8004fa8:	0800501f 	.word	0x0800501f
 8004fac:	0800501f 	.word	0x0800501f
 8004fb0:	08005011 	.word	0x08005011
 8004fb4:	2b40      	cmp	r3, #64	@ 0x40
 8004fb6:	d02e      	beq.n	8005016 <UART_SetConfig+0xa36>
 8004fb8:	e031      	b.n	800501e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fba:	f7fd fb13 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8004fbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004fc0:	e033      	b.n	800502a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fc2:	f7fd fb25 	bl	8002610 <HAL_RCC_GetPCLK2Freq>
 8004fc6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004fc8:	e02f      	b.n	800502a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004fca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7fe fd54 	bl	8003a7c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fd8:	e027      	b.n	800502a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004fda:	f107 0318 	add.w	r3, r7, #24
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7fe fea0 	bl	8003d24 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fe8:	e01f      	b.n	800502a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fea:	4b2d      	ldr	r3, [pc, #180]	@ (80050a0 <UART_SetConfig+0xac0>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d009      	beq.n	800500a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004ff6:	4b2a      	ldr	r3, [pc, #168]	@ (80050a0 <UART_SetConfig+0xac0>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	08db      	lsrs	r3, r3, #3
 8004ffc:	f003 0303 	and.w	r3, r3, #3
 8005000:	4a28      	ldr	r2, [pc, #160]	@ (80050a4 <UART_SetConfig+0xac4>)
 8005002:	fa22 f303 	lsr.w	r3, r2, r3
 8005006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005008:	e00f      	b.n	800502a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800500a:	4b26      	ldr	r3, [pc, #152]	@ (80050a4 <UART_SetConfig+0xac4>)
 800500c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800500e:	e00c      	b.n	800502a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005010:	4b25      	ldr	r3, [pc, #148]	@ (80050a8 <UART_SetConfig+0xac8>)
 8005012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005014:	e009      	b.n	800502a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005016:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800501a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800501c:	e005      	b.n	800502a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800501e:	2300      	movs	r3, #0
 8005020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005028:	bf00      	nop
    }

    if (pclk != 0U)
 800502a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800502c:	2b00      	cmp	r3, #0
 800502e:	d021      	beq.n	8005074 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	4a1d      	ldr	r2, [pc, #116]	@ (80050ac <UART_SetConfig+0xacc>)
 8005036:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800503a:	461a      	mov	r2, r3
 800503c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800503e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	085b      	lsrs	r3, r3, #1
 8005048:	441a      	add	r2, r3
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005052:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005056:	2b0f      	cmp	r3, #15
 8005058:	d909      	bls.n	800506e <UART_SetConfig+0xa8e>
 800505a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005060:	d205      	bcs.n	800506e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005064:	b29a      	uxth	r2, r3
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60da      	str	r2, [r3, #12]
 800506c:	e002      	b.n	8005074 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	2201      	movs	r2, #1
 8005078:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	2201      	movs	r2, #1
 8005080:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	2200      	movs	r2, #0
 8005088:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2200      	movs	r2, #0
 800508e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005090:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005094:	4618      	mov	r0, r3
 8005096:	3748      	adds	r7, #72	@ 0x48
 8005098:	46bd      	mov	sp, r7
 800509a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800509e:	bf00      	nop
 80050a0:	58024400 	.word	0x58024400
 80050a4:	03d09000 	.word	0x03d09000
 80050a8:	003d0900 	.word	0x003d0900
 80050ac:	0800577c 	.word	0x0800577c

080050b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050bc:	f003 0308 	and.w	r3, r3, #8
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00a      	beq.n	80050da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00a      	beq.n	80050fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	430a      	orrs	r2, r1
 80050fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005100:	f003 0302 	and.w	r3, r3, #2
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00a      	beq.n	800511e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005122:	f003 0304 	and.w	r3, r3, #4
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005144:	f003 0310 	and.w	r3, r3, #16
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	430a      	orrs	r2, r1
 8005160:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005166:	f003 0320 	and.w	r3, r3, #32
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00a      	beq.n	8005184 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	430a      	orrs	r2, r1
 8005182:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518c:	2b00      	cmp	r3, #0
 800518e:	d01a      	beq.n	80051c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ae:	d10a      	bne.n	80051c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	605a      	str	r2, [r3, #4]
  }
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b098      	sub	sp, #96	@ 0x60
 80051f8:	af02      	add	r7, sp, #8
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005204:	f7fb ff2e 	bl	8001064 <HAL_GetTick>
 8005208:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b08      	cmp	r3, #8
 8005216:	d12f      	bne.n	8005278 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005218:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005220:	2200      	movs	r2, #0
 8005222:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f88e 	bl	8005348 <UART_WaitOnFlagUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d022      	beq.n	8005278 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800523a:	e853 3f00 	ldrex	r3, [r3]
 800523e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005242:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005246:	653b      	str	r3, [r7, #80]	@ 0x50
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	461a      	mov	r2, r3
 800524e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005250:	647b      	str	r3, [r7, #68]	@ 0x44
 8005252:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005254:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005256:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005258:	e841 2300 	strex	r3, r2, [r1]
 800525c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800525e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1e6      	bne.n	8005232 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2220      	movs	r2, #32
 8005268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e063      	b.n	8005340 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0304 	and.w	r3, r3, #4
 8005282:	2b04      	cmp	r3, #4
 8005284:	d149      	bne.n	800531a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005286:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800528e:	2200      	movs	r2, #0
 8005290:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 f857 	bl	8005348 <UART_WaitOnFlagUntilTimeout>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d03c      	beq.n	800531a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	e853 3f00 	ldrex	r3, [r3]
 80052ac:	623b      	str	r3, [r7, #32]
   return(result);
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	461a      	mov	r2, r3
 80052bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052be:	633b      	str	r3, [r7, #48]	@ 0x30
 80052c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052c6:	e841 2300 	strex	r3, r2, [r1]
 80052ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e6      	bne.n	80052a0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	3308      	adds	r3, #8
 80052d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	e853 3f00 	ldrex	r3, [r3]
 80052e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f023 0301 	bic.w	r3, r3, #1
 80052e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	3308      	adds	r3, #8
 80052f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052f2:	61fa      	str	r2, [r7, #28]
 80052f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	69b9      	ldr	r1, [r7, #24]
 80052f8:	69fa      	ldr	r2, [r7, #28]
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	617b      	str	r3, [r7, #20]
   return(result);
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1e5      	bne.n	80052d2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2220      	movs	r2, #32
 800530a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e012      	b.n	8005340 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2220      	movs	r2, #32
 800531e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2220      	movs	r2, #32
 8005326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3758      	adds	r7, #88	@ 0x58
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	603b      	str	r3, [r7, #0]
 8005354:	4613      	mov	r3, r2
 8005356:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005358:	e04f      	b.n	80053fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005360:	d04b      	beq.n	80053fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005362:	f7fb fe7f 	bl	8001064 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	429a      	cmp	r2, r3
 8005370:	d302      	bcc.n	8005378 <UART_WaitOnFlagUntilTimeout+0x30>
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d101      	bne.n	800537c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e04e      	b.n	800541a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0304 	and.w	r3, r3, #4
 8005386:	2b00      	cmp	r3, #0
 8005388:	d037      	beq.n	80053fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	2b80      	cmp	r3, #128	@ 0x80
 800538e:	d034      	beq.n	80053fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b40      	cmp	r3, #64	@ 0x40
 8005394:	d031      	beq.n	80053fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69db      	ldr	r3, [r3, #28]
 800539c:	f003 0308 	and.w	r3, r3, #8
 80053a0:	2b08      	cmp	r3, #8
 80053a2:	d110      	bne.n	80053c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2208      	movs	r2, #8
 80053aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 f839 	bl	8005424 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2208      	movs	r2, #8
 80053b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e029      	b.n	800541a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69db      	ldr	r3, [r3, #28]
 80053cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053d4:	d111      	bne.n	80053fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053e0:	68f8      	ldr	r0, [r7, #12]
 80053e2:	f000 f81f 	bl	8005424 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e00f      	b.n	800541a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	69da      	ldr	r2, [r3, #28]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	4013      	ands	r3, r2
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	bf0c      	ite	eq
 800540a:	2301      	moveq	r3, #1
 800540c:	2300      	movne	r3, #0
 800540e:	b2db      	uxtb	r3, r3
 8005410:	461a      	mov	r2, r3
 8005412:	79fb      	ldrb	r3, [r7, #7]
 8005414:	429a      	cmp	r2, r3
 8005416:	d0a0      	beq.n	800535a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
	...

08005424 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005424:	b480      	push	{r7}
 8005426:	b095      	sub	sp, #84	@ 0x54
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005434:	e853 3f00 	ldrex	r3, [r3]
 8005438:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800543a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005440:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	461a      	mov	r2, r3
 8005448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800544a:	643b      	str	r3, [r7, #64]	@ 0x40
 800544c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005450:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005452:	e841 2300 	strex	r3, r2, [r1]
 8005456:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1e6      	bne.n	800542c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	3308      	adds	r3, #8
 8005464:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	e853 3f00 	ldrex	r3, [r3]
 800546c:	61fb      	str	r3, [r7, #28]
   return(result);
 800546e:	69fa      	ldr	r2, [r7, #28]
 8005470:	4b1e      	ldr	r3, [pc, #120]	@ (80054ec <UART_EndRxTransfer+0xc8>)
 8005472:	4013      	ands	r3, r2
 8005474:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3308      	adds	r3, #8
 800547c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800547e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005480:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005482:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005484:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005486:	e841 2300 	strex	r3, r2, [r1]
 800548a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800548c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1e5      	bne.n	800545e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005496:	2b01      	cmp	r3, #1
 8005498:	d118      	bne.n	80054cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	e853 3f00 	ldrex	r3, [r3]
 80054a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f023 0310 	bic.w	r3, r3, #16
 80054ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	461a      	mov	r2, r3
 80054b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054b8:	61bb      	str	r3, [r7, #24]
 80054ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054bc:	6979      	ldr	r1, [r7, #20]
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	e841 2300 	strex	r3, r2, [r1]
 80054c4:	613b      	str	r3, [r7, #16]
   return(result);
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1e6      	bne.n	800549a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2220      	movs	r2, #32
 80054d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80054e0:	bf00      	nop
 80054e2:	3754      	adds	r7, #84	@ 0x54
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr
 80054ec:	effffffe 	.word	0xeffffffe

080054f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d101      	bne.n	8005506 <HAL_UARTEx_DisableFifoMode+0x16>
 8005502:	2302      	movs	r3, #2
 8005504:	e027      	b.n	8005556 <HAL_UARTEx_DisableFifoMode+0x66>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2224      	movs	r2, #36	@ 0x24
 8005512:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f022 0201 	bic.w	r2, r2, #1
 800552c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005534:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2220      	movs	r2, #32
 8005548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b084      	sub	sp, #16
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
 800556a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005572:	2b01      	cmp	r3, #1
 8005574:	d101      	bne.n	800557a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005576:	2302      	movs	r3, #2
 8005578:	e02d      	b.n	80055d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2224      	movs	r2, #36	@ 0x24
 8005586:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0201 	bic.w	r2, r2, #1
 80055a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	683a      	ldr	r2, [r7, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f850 	bl	800565c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b084      	sub	sp, #16
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
 80055e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d101      	bne.n	80055f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80055f2:	2302      	movs	r3, #2
 80055f4:	e02d      	b.n	8005652 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2224      	movs	r2, #36	@ 0x24
 8005602:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0201 	bic.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f812 	bl	800565c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2220      	movs	r2, #32
 8005644:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
	...

0800565c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005668:	2b00      	cmp	r3, #0
 800566a:	d108      	bne.n	800567e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800567c:	e031      	b.n	80056e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800567e:	2310      	movs	r3, #16
 8005680:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005682:	2310      	movs	r3, #16
 8005684:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	0e5b      	lsrs	r3, r3, #25
 800568e:	b2db      	uxtb	r3, r3
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	0f5b      	lsrs	r3, r3, #29
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	f003 0307 	and.w	r3, r3, #7
 80056a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056a6:	7bbb      	ldrb	r3, [r7, #14]
 80056a8:	7b3a      	ldrb	r2, [r7, #12]
 80056aa:	4911      	ldr	r1, [pc, #68]	@ (80056f0 <UARTEx_SetNbDataToProcess+0x94>)
 80056ac:	5c8a      	ldrb	r2, [r1, r2]
 80056ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80056b2:	7b3a      	ldrb	r2, [r7, #12]
 80056b4:	490f      	ldr	r1, [pc, #60]	@ (80056f4 <UARTEx_SetNbDataToProcess+0x98>)
 80056b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80056bc:	b29a      	uxth	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80056c4:	7bfb      	ldrb	r3, [r7, #15]
 80056c6:	7b7a      	ldrb	r2, [r7, #13]
 80056c8:	4909      	ldr	r1, [pc, #36]	@ (80056f0 <UARTEx_SetNbDataToProcess+0x94>)
 80056ca:	5c8a      	ldrb	r2, [r1, r2]
 80056cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80056d0:	7b7a      	ldrb	r2, [r7, #13]
 80056d2:	4908      	ldr	r1, [pc, #32]	@ (80056f4 <UARTEx_SetNbDataToProcess+0x98>)
 80056d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80056d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80056da:	b29a      	uxth	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80056e2:	bf00      	nop
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	08005794 	.word	0x08005794
 80056f4:	0800579c 	.word	0x0800579c

080056f8 <memset>:
 80056f8:	4402      	add	r2, r0
 80056fa:	4603      	mov	r3, r0
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d100      	bne.n	8005702 <memset+0xa>
 8005700:	4770      	bx	lr
 8005702:	f803 1b01 	strb.w	r1, [r3], #1
 8005706:	e7f9      	b.n	80056fc <memset+0x4>

08005708 <__libc_init_array>:
 8005708:	b570      	push	{r4, r5, r6, lr}
 800570a:	4d0d      	ldr	r5, [pc, #52]	@ (8005740 <__libc_init_array+0x38>)
 800570c:	4c0d      	ldr	r4, [pc, #52]	@ (8005744 <__libc_init_array+0x3c>)
 800570e:	1b64      	subs	r4, r4, r5
 8005710:	10a4      	asrs	r4, r4, #2
 8005712:	2600      	movs	r6, #0
 8005714:	42a6      	cmp	r6, r4
 8005716:	d109      	bne.n	800572c <__libc_init_array+0x24>
 8005718:	4d0b      	ldr	r5, [pc, #44]	@ (8005748 <__libc_init_array+0x40>)
 800571a:	4c0c      	ldr	r4, [pc, #48]	@ (800574c <__libc_init_array+0x44>)
 800571c:	f000 f818 	bl	8005750 <_init>
 8005720:	1b64      	subs	r4, r4, r5
 8005722:	10a4      	asrs	r4, r4, #2
 8005724:	2600      	movs	r6, #0
 8005726:	42a6      	cmp	r6, r4
 8005728:	d105      	bne.n	8005736 <__libc_init_array+0x2e>
 800572a:	bd70      	pop	{r4, r5, r6, pc}
 800572c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005730:	4798      	blx	r3
 8005732:	3601      	adds	r6, #1
 8005734:	e7ee      	b.n	8005714 <__libc_init_array+0xc>
 8005736:	f855 3b04 	ldr.w	r3, [r5], #4
 800573a:	4798      	blx	r3
 800573c:	3601      	adds	r6, #1
 800573e:	e7f2      	b.n	8005726 <__libc_init_array+0x1e>
 8005740:	080057ac 	.word	0x080057ac
 8005744:	080057ac 	.word	0x080057ac
 8005748:	080057ac 	.word	0x080057ac
 800574c:	080057b0 	.word	0x080057b0

08005750 <_init>:
 8005750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005752:	bf00      	nop
 8005754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005756:	bc08      	pop	{r3}
 8005758:	469e      	mov	lr, r3
 800575a:	4770      	bx	lr

0800575c <_fini>:
 800575c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800575e:	bf00      	nop
 8005760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005762:	bc08      	pop	{r3}
 8005764:	469e      	mov	lr, r3
 8005766:	4770      	bx	lr
