// Seed: 831869976
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output tri id_3,
    output logic id_4,
    output logic id_5
);
  assign id_4 = 1;
  type_0 id_6 (1);
  logic id_7;
  type_18(
      {""{1 - 1}}
  );
  logic id_8;
  wand  id_9;
  logic id_10;
  logic id_11 = 1 * 1;
  type_22 id_12 (
      .id_0({1'b0, id_9[(1)], 1, id_8, 1, id_5, 1, 1, 1}),
      .id_1(id_11 & 1)
  );
  assign id_3[1] = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  inout id_1;
  assign id_3 = 1;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
