TimeQuest Timing Analyzer report for cmos_fpga_vga
Fri Dec 25 09:02:13 2015
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'clk_50'
 15. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 16. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'clk_50'
 19. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'cmos_pclk'
 21. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'clk_50'
 23. Slow 1200mV 85C Model Removal: 'cmos_pclk'
 24. Slow 1200mV 85C Model Removal: 'clk_50'
 25. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 48. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 49. Slow 1200mV 0C Model Setup: 'clk_50'
 50. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 51. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 52. Slow 1200mV 0C Model Hold: 'clk_50'
 53. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 54. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 55. Slow 1200mV 0C Model Recovery: 'cmos_pclk'
 56. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 57. Slow 1200mV 0C Model Recovery: 'clk_50'
 58. Slow 1200mV 0C Model Removal: 'cmos_pclk'
 59. Slow 1200mV 0C Model Removal: 'clk_50'
 60. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 61. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Report
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 81. Fast 1200mV 0C Model Setup: 'cmos_pclk'
 82. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 83. Fast 1200mV 0C Model Setup: 'clk_50'
 84. Fast 1200mV 0C Model Hold: 'cmos_pclk'
 85. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 86. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 87. Fast 1200mV 0C Model Hold: 'clk_50'
 88. Fast 1200mV 0C Model Recovery: 'cmos_pclk'
 89. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 90. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 91. Fast 1200mV 0C Model Recovery: 'clk_50'
 92. Fast 1200mV 0C Model Removal: 'cmos_pclk'
 93. Fast 1200mV 0C Model Removal: 'clk_50'
 94. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 95. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Output Enable Times
105. Minimum Output Enable Times
106. Output Disable Times
107. Minimum Output Disable Times
108. Fast 1200mV 0C Model Metastability Report
109. Multicorner Timing Analysis Summary
110. Setup Times
111. Hold Times
112. Clock to Output Times
113. Minimum Clock to Output Times
114. Board Trace Model Assignments
115. Input Transition Times
116. Signal Integrity Metrics (Slow 1200mv 0c Model)
117. Signal Integrity Metrics (Slow 1200mv 85c Model)
118. Signal Integrity Metrics (Fast 1200mv 0c Model)
119. Setup Transfers
120. Hold Transfers
121. Recovery Transfers
122. Removal Transfers
123. Report TCCS
124. Report RSKM
125. Unconstrained Paths
126. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; cmos_fpga_vga                                                    ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE10F17C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; clk_50                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                         ; { clk_50 }                                                ;
; cmos_pclk                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                         ; { cmos_pclk }                                             ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; clk_50 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; clk_50 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ; Generated ; 8.000  ; 125.0 MHz  ; -3.000 ; 1.000  ; 50.00      ; 2         ; 5           ; -135.0 ;        ;           ;            ; false    ; clk_50 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] } ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 86.85 MHz  ; 86.85 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;      ;
; 146.78 MHz ; 146.78 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;      ;
; 162.28 MHz ; 162.28 MHz      ; cmos_pclk                                             ;      ;
; 179.57 MHz ; 179.57 MHz      ; clk_50                                                ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -5.443 ; -171.337      ;
; cmos_pclk                                             ; -2.800 ; -96.432       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.187  ; 0.000         ;
; clk_50                                                ; 14.431 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -0.522 ; -4.581        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.435  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.452  ; 0.000         ;
; clk_50                                                ; 0.453  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; -2.889 ; -5.778        ;
; cmos_pclk                                             ; -0.396 ; -1.663        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 2.592  ; 0.000         ;
; clk_50                                                ; 17.712 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -0.750 ; -13.482       ;
; clk_50                                                ; 1.192  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 2.876  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.975  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -3.000 ; -86.272       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.720  ; 0.000         ;
; clk_50                                                ; 9.784  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.721 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.443 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_we_reg       ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.345     ; 3.086      ;
; -5.443 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.345     ; 3.086      ;
; -5.442 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.338     ; 3.092      ;
; -5.206 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.749     ; 2.398      ;
; -5.051 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_we_reg       ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.348     ; 2.691      ;
; -5.051 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.348     ; 2.691      ;
; -5.050 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.341     ; 2.697      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[7]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -5.033 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.766     ; 2.208      ;
; -4.954 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 2.147      ;
; -4.954 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 2.147      ;
; -4.954 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 2.147      ;
; -4.954 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 2.147      ;
; -4.954 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 2.147      ;
; -4.954 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 2.147      ;
; -4.954 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 2.147      ;
; -4.935 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.749     ; 2.127      ;
; -4.840 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.749     ; 2.032      ;
; -4.776 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 1.969      ;
; -4.759 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 1.952      ;
; -4.576 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 1.769      ;
; -4.568 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.749     ; 1.760      ;
; -4.564 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.749     ; 1.756      ;
; -4.531 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                             ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 2.150      ;
; -4.327 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 1.520      ;
; -4.324 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 1.517      ;
; -4.320 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.748     ; 1.513      ;
; -4.156 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.749     ; 1.348      ;
; -4.043 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.775     ; 2.256      ;
; -4.019 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 2.229      ;
; -3.964 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 2.174      ;
; -3.957 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.775     ; 2.170      ;
; -3.924 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.015     ; 1.897      ;
; -3.905 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.018     ; 1.875      ;
; -3.903 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.018     ; 1.873      ;
; -3.902 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.015     ; 1.875      ;
; -3.901 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 2.111      ;
; -3.886 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.775     ; 2.099      ;
; -3.878 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.015     ; 1.851      ;
; -3.831 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.018     ; 1.801      ;
; -3.817 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.018     ; 1.787      ;
; -3.802 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.018     ; 1.772      ;
; -3.785 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.018     ; 1.755      ;
; -3.783 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.015     ; 1.756      ;
; 3.597  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[4]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.206      ;
; 3.761  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.186     ; 4.054      ;
; 3.783  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[0]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.020      ;
; 3.828  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[4]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.166     ; 4.007      ;
; 4.017  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[1]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 3.786      ;
; 4.167  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[9]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.187     ; 3.647      ;
; 4.282  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[1]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.166     ; 3.553      ;
; 4.380  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.187     ; 3.434      ;
; 4.390  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 3.413      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.481  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.213     ; 3.307      ;
; 4.495  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[5]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 3.308      ;
; 4.544  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[8]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.187     ; 3.270      ;
; 4.614  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 3.189      ;
; 4.640  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[10]         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.187     ; 3.174      ;
; 4.659  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[2]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.166     ; 3.176      ;
; 4.849  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[5]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.166     ; 2.986      ;
; 4.880  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[9]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.184     ; 2.937      ;
; 4.944  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.184     ; 2.873      ;
; 4.982  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[6]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.184     ; 2.835      ;
; 5.064  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[8]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.184     ; 2.753      ;
; 5.269  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[3]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.166     ; 2.566      ;
; 5.707  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                       ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.174     ; 2.120      ;
; 5.805  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[7]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.167     ; 2.029      ;
; 5.927  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                       ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.174     ; 1.900      ;
; 5.973  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[7]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.184     ; 1.844      ;
; 6.034  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                        ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.173     ; 1.794      ;
; 6.087  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                        ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.173     ; 1.741      ;
; 28.486 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.057     ; 11.458     ;
; 28.915 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 11.022     ;
; 29.020 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 10.917     ;
; 29.144 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 10.793     ;
; 29.161 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 10.776     ;
; 29.262 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 10.675     ;
; 29.264 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 10.673     ;
; 29.659 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 10.261     ;
; 29.879 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 10.042     ;
; 29.884 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 10.036     ;
; 29.935 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 9.987      ;
; 29.987 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 9.935      ;
; 30.005 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 9.916      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.800 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 4.125      ;
; -2.637 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.962      ;
; -2.601 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.926      ;
; -2.581 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.009      ; 3.111      ;
; -2.581 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.009      ; 3.111      ;
; -2.581 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.009      ; 3.111      ;
; -2.581 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.009      ; 3.111      ;
; -2.581 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.009      ; 3.111      ;
; -2.581 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.009      ; 3.111      ;
; -2.577 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.219     ; 2.879      ;
; -2.577 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.219     ; 2.879      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.570 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.049      ; 3.140      ;
; -2.515 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.182     ; 2.854      ;
; -2.515 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.182     ; 2.854      ;
; -2.515 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.182     ; 2.854      ;
; -2.515 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.182     ; 2.854      ;
; -2.515 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.182     ; 2.854      ;
; -2.515 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.182     ; 2.854      ;
; -2.410 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.046     ; 3.385      ;
; -2.410 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.046     ; 3.385      ;
; -2.410 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.046     ; 3.385      ;
; -2.410 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.046     ; 3.385      ;
; -2.410 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.046     ; 3.385      ;
; -2.410 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.046     ; 3.385      ;
; -2.406 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.274     ; 3.153      ;
; -2.406 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.274     ; 3.153      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.399 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.006     ; 3.414      ;
; -2.344 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.237     ; 3.128      ;
; -2.344 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.237     ; 3.128      ;
; -2.344 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.237     ; 3.128      ;
; -2.344 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.237     ; 3.128      ;
; -2.344 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.237     ; 3.128      ;
; -2.344 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.237     ; 3.128      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.304 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.038      ; 2.863      ;
; -2.303 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.628      ;
; -2.287 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.231     ; 2.577      ;
; -2.287 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.231     ; 2.577      ;
; -2.287 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.231     ; 2.577      ;
; -2.287 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.231     ; 2.577      ;
; -2.287 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.231     ; 2.577      ;
; -2.287 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.231     ; 2.577      ;
; -2.187 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.512      ;
; -2.168 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.493      ;
; -2.165 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.490      ;
; -2.159 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.484      ;
; -2.060 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.265     ; 2.316      ;
; -2.060 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.265     ; 2.316      ;
; -2.042 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.367      ;
; -2.029 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.002     ; 2.548      ;
; -2.029 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.002     ; 2.548      ;
; -2.029 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.002     ; 2.548      ;
; -2.029 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.002     ; 2.548      ;
; -2.029 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.002     ; 2.548      ;
; -2.029 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.002     ; 2.548      ;
; -2.010 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.313      ; 3.344      ;
; -2.006 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.304      ; 3.331      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -2.001 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.107     ; 2.415      ;
; -1.968 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.329     ; 2.160      ;
; -1.930 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.289     ; 2.162      ;
; -1.895 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.329     ; 2.087      ;
; -1.847 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.547     ; 1.821      ;
; -1.838 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.581     ; 1.778      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.187 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.768      ;
; 1.187 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.768      ;
; 1.239 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.716      ;
; 1.334 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.621      ;
; 1.334 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.621      ;
; 1.386 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.569      ;
; 1.439 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.069     ; 6.493      ;
; 1.485 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.069     ; 6.447      ;
; 1.488 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.058     ; 6.455      ;
; 1.488 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.058     ; 6.455      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.494 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.426      ;
; 1.526 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 6.420      ;
; 1.526 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 6.420      ;
; 1.533 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.422      ;
; 1.533 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.422      ;
; 1.540 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.058     ; 6.403      ;
; 1.578 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 6.368      ;
; 1.585 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 6.370      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.642 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.278      ;
; 1.644 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.276      ;
; 1.644 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.276      ;
; 1.645 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.275      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.648 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.272      ;
; 1.652 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.082     ; 6.267      ;
; 1.652 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.082     ; 6.267      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.676 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.244      ;
; 1.691 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.069     ; 6.241      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.221      ;
; 1.704 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.082     ; 6.215      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.711 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.081     ; 6.209      ;
; 1.718 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 6.223      ;
; 1.718 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 6.223      ;
; 1.729 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.069     ; 6.203      ;
; 1.737 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.069     ; 6.195      ;
; 1.747 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.095     ; 6.159      ;
; 1.747 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.095     ; 6.159      ;
; 1.747 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.095     ; 6.159      ;
; 1.750 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 6.189      ;
; 1.750 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 6.189      ;
; 1.770 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 6.171      ;
; 1.772 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.104     ; 6.125      ;
; 1.772 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.104     ; 6.125      ;
; 1.773 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.064     ; 6.164      ;
; 1.773 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.064     ; 6.164      ;
; 1.787 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.068     ; 6.146      ;
; 1.788 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.068     ; 6.145      ;
; 1.790 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.068     ; 6.143      ;
; 1.790 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.068     ; 6.143      ;
; 1.790 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.069     ; 6.142      ;
; 1.791 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.068     ; 6.142      ;
; 1.802 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 6.137      ;
; 1.822 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.263      ; 6.357      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.489      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.421      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.408      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.332      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.273      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.231      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.731 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.189      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.121      ;
; 14.855 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.065      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                               ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.522 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.367      ; 3.137      ;
; -0.522 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.367      ; 3.137      ;
; -0.522 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.367      ; 3.137      ;
; -0.522 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.367      ; 3.137      ;
; -0.522 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.367      ; 3.137      ;
; -0.522 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.367      ; 3.137      ;
; -0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.131      ; 2.947      ;
; -0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.131      ; 2.947      ;
; -0.131 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.331      ; 3.492      ;
; -0.129 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.331      ; 3.494      ;
; -0.110 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.331      ; 3.513      ;
; -0.076 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.331      ; 3.547      ;
; -0.051 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.331      ; 3.572      ;
; 0.420  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.126      ; 0.758      ;
; 0.478  ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 0.746      ;
; 0.478  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 0.746      ;
; 0.478  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 0.746      ;
; 0.478  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 0.746      ;
; 0.478  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 0.746      ;
; 0.478  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.104      ; 0.794      ;
; 0.479  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.104      ; 0.795      ;
; 0.479  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.104      ; 0.795      ;
; 0.481  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.104      ; 0.797      ;
; 0.490  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 0.758      ;
; 0.491  ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|data_change_state ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 0.758      ;
; 0.535  ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 0.803      ;
; 0.635  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.145      ; 0.992      ;
; 0.675  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.104      ; 0.991      ;
; 0.676  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.145      ; 1.033      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.006      ;
; 0.773  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.040      ;
; 0.773  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.040      ;
; 0.774  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.041      ;
; 0.788  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.055      ;
; 0.788  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.055      ;
; 0.788  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.055      ;
; 0.789  ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.056      ;
; 0.791  ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.058      ;
; 0.792  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.059      ;
; 0.792  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.059      ;
; 0.792  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.059      ;
; 0.936  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.107      ; 1.255      ;
; 0.939  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.207      ;
; 0.955  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.223      ;
; 0.977  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.244      ;
; 1.063  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; -0.083     ; 1.192      ;
; 1.080  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.348      ;
; 1.096  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.364      ;
; 1.127  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.394      ;
; 1.134  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.401      ;
; 1.135  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.402      ;
; 1.135  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.402      ;
; 1.143  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.410      ;
; 1.143  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.410      ;
; 1.143  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.410      ;
; 1.143  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.410      ;
; 1.144  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.411      ;
; 1.144  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.411      ;
; 1.152  ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.419      ;
; 1.153  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.420      ;
; 1.153  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.420      ;
; 1.162  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.429      ;
; 1.162  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.429      ;
; 1.171  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.439      ;
; 1.181  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.112      ; 1.005      ;
; 1.182  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.450      ;
; 1.185  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.453      ;
; 1.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.454      ;
; 1.187  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.455      ;
; 1.208  ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.112      ; 1.032      ;
; 1.209  ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.112      ; 1.033      ;
; 1.258  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.525      ;
; 1.267  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.534      ;
; 1.269  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.107      ; 1.588      ;
; 1.274  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.541      ;
; 1.274  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.541      ;
; 1.274  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.541      ;
; 1.274  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.541      ;
; 1.275  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.542      ;
; 1.275  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.542      ;
; 1.283  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.550      ;
; 1.283  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.550      ;
; 1.283  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.550      ;
; 1.284  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.551      ;
; 1.284  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.551      ;
; 1.286  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.112      ; 1.110      ;
; 1.288  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.107      ; 1.607      ;
; 1.293  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.560      ;
; 1.293  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.560      ;
; 1.302  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.569      ;
; 1.326  ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; -0.009     ; 1.029      ;
; 1.329  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.597      ;
; 1.332  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.056      ; 1.600      ;
; 1.332  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.599      ;
; 1.366  ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; -0.051     ; 1.027      ;
; 1.398  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.665      ;
; 1.407  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.674      ;
; 1.409  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.107      ; 1.728      ;
; 1.412  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.679      ;
; 1.414  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 1.681      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.435 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.479      ; 1.168      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                    ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.491 ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.479      ; 1.226      ;
; 0.502 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.507 ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.509 ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.525 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.530 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.824      ;
; 0.534 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.537 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.406      ; 1.197      ;
; 0.540 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.832      ;
; 0.541 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.542 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.497      ; 1.293      ;
; 0.542 ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.543 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.497      ; 1.294      ;
; 0.543 ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.545 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.546 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.838      ;
; 0.549 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.549 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.551 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.559 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.561 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.497      ; 1.312      ;
; 0.561 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.497      ; 1.312      ;
; 0.563 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 1.212      ;
; 0.564 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 1.213      ;
; 0.566 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.858      ;
; 0.567 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.571 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.501      ; 1.326      ;
; 0.574 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 1.223      ;
; 0.581 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 1.230      ;
; 0.596 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.406      ; 1.256      ;
; 0.626 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.626 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.497      ; 1.377      ;
; 0.626 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.627 ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.642 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.647 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.497      ; 1.398      ;
; 0.650 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.650 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.497      ; 1.401      ;
; 0.684 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.701 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.732 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.026      ;
; 0.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.026      ;
; 0.740 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.746 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.754 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.483      ; 1.491      ;
; 0.757 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.484 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.777      ;
; 0.489 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.782      ;
; 0.490 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.782      ;
; 0.494 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.788      ;
; 0.494 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.787      ;
; 0.495 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.787      ;
; 0.496 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.488      ; 1.238      ;
; 0.502 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.477      ; 1.240      ;
; 0.509 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.477      ; 1.241      ;
; 0.514 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.478      ; 1.246      ;
; 0.515 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.808      ;
; 0.517 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.810      ;
; 0.519 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.812      ;
; 0.520 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.478      ; 1.252      ;
; 0.521 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.477      ; 1.252      ;
; 0.524 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.817      ;
; 0.526 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.533 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.543 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.404      ; 1.201      ;
; 0.548 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.841      ;
; 0.564 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.478      ; 1.296      ;
; 0.564 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.396      ; 1.214      ;
; 0.579 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.396      ; 1.229      ;
; 0.602 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.396      ; 1.252      ;
; 0.623 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.917      ;
; 0.631 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.923      ;
; 0.633 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.651 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.943      ;
; 0.668 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.344      ;
; 0.691 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.983      ;
; 0.693 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 0.984      ;
; 0.693 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.985      ;
; 0.700 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.376      ;
; 0.701 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.995      ;
; 0.708 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.715 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.007      ;
; 0.720 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.012      ;
; 0.726 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.018      ;
; 0.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.026      ;
; 0.737 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.031      ;
; 0.740 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.749 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.043      ;
; 0.750 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.753 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.046      ;
; 0.758 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.478      ; 1.490      ;
; 0.758 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.050      ;
; 0.761 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                                ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.802      ;
; 0.698 ; system_ctrl:u_system_ctrl|rst_nr1                             ; system_ctrl:u_system_ctrl|rst_nr2                             ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.991      ;
; 0.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.059      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.411      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.416      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.420      ;
; 1.132 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.429      ;
; 1.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.472      ;
; 1.181 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.474      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.550      ;
; 1.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.556      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.568      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.680      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.889 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 4.198      ;
; -2.889 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 4.198      ;
; -2.666 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.975      ;
; -2.666 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.975      ;
; -2.630 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.939      ;
; -2.630 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.939      ;
; -2.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.917      ;
; -2.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.917      ;
; -2.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.898      ;
; -2.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.898      ;
; -2.566 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.875      ;
; -2.566 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.875      ;
; -2.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.827      ;
; -2.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.827      ;
; -2.472 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.781      ;
; -2.472 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.781      ;
; -2.450 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.759      ;
; -2.450 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.759      ;
; -2.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.679      ;
; -2.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.679      ;
; -2.330 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.639      ;
; -2.330 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.639      ;
; -2.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.610      ;
; -2.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.610      ;
; -2.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.584      ;
; -2.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.584      ;
; -2.224 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.533      ;
; -2.224 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.533      ;
; -2.198 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.507      ;
; -2.198 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.507      ;
; -2.183 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.492      ;
; -2.183 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.492      ;
; -2.176 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.485      ;
; -2.176 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.485      ;
; -2.159 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.468      ;
; -2.159 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.468      ;
; -2.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.428      ;
; -2.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.428      ;
; -2.080 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.389      ;
; -2.080 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.389      ;
; -1.992 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.301      ;
; -1.992 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.301      ;
; -1.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.284      ;
; -1.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.284      ;
; -1.945 ; system_ctrl:u_system_ctrl|rst_nr2                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.254      ;
; -1.945 ; system_ctrl:u_system_ctrl|rst_nr2                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.254      ;
; -1.815 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.124      ;
; -1.815 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.642     ; 3.124      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.677  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.121     ; 5.203      ;
; 2.739  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.139      ;
; 2.739  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.139      ;
; 2.739  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.139      ;
; 2.739  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.139      ;
; 2.739  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.139      ;
; 2.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.089      ;
; 2.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.089      ;
; 2.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.089      ;
; 2.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[10]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.089      ;
; 2.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.089      ;
; 2.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.089      ;
; 2.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 5.089      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.950  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.110     ; 4.941      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 2.984  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.123     ; 4.894      ;
; 3.012  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.122     ; 4.867      ;
; 3.012  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.122     ; 4.867      ;
; 3.012  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.122     ; 4.867      ;
; 3.012  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.122     ; 4.867      ;
; 3.012  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.122     ; 4.867      ;
; 3.012  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.122     ; 4.867      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_pclk'                                                                                                                                                                  ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.689      ; 3.496      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.689      ; 3.496      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.737      ; 3.498      ;
; -0.115 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.971      ; 3.497      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 3.039      ; 3.508      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 3.039      ; 3.508      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 3.039      ; 3.508      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 3.039      ; 3.508      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 3.039      ; 3.508      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 3.039      ; 3.508      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 3.039      ; 3.508      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.617      ; 3.498      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.617      ; 3.498      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.617      ; 3.498      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.617      ; 3.498      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.617      ; 3.498      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.617      ; 3.498      ;
; 0.147  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.732      ; 3.496      ;
; 0.147  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.732      ; 3.496      ;
; 0.147  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.732      ; 3.496      ;
; 0.147  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.732      ; 3.496      ;
; 0.147  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.732      ; 3.496      ;
; 0.147  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.732      ; 3.496      ;
; 0.147  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.732      ; 3.496      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.155  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.741      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.262  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.848      ; 3.497      ;
; 0.570  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 3.158      ; 3.499      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.199     ; 5.210      ;
; 2.634 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.233     ; 5.134      ;
; 2.634 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.233     ; 5.134      ;
; 2.634 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.233     ; 5.134      ;
; 2.634 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.233     ; 5.134      ;
; 2.634 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.233     ; 5.134      ;
; 2.634 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.233     ; 5.134      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.637 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.222     ; 5.142      ;
; 2.646 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.216     ; 5.139      ;
; 2.646 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.216     ; 5.139      ;
; 2.685 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 5.089      ;
; 2.685 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 5.089      ;
; 2.685 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 5.089      ;
; 2.685 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 5.089      ;
; 2.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.093      ; 5.293      ;
; 2.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.093      ; 5.293      ;
; 2.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.093      ; 5.293      ;
; 2.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.093      ; 5.293      ;
; 2.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.093      ; 5.293      ;
; 2.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.093      ; 5.293      ;
; 2.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.093      ; 5.293      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.743 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.104      ; 5.277      ;
; 2.791 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.100      ; 5.357      ;
; 2.818 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.111      ; 5.341      ;
; 2.835 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.225     ; 4.941      ;
; 2.835 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.225     ; 4.941      ;
; 2.835 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.225     ; 4.941      ;
; 2.835 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.225     ; 4.941      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.837 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.219     ; 4.945      ;
; 2.912 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.199     ; 4.890      ;
; 2.912 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.199     ; 4.890      ;
; 2.914 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.229     ; 4.858      ;
; 2.914 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.229     ; 4.858      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.918 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.885      ;
; 2.923 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 4.851      ;
; 2.923 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 4.851      ;
; 2.923 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 4.851      ;
; 2.923 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 4.851      ;
; 2.923 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 4.851      ;
; 2.923 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.227     ; 4.851      ;
; 2.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.197     ; 4.868      ;
; 2.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.197     ; 4.868      ;
; 2.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.197     ; 4.868      ;
; 2.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.197     ; 4.868      ;
; 2.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.197     ; 4.868      ;
; 2.936 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.197     ; 4.868      ;
; 3.050 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.215     ; 4.736      ;
; 3.050 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.215     ; 4.736      ;
; 3.050 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.215     ; 4.736      ;
; 3.050 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.215     ; 4.736      ;
; 3.050 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.215     ; 4.736      ;
; 3.050 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.215     ; 4.736      ;
; 3.050 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.215     ; 4.736      ;
; 3.404 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.177     ; 4.420      ;
; 3.467 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.211     ; 4.323      ;
; 3.467 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.211     ; 4.323      ;
; 3.467 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.211     ; 4.323      ;
; 3.467 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.211     ; 4.323      ;
; 3.467 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.211     ; 4.323      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_50'                                                                                                                                         ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 17.712 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 2.208      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 1.636      ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_pclk'                                                                                                                                                                   ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.750 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.732      ; 3.274      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.409      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.298      ; 3.268      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.289      ; 3.267      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.289      ; 3.267      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.289      ; 3.267      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.289      ; 3.267      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.289      ; 3.267      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.289      ; 3.267      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.289      ; 3.267      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.169      ; 3.270      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.169      ; 3.270      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.169      ; 3.270      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.169      ; 3.270      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.169      ; 3.270      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.169      ; 3.270      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.608      ; 3.284      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.608      ; 3.284      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.608      ; 3.284      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.608      ; 3.284      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.608      ; 3.284      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.608      ; 3.284      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.608      ; 3.284      ;
; -0.060 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.536      ; 3.268      ;
; 0.185  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.292      ; 3.269      ;
; 0.232  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.243      ; 3.267      ;
; 0.232  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.243      ; 3.267      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_50'                                                                                                                                         ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.192 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 1.485      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
; 1.748 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 2.041      ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.174      ; 3.282      ;
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[10]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.174      ; 3.282      ;
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.174      ; 3.282      ;
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.174      ; 3.282      ;
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.174      ; 3.282      ;
; 2.879 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.274      ;
; 2.879 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.274      ;
; 2.879 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.274      ;
; 2.879 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.274      ;
; 2.879 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.274      ;
; 2.879 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.274      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[5]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.259      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[4]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.259      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.259      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.259      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[2]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.259      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.259      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.880 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.276      ;
; 2.881 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.260      ;
; 2.881 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.260      ;
; 2.881 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.260      ;
; 2.881 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 3.260      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.882 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 3.259      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.256      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.257      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 3.258      ;
; 2.895 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.257      ;
; 3.160 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.466      ; 3.900      ;
; 3.188 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.455      ; 3.917      ;
; 3.202 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.132      ; 3.566      ;
; 3.202 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.132      ; 3.566      ;
; 3.202 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.132      ; 3.566      ;
; 3.202 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.132      ; 3.566      ;
; 3.202 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.132      ; 3.566      ;
; 3.202 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.132      ; 3.566      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 3.898      ;
; 3.210 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.572      ;
; 3.210 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 3.572      ;
; 3.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.450      ; 3.915      ;
; 3.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.450      ; 3.915      ;
; 3.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.450      ; 3.915      ;
; 3.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.450      ; 3.915      ;
; 3.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.450      ; 3.915      ;
; 3.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.450      ; 3.915      ;
; 3.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.450      ; 3.915      ;
; 3.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.684      ;
; 3.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.684      ;
; 3.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.684      ;
; 3.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.684      ;
; 3.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.684      ;
; 3.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.684      ;
; 3.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.684      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.975 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 3.269      ;
; 2.982 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 3.241      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 3.243      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 3.243      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 3.248      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.276      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.276      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.276      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.276      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.276      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.276      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 3.281      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.276      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 3.282      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 3.281      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 3.281      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 3.243      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 3.243      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 3.243      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 3.243      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[22]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.246      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 3.245      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 3.245      ;
; 2.983 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 3.245      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.247      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.247      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.247      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.247      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.247      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 3.247      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[23]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 3.248      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 3.245      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 3.245      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 3.245      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 3.245      ;
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 3.245      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 3.266      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 3.266      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 3.264      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 3.266      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[10]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 3.275      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[9]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 3.275      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[8]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 3.275      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 3.275      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 3.264      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 3.264      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 3.275      ;
; 2.985 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 3.275      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cmos_pclk ; Rise       ; cmos_pclk                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_change_state ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_valid        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.154  ; 0.342        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ;
; 0.161  ; 0.349        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ;
; 0.161  ; 0.349        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ;
; 0.161  ; 0.349        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ;
; 0.161  ; 0.349        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ;
; 0.161  ; 0.349        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ;
; 0.161  ; 0.349        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ;
; 0.161  ; 0.349        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.193  ; 0.381        ; 0.188          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                    ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                    ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[22]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[9]                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[23]                                                                                                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                      ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                  ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                              ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                               ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                               ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                               ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                               ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|rst_nr1|clk                                       ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|rst_nr2|clk                                       ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                  ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                    ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                      ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                    ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                      ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                  ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|rst_nr1|clk                                       ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|rst_nr2|clk                                       ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs                                                                                                                                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[10]                                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[6]                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[7]                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[8]                                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[9]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                                    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                           ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                           ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                           ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                           ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                           ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[0]                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[1]                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[2]                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[3]                                               ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_we_reg       ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; 1.620 ; 1.802 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; 1.291 ; 1.496 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; 1.144 ; 1.380 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; 0.919 ; 1.151 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; 1.082 ; 1.325 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; 0.927 ; 1.158 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; 1.099 ; 1.342 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; 1.385 ; 1.619 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; 1.620 ; 1.802 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; 1.694 ; 1.970 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; 1.550 ; 1.815 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; 7.654 ; 8.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 5.490 ; 5.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.362 ; 5.687 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.668 ; 4.889 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.610 ; 4.839 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 4.814 ; 5.061 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 4.872 ; 5.127 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 4.740 ; 4.992 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 4.870 ; 5.126 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 4.739 ; 4.999 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.449 ; 5.759 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.324 ; 5.608 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.165 ; 5.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.355 ; 5.670 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.490 ; 5.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.418 ; 5.729 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.233 ; 5.503 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.179 ; 5.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; -0.418 ; -0.625 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; -0.782 ; -0.964 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; -0.651 ; -0.874 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; -0.418 ; -0.625 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; -0.590 ; -0.820 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; -0.425 ; -0.632 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; -0.607 ; -0.837 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; -0.876 ; -1.101 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; -1.102 ; -1.276 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; -1.199 ; -1.464 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; -1.029 ; -1.278 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; -6.285 ; -6.608 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; -3.816 ; -4.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; -4.554 ; -4.866 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; -3.870 ; -4.072 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; -3.816 ; -4.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; -4.027 ; -4.265 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; -4.083 ; -4.328 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; -3.940 ; -4.171 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; -4.082 ; -4.328 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; -3.940 ; -4.179 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; -4.637 ; -4.936 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; -4.518 ; -4.791 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; -4.349 ; -4.597 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; -4.548 ; -4.851 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; -4.678 ; -4.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; -4.608 ; -4.907 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; -4.414 ; -4.661 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; -4.363 ; -4.623 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 3.235  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 12.989 ; 12.853 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 5.691  ; 5.897  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 8.146  ; 8.039  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 10.298 ; 9.972  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 10.055 ; 9.693  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 9.986  ; 9.697  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 10.039 ; 9.687  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 9.627  ; 9.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 10.298 ; 9.972  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 3.073  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 10.663 ; 10.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 10.663 ; 10.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 9.557  ; 9.276  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 10.027 ; 9.744  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 9.645  ; 9.332  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 9.966  ; 9.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 9.869  ; 9.563  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 5.612  ; 5.397  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 10.457 ; 10.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 10.254 ; 9.851  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 10.457 ; 10.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 10.214 ; 9.883  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 10.175 ; 9.834  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 10.326 ; 9.985  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 6.677  ; 6.635  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 8.968  ; 8.858  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 8.273  ; 8.041  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 8.273  ; 8.041  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 8.725  ; 8.449  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 8.715  ; 8.439  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 8.300  ; 8.068  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 8.682  ; 8.385  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 8.968  ; 8.858  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 7.986  ; 7.758  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 3.126  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 3.013  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 5.767  ; 5.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 5.174  ; 5.283  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 5.164  ; 5.259  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 5.380  ; 5.547  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 5.099  ; 5.208  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 5.581  ; 5.706  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 5.178  ; 5.247  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 5.689  ; 5.875  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 5.690  ; 5.883  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 5.767  ; 5.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 5.130  ; 5.249  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 5.719  ; 5.922  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 5.682  ; 5.885  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 6.187  ; 6.468  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 6.187  ; 6.468  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 5.750  ; 5.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 5.604  ; 5.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 4.942  ; 4.838  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 4.396  ; 4.493  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 6.193  ; 5.971  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 6.096  ; 5.922  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 5.244  ; 5.106  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 5.277  ; 5.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.528  ; 5.351  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.705  ; 5.510  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.643  ; 5.469  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.551  ; 5.349  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.885  ; 5.670  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 6.036  ; 5.870  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 6.056  ; 5.894  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 6.102  ; 5.971  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 6.193  ; 5.947  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.264  ; 5.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.526  ; 5.321  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.312  ; 5.175  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.607  ; 5.423  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 5.841  ; 6.103  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 5.518  ; 5.694  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -1.236 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -1.255 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 2.739  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 6.838  ; 6.777  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 5.083  ; 5.284  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 7.428  ; 7.286  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 5.902  ; 5.774  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 6.368  ; 6.174  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 5.902  ; 5.774  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 6.350  ; 6.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 5.939  ; 5.788  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 6.172  ; 6.006  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 2.578  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 5.468  ; 5.346  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 6.532  ; 6.319  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 5.468  ; 5.346  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 5.921  ; 5.798  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 5.958  ; 5.810  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 5.866  ; 5.741  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 5.776  ; 5.630  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 5.009  ; 4.800  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 5.310  ; 5.022  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 5.562  ; 5.224  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 5.675  ; 5.338  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 5.332  ; 5.081  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 5.310  ; 5.022  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 6.214  ; 6.035  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 6.090  ; 6.051  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 7.287  ; 7.067  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 7.562  ; 7.339  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 7.562  ; 7.339  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 7.997  ; 7.731  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 7.987  ; 7.721  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 7.588  ; 7.365  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 7.955  ; 7.669  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 8.283  ; 8.180  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 7.287  ; 7.067  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 2.632  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 2.519  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 4.516  ; 4.621  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 4.588  ; 4.694  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 4.578  ; 4.671  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 4.785  ; 4.946  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 4.516  ; 4.621  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 4.978  ; 5.100  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 4.591  ; 4.658  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 5.082  ; 5.261  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 5.082  ; 5.269  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 5.156  ; 5.341  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 4.545  ; 4.660  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 5.111  ; 5.307  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 5.075  ; 5.270  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 5.140  ; 5.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 5.556  ; 5.828  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 5.140  ; 5.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 5.001  ; 5.211  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 4.367  ; 4.266  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 3.844  ; 3.939  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 4.657  ; 4.523  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.475  ; 5.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.657  ; 4.523  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.688  ; 4.564  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 4.930  ; 4.758  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.100  ; 4.911  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.040  ; 4.871  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 4.952  ; 4.756  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.273  ; 5.065  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.418  ; 5.256  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.437  ; 5.280  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.481  ; 5.353  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.568  ; 5.330  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 4.677  ; 4.539  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 4.928  ; 4.729  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 4.723  ; 4.589  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.006  ; 4.828  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 5.227  ; 5.481  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 4.919  ; 5.090  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -1.673 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -1.693 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 11.803 ; 11.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 5.395  ; 5.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 6.498  ; 6.384  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 5.395  ; 5.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 5.395  ; 5.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 6.070  ; 5.956  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 6.070  ; 5.956  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 6.070  ; 5.956  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 6.070  ; 5.956  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 6.387  ; 6.273  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 6.498  ; 6.384  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 6.500  ; 6.386  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 6.500  ; 6.386  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 6.482  ; 6.368  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 6.531  ; 6.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 6.531  ; 6.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 6.531  ; 6.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 6.529  ; 6.415  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 5.743 ; 5.629 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 4.776 ; 4.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.835 ; 5.721 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.776 ; 4.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.776 ; 4.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.424 ; 5.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.424 ; 5.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.424 ; 5.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.424 ; 5.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.728 ; 5.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.835 ; 5.721 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.836 ; 5.722 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.836 ; 5.722 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.819 ; 5.705 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.867 ; 5.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.867 ; 5.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.867 ; 5.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.865 ; 5.751 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 11.674    ; 11.788    ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 5.213     ; 5.327     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 6.272     ; 6.386     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 5.213     ; 5.327     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 5.213     ; 5.327     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.790     ; 5.904     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.790     ; 5.904     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.790     ; 5.904     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.790     ; 5.904     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 6.063     ; 6.177     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 6.272     ; 6.386     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 6.274     ; 6.388     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 6.274     ; 6.388     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 6.259     ; 6.373     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 6.301     ; 6.415     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 6.301     ; 6.415     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 6.301     ; 6.415     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 6.299     ; 6.413     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 5.499     ; 5.613     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 4.597     ; 4.711     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.614     ; 5.728     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.597     ; 4.711     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.597     ; 4.711     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.151     ; 5.265     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.151     ; 5.265     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.151     ; 5.265     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.151     ; 5.265     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.413     ; 5.527     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.614     ; 5.728     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.616     ; 5.730     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.616     ; 5.730     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.601     ; 5.715     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.641     ; 5.755     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.641     ; 5.755     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.641     ; 5.755     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.639     ; 5.753     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 91.52 MHz  ; 91.52 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;      ;
; 154.8 MHz  ; 154.8 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;      ;
; 178.38 MHz ; 178.38 MHz      ; cmos_pclk                                             ;      ;
; 193.24 MHz ; 193.24 MHz      ; clk_50                                                ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -4.978 ; -155.873      ;
; cmos_pclk                                             ; -2.555 ; -83.756       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.540  ; 0.000         ;
; clk_50                                                ; 14.825 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -0.539 ; -4.799        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.400  ; 0.000         ;
; clk_50                                                ; 0.401  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.401  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; -2.255 ; -4.510        ;
; cmos_pclk                                             ; -0.494 ; -3.071        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 2.984  ; 0.000         ;
; clk_50                                                ; 17.856 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -0.772 ; -13.799       ;
; clk_50                                                ; 1.095  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 2.573  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.661  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -3.000 ; -86.730       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.716  ; 0.000         ;
; clk_50                                                ; 9.772  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.717 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.978 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.083     ; 2.874      ;
; -4.977 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_we_reg       ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.088     ; 2.868      ;
; -4.977 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.088     ; 2.868      ;
; -4.757 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.444     ; 2.255      ;
; -4.598 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.083     ; 2.494      ;
; -4.597 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_we_reg       ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.088     ; 2.488      ;
; -4.597 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.088     ; 2.488      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[7]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.460     ; 2.071      ;
; -4.520 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 2.019      ;
; -4.520 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 2.019      ;
; -4.520 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 2.019      ;
; -4.520 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 2.019      ;
; -4.520 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 2.019      ;
; -4.520 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 2.019      ;
; -4.520 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 2.019      ;
; -4.453 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.444     ; 1.951      ;
; -4.382 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.444     ; 1.880      ;
; -4.318 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 1.817      ;
; -4.300 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 1.799      ;
; -4.129 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                             ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.026     ; 2.045      ;
; -4.122 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 1.621      ;
; -4.119 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.444     ; 1.617      ;
; -4.115 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.444     ; 1.613      ;
; -3.933 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 1.432      ;
; -3.930 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 1.429      ;
; -3.927 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.443     ; 1.426      ;
; -3.737 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.542     ; 2.174      ;
; -3.723 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.444     ; 1.221      ;
; -3.702 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.542     ; 2.139      ;
; -3.649 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.542     ; 2.086      ;
; -3.647 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.542     ; 2.084      ;
; -3.619 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.820      ;
; -3.599 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.542     ; 2.036      ;
; -3.597 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.798      ;
; -3.597 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.798      ;
; -3.591 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.542     ; 2.028      ;
; -3.588 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.789      ;
; -3.581 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.782      ;
; -3.528 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.729      ;
; -3.523 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.724      ;
; -3.503 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.704      ;
; -3.489 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.690      ;
; -3.486 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.778     ; 1.687      ;
; 3.834  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[4]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 3.993      ;
; 3.967  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[0]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 3.860      ;
; 4.051  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.162     ; 3.789      ;
; 4.128  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[4]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.145     ; 3.729      ;
; 4.206  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[1]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 3.621      ;
; 4.451  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[9]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 3.388      ;
; 4.521  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[1]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.145     ; 3.336      ;
; 4.573  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 3.254      ;
; 4.630  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 3.209      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.660  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 3.153      ;
; 4.684  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[5]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 3.143      ;
; 4.760  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[8]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 3.079      ;
; 4.789  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 3.038      ;
; 4.837  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[2]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.145     ; 3.020      ;
; 4.850  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[10]         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 2.989      ;
; 5.045  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[5]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.145     ; 2.812      ;
; 5.071  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[9]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 2.770      ;
; 5.152  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 2.689      ;
; 5.172  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[6]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 2.669      ;
; 5.255  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[8]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 2.586      ;
; 5.450  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[3]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.145     ; 2.407      ;
; 5.831  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                       ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.153     ; 2.018      ;
; 5.981  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[7]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.146     ; 1.875      ;
; 6.036  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                       ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.153     ; 1.813      ;
; 6.151  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                        ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.151     ; 1.700      ;
; 6.171  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[7]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 1.670      ;
; 6.203  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                        ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.151     ; 1.648      ;
; 29.073 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.051     ; 10.878     ;
; 29.541 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.058     ; 10.403     ;
; 29.578 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.058     ; 10.366     ;
; 29.726 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.058     ; 10.218     ;
; 29.778 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.058     ; 10.166     ;
; 29.865 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.058     ; 10.079     ;
; 29.911 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.058     ; 10.033     ;
; 30.217 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 9.713      ;
; 30.443 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 9.487      ;
; 30.475 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 9.456      ;
; 30.502 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 9.431      ;
; 30.554 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 9.379      ;
; 30.583 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 9.348      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.555 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.879      ;
; -2.415 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.739      ;
; -2.390 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.714      ;
; -2.303 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.063     ; 2.762      ;
; -2.303 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.063     ; 2.762      ;
; -2.302 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.162      ; 2.986      ;
; -2.302 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.162      ; 2.986      ;
; -2.302 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.162      ; 2.986      ;
; -2.302 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.162      ; 2.986      ;
; -2.302 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.162      ; 2.986      ;
; -2.302 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.162      ; 2.986      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.204      ; 3.026      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.254 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.010      ; 3.286      ;
; -2.243 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.023     ; 2.742      ;
; -2.243 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.023     ; 2.742      ;
; -2.243 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.023     ; 2.742      ;
; -2.243 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.023     ; 2.742      ;
; -2.243 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.023     ; 2.742      ;
; -2.243 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.023     ; 2.742      ;
; -2.197 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.217     ; 3.002      ;
; -2.197 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.217     ; 3.002      ;
; -2.197 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.217     ; 3.002      ;
; -2.197 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.217     ; 3.002      ;
; -2.197 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.217     ; 3.002      ;
; -2.197 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.217     ; 3.002      ;
; -2.154 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.257     ; 2.919      ;
; -2.154 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.257     ; 2.919      ;
; -2.153 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 3.143      ;
; -2.153 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 3.143      ;
; -2.153 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 3.143      ;
; -2.153 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 3.143      ;
; -2.153 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 3.143      ;
; -2.153 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 3.143      ;
; -2.120 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.444      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.011 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.194      ; 2.727      ;
; -2.000 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.324      ;
; -1.995 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.319      ;
; -1.989 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.068     ; 2.443      ;
; -1.989 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.068     ; 2.443      ;
; -1.989 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.068     ; 2.443      ;
; -1.989 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.068     ; 2.443      ;
; -1.989 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.068     ; 2.443      ;
; -1.989 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.068     ; 2.443      ;
; -1.972 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.296      ;
; -1.965 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.289      ;
; -1.893 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.217      ;
; -1.855 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 3.179      ;
; -1.806 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.309      ; 3.137      ;
; -1.765 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.105     ; 2.182      ;
; -1.765 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.105     ; 2.182      ;
; -1.732 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.152      ; 2.406      ;
; -1.732 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.152      ; 2.406      ;
; -1.732 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.152      ; 2.406      ;
; -1.732 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.152      ; 2.406      ;
; -1.732 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.152      ; 2.406      ;
; -1.732 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.152      ; 2.406      ;
; -1.678 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.137     ; 2.063      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.674 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; 0.043      ; 2.239      ;
; -1.661 ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.302      ; 2.985      ;
; -1.638 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.095     ; 2.065      ;
; -1.607 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.137     ; 1.992      ;
; -1.573 ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.084     ; 2.511      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.540 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.421      ;
; 1.541 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.420      ;
; 1.592 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.369      ;
; 1.753 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.208      ;
; 1.754 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.207      ;
; 1.799 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.047     ; 6.156      ;
; 1.800 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.047     ; 6.155      ;
; 1.805 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.156      ;
; 1.844 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.117      ;
; 1.845 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.116      ;
; 1.851 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.047     ; 6.104      ;
; 1.857 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 6.084      ;
; 1.860 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.052     ; 6.090      ;
; 1.861 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.052     ; 6.089      ;
; 1.886 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 6.055      ;
; 1.896 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.041     ; 6.065      ;
; 1.912 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.052     ; 6.038      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.939 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.990      ;
; 1.942 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.074     ; 5.986      ;
; 1.943 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.074     ; 5.985      ;
; 1.962 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.072     ; 5.968      ;
; 1.963 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.072     ; 5.967      ;
; 1.964 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.072     ; 5.966      ;
; 1.994 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.074     ; 5.934      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.044 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.885      ;
; 2.048 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 5.899      ;
; 2.049 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 5.898      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.078 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.851      ;
; 2.098 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 5.843      ;
; 2.100 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 5.847      ;
; 2.112 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 5.829      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.122 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.807      ;
; 2.127 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 5.814      ;
; 2.146 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.095     ; 5.761      ;
; 2.146 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.095     ; 5.761      ;
; 2.149 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.086     ; 5.767      ;
; 2.149 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.086     ; 5.767      ;
; 2.149 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.086     ; 5.767      ;
; 2.154 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 5.793      ;
; 2.155 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.055     ; 5.792      ;
; 2.160 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[7]            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.050     ; 5.792      ;
; 2.167 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.054     ; 5.781      ;
; 2.168 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.054     ; 5.780      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.180 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.749      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.183 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.233      ; 5.974      ;
; 2.184 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 5.757      ;
; 2.189 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.740      ;
; 2.189 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.740      ;
; 2.189 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.740      ;
; 2.189 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.740      ;
; 2.189 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.740      ;
; 2.189 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.073     ; 5.740      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.104      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.057      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.028      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.997      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.995      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 14.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.938      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.907      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.778      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.193 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.736      ;
; 15.194 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.735      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.539 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.081      ; 2.817      ;
; -0.539 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.081      ; 2.817      ;
; -0.539 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.081      ; 2.817      ;
; -0.539 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.081      ; 2.817      ;
; -0.539 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.081      ; 2.817      ;
; -0.539 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.081      ; 2.817      ;
; -0.468 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.847      ; 2.654      ;
; -0.468 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.847      ; 2.654      ;
; -0.156 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.035      ; 3.154      ;
; -0.154 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.035      ; 3.156      ;
; -0.136 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.035      ; 3.174      ;
; -0.103 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.035      ; 3.207      ;
; -0.080 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 3.035      ; 3.230      ;
; 0.370  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.119      ; 0.684      ;
; 0.423  ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 0.669      ;
; 0.423  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 0.669      ;
; 0.423  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 0.669      ;
; 0.423  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 0.669      ;
; 0.423  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 0.669      ;
; 0.438  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 0.684      ;
; 0.439  ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|data_change_state ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.684      ;
; 0.443  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.100      ; 0.738      ;
; 0.443  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.100      ; 0.738      ;
; 0.444  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.100      ; 0.739      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.100      ; 0.740      ;
; 0.502  ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 0.748      ;
; 0.577  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.141      ; 0.913      ;
; 0.618  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.100      ; 0.913      ;
; 0.619  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.141      ; 0.955      ;
; 0.692  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.046      ; 0.933      ;
; 0.717  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.962      ;
; 0.718  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.963      ;
; 0.721  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.966      ;
; 0.728  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.973      ;
; 0.728  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.973      ;
; 0.729  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.974      ;
; 0.730  ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.975      ;
; 0.734  ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.979      ;
; 0.734  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.979      ;
; 0.735  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.980      ;
; 0.740  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 0.985      ;
; 0.832  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.098      ; 1.125      ;
; 0.880  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.126      ;
; 0.888  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.133      ;
; 0.889  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.135      ;
; 0.953  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; -0.084     ; 1.064      ;
; 0.992  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.245      ; 0.932      ;
; 0.999  ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.245      ; 0.939      ;
; 1.001  ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.245      ; 0.941      ;
; 1.009  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.255      ;
; 1.030  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.276      ;
; 1.037  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.282      ;
; 1.040  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.285      ;
; 1.040  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.285      ;
; 1.041  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.286      ;
; 1.050  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.295      ;
; 1.050  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.295      ;
; 1.051  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.296      ;
; 1.052  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.297      ;
; 1.052  ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.297      ;
; 1.052  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.297      ;
; 1.053  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.298      ;
; 1.055  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.300      ;
; 1.055  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.300      ;
; 1.068  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.313      ;
; 1.069  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.314      ;
; 1.074  ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.154      ; 0.923      ;
; 1.078  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.324      ;
; 1.087  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.245      ; 1.027      ;
; 1.090  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.336      ;
; 1.095  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.341      ;
; 1.109  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.355      ;
; 1.111  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.357      ;
; 1.115  ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.111      ; 0.921      ;
; 1.136  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.098      ; 1.429      ;
; 1.138  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.383      ;
; 1.144  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.389      ;
; 1.144  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.389      ;
; 1.144  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.389      ;
; 1.159  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.404      ;
; 1.162  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.407      ;
; 1.162  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.407      ;
; 1.163  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.408      ;
; 1.172  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.417      ;
; 1.173  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.418      ;
; 1.174  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.419      ;
; 1.174  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.419      ;
; 1.175  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.420      ;
; 1.177  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.422      ;
; 1.177  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.422      ;
; 1.179  ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|data_change_state ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.249      ; 1.123      ;
; 1.191  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.436      ;
; 1.200  ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.242      ; 1.137      ;
; 1.203  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.098      ; 1.496      ;
; 1.212  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.458      ;
; 1.213  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.051      ; 1.459      ;
; 1.235  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|data_change_state ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.281      ; 1.211      ;
; 1.247  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.050      ; 1.492      ;
; 1.257  ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; -0.500       ; 0.245      ; 1.197      ;
; 1.258  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.098      ; 1.551      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.449 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.716      ;
; 0.452 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.720      ;
; 0.453 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.720      ;
; 0.457 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.457 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.725      ;
; 0.460 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.728      ;
; 0.467 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.735      ;
; 0.468 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.435      ; 1.133      ;
; 0.470 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.477 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.423      ; 1.130      ;
; 0.479 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.423      ; 1.132      ;
; 0.483 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.423      ; 1.136      ;
; 0.483 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.751      ;
; 0.485 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.423      ; 1.139      ;
; 0.486 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.754      ;
; 0.489 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.757      ;
; 0.490 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.423      ; 1.143      ;
; 0.491 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.760      ;
; 0.495 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.762      ;
; 0.496 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.763      ;
; 0.500 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.768      ;
; 0.502 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.770      ;
; 0.507 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.775      ;
; 0.515 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.353      ; 1.098      ;
; 0.530 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.423      ; 1.183      ;
; 0.535 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.345      ; 1.110      ;
; 0.544 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.345      ; 1.119      ;
; 0.566 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.345      ; 1.141      ;
; 0.577 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.845      ;
; 0.584 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.851      ;
; 0.587 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.854      ;
; 0.600 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.623 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 0.889      ;
; 0.626 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.893      ;
; 0.639 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.370      ; 1.239      ;
; 0.640 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.907      ;
; 0.647 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.916      ;
; 0.651 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 0.917      ;
; 0.654 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.922      ;
; 0.656 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.923      ;
; 0.663 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.930      ;
; 0.668 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.684 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.953      ;
; 0.688 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.692 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.370      ; 1.292      ;
; 0.695 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.423      ; 1.348      ;
; 0.695 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.435      ; 1.363      ;
; 0.699 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.969      ;
; 0.703 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.970      ;
; 0.706 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                    ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.469 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.737      ;
; 0.645 ; system_ctrl:u_system_ctrl|rst_nr1                             ; system_ctrl:u_system_ctrl|rst_nr2                             ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.913      ;
; 0.705 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.980      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.301      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.310      ;
; 1.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.314      ;
; 1.074 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.342      ;
; 1.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.346      ;
; 1.120 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.388      ;
; 1.122 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.390      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.393      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.396      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.422      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.430      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.430      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.431      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.432      ;
; 1.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.434      ;
; 1.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.434      ;
; 1.167 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.435      ;
; 1.167 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.435      ;
; 1.242 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.510      ;
; 1.244 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.512      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                    ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.424      ; 1.060      ;
; 0.449 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.450 ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.456 ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.465 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.476 ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.424      ; 1.130      ;
; 0.477 ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.485 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.492 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.494 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.497 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.764      ;
; 0.498 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.500 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.505 ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.506 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.358      ; 1.094      ;
; 0.506 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.506 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.507 ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.774      ;
; 0.515 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.186      ;
; 0.516 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.187      ;
; 0.518 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.785      ;
; 0.521 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.521 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.521 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.531 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.346      ; 1.107      ;
; 0.537 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.346      ; 1.113      ;
; 0.538 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.209      ;
; 0.540 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.211      ;
; 0.540 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.346      ; 1.116      ;
; 0.541 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.212      ;
; 0.546 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.346      ; 1.122      ;
; 0.556 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.358      ; 1.144      ;
; 0.579 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.579 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.582 ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.595 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.600 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.624 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.295      ;
; 0.631 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.899      ;
; 0.642 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.313      ;
; 0.651 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.322      ;
; 0.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.922      ;
; 0.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.661 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.929      ;
; 0.687 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.690 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.695 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.424      ; 1.349      ;
; 0.695 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.697 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.908      ;
; -2.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.908      ;
; -2.051 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.704      ;
; -2.051 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.704      ;
; -1.992 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.645      ;
; -1.992 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.645      ;
; -1.986 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.639      ;
; -1.986 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.639      ;
; -1.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.614      ;
; -1.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.614      ;
; -1.945 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.598      ;
; -1.945 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.598      ;
; -1.899 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.552      ;
; -1.899 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.552      ;
; -1.875 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.528      ;
; -1.875 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.528      ;
; -1.838 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.491      ;
; -1.838 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.491      ;
; -1.775 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.428      ;
; -1.775 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.428      ;
; -1.721 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.374      ;
; -1.721 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.374      ;
; -1.675 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.328      ;
; -1.675 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.328      ;
; -1.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.302      ;
; -1.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.302      ;
; -1.628 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.281      ;
; -1.628 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.281      ;
; -1.616 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.269      ;
; -1.616 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.269      ;
; -1.579 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.232      ;
; -1.579 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.232      ;
; -1.571 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.224      ;
; -1.571 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.224      ;
; -1.569 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.222      ;
; -1.569 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.222      ;
; -1.550 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.203      ;
; -1.550 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.203      ;
; -1.479 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.132      ;
; -1.479 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.132      ;
; -1.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.079      ;
; -1.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.079      ;
; -1.378 ; system_ctrl:u_system_ctrl|rst_nr2                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.031      ;
; -1.378 ; system_ctrl:u_system_ctrl|rst_nr2                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.031      ;
; -1.352 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.005      ;
; -1.352 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 3.005      ;
; -1.210 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 2.863      ;
; -1.210 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -2.299     ; 2.863      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.031  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.111     ; 4.860      ;
; 3.101  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.788      ;
; 3.101  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.788      ;
; 3.101  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.788      ;
; 3.101  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.788      ;
; 3.101  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.788      ;
; 3.136  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.753      ;
; 3.136  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.753      ;
; 3.136  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.753      ;
; 3.136  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[10]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.753      ;
; 3.136  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.753      ;
; 3.136  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.753      ;
; 3.136  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.113     ; 4.753      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.307  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.099     ; 4.596      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.335  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.555      ;
; 3.360  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.530      ;
; 3.360  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.530      ;
; 3.360  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.530      ;
; 3.360  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.530      ;
; 3.360  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.530      ;
; 3.360  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.112     ; 4.530      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                   ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.494 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.322      ; 3.228      ;
; -0.494 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.322      ; 3.228      ;
; -0.455 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.365      ; 3.232      ;
; -0.242 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.577      ; 3.231      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.632      ; 3.242      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.632      ; 3.242      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.632      ; 3.242      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.632      ; 3.242      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.632      ; 3.242      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.632      ; 3.242      ;
; -0.198 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 2.632      ; 3.242      ;
; 0.074  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.395      ; 3.233      ;
; 0.074  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.395      ; 3.233      ;
; 0.074  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.395      ; 3.233      ;
; 0.074  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.395      ; 3.233      ;
; 0.074  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.395      ; 3.233      ;
; 0.074  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.395      ; 3.233      ;
; 0.183  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.499      ; 3.228      ;
; 0.183  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.499      ; 3.228      ;
; 0.183  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.499      ; 3.228      ;
; 0.183  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.499      ; 3.228      ;
; 0.183  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.499      ; 3.228      ;
; 0.183  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.499      ; 3.228      ;
; 0.183  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.499      ; 3.228      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.187  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.506      ; 3.231      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.622      ; 3.232      ;
; 0.594  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 2.914      ; 3.232      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.984 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.177     ; 4.841      ;
; 3.010 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.210     ; 4.782      ;
; 3.010 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.210     ; 4.782      ;
; 3.010 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.210     ; 4.782      ;
; 3.010 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.210     ; 4.782      ;
; 3.010 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.210     ; 4.782      ;
; 3.010 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.210     ; 4.782      ;
; 3.022 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.192     ; 4.788      ;
; 3.022 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.192     ; 4.788      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.022 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.198     ; 4.782      ;
; 3.047 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.202     ; 4.753      ;
; 3.047 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.202     ; 4.753      ;
; 3.047 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.202     ; 4.753      ;
; 3.047 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.202     ; 4.753      ;
; 3.109 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.080      ; 4.895      ;
; 3.109 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.080      ; 4.895      ;
; 3.109 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.080      ; 4.895      ;
; 3.109 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.080      ; 4.895      ;
; 3.109 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.080      ; 4.895      ;
; 3.109 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.080      ; 4.895      ;
; 3.109 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.080      ; 4.895      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.136 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.091      ; 4.879      ;
; 3.169 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.086      ; 4.956      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.097      ; 4.940      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.196 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.196     ; 4.610      ;
; 3.205 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.201     ; 4.596      ;
; 3.205 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.201     ; 4.596      ;
; 3.205 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.201     ; 4.596      ;
; 3.205 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.201     ; 4.596      ;
; 3.268 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.205     ; 4.529      ;
; 3.268 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.205     ; 4.529      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.276 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.175     ; 4.551      ;
; 3.278 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.203     ; 4.521      ;
; 3.278 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.203     ; 4.521      ;
; 3.278 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.203     ; 4.521      ;
; 3.278 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.203     ; 4.521      ;
; 3.278 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.203     ; 4.521      ;
; 3.278 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.203     ; 4.521      ;
; 3.278 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.548      ;
; 3.278 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.548      ;
; 3.291 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.535      ;
; 3.291 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.535      ;
; 3.291 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.535      ;
; 3.291 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.535      ;
; 3.291 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.535      ;
; 3.291 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.176     ; 4.535      ;
; 3.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.191     ; 4.410      ;
; 3.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.191     ; 4.410      ;
; 3.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.191     ; 4.410      ;
; 3.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.191     ; 4.410      ;
; 3.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.191     ; 4.410      ;
; 3.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.191     ; 4.410      ;
; 3.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.191     ; 4.410      ;
; 3.761 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.156     ; 4.085      ;
; 3.795 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 4.018      ;
; 3.795 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 4.018      ;
; 3.795 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 4.018      ;
; 3.795 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 4.018      ;
; 3.795 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.189     ; 4.018      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_50'                                                                                                                                          ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 17.856 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 2.073      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
; 18.457 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 1.472      ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                    ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.772 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.429      ; 2.932      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.124      ; 2.930      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 3.004      ; 2.929      ;
; -0.343 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.997      ; 2.929      ;
; -0.343 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.997      ; 2.929      ;
; -0.343 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.997      ; 2.929      ;
; -0.343 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.997      ; 2.929      ;
; -0.343 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.997      ; 2.929      ;
; -0.343 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.997      ; 2.929      ;
; -0.343 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.997      ; 2.929      ;
; -0.231 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.888      ; 2.932      ;
; -0.231 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.888      ; 2.932      ;
; -0.231 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.888      ; 2.932      ;
; -0.231 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.888      ; 2.932      ;
; -0.231 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.888      ; 2.932      ;
; -0.231 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 2.888      ; 2.932      ;
; 0.038  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.131      ; 2.944      ;
; 0.038  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.131      ; 2.944      ;
; 0.038  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.131      ; 2.944      ;
; 0.038  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.131      ; 2.944      ;
; 0.038  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.131      ; 2.944      ;
; 0.038  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.131      ; 2.944      ;
; 0.038  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.131      ; 2.944      ;
; 0.080  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 3.074      ; 2.929      ;
; 0.302  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.853      ; 2.930      ;
; 0.346  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.808      ; 2.929      ;
; 0.346  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.808      ; 2.929      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_50'                                                                                                                                          ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.095 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.363      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 1.828      ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.154      ; 2.942      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[10]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.154      ; 2.942      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.154      ; 2.942      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.154      ; 2.942      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.144      ; 2.932      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.144      ; 2.932      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.144      ; 2.932      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.154      ; 2.942      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.144      ; 2.932      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.144      ; 2.932      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.144      ; 2.932      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.573 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.933      ;
; 2.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.129      ; 2.920      ;
; 2.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.129      ; 2.920      ;
; 2.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.129      ; 2.920      ;
; 2.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.129      ; 2.920      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[5]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[4]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[2]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.127      ; 2.919      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.112      ; 2.917      ;
; 2.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.919      ;
; 2.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.919      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.592 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 2.920      ;
; 2.850 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.408      ; 3.508      ;
; 2.858 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.115      ; 3.188      ;
; 2.858 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.115      ; 3.188      ;
; 2.858 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.115      ; 3.188      ;
; 2.858 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.115      ; 3.188      ;
; 2.858 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.115      ; 3.188      ;
; 2.858 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.115      ; 3.188      ;
; 2.870 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 3.198      ;
; 2.870 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.113      ; 3.198      ;
; 2.879 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 3.525      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.894 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 3.505      ;
; 2.923 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 3.522      ;
; 2.923 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 3.522      ;
; 2.923 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 3.522      ;
; 2.923 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 3.522      ;
; 2.923 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 3.522      ;
; 2.923 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 3.522      ;
; 2.923 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 3.522      ;
; 2.961 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.122      ; 3.298      ;
; 2.961 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.122      ; 3.298      ;
; 2.961 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.122      ; 3.298      ;
; 2.961 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.122      ; 3.298      ;
; 2.961 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.122      ; 3.298      ;
; 2.961 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.122      ; 3.298      ;
; 2.961 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.122      ; 3.298      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.661 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.930      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 2.906      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 2.906      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.942      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 2.906      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 2.906      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 2.906      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 2.906      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 2.941      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 2.941      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 2.941      ;
; 2.670 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 2.941      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.934      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.934      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[10]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[9]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[8]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.934      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.934      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.934      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.934      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.934      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.905      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.933      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[23]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.912      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 2.909      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 2.909      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 2.909      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 2.909      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[22]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 2.909      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.671 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.910      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.911      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.911      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.911      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.924      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.925      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.911      ;
; 2.672 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.911      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cmos_pclk ; Rise       ; cmos_pclk                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_change_state ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_valid        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ;
; -0.012 ; 0.204        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.012 ; 0.204        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.012 ; 0.204        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.012 ; 0.204        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.012 ; 0.204        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.012 ; 0.204        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.010 ; 0.206        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.006 ; 0.178        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ;
; 0.037  ; 0.221        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.087  ; 0.303        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                      ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                  ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                    ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                    ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                      ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                 ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                 ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[23]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[22]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[10]                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[8]                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[9]                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                               ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                               ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                               ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                               ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|rst_nr1|clk                                       ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|rst_nr2|clk                                       ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                  ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                    ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                      ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                  ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                    ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                      ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                  ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|rst_nr1|clk                                       ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|rst_nr2|clk                                       ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[10]                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[6]                          ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[7]                          ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[8]                          ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[9]                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[0]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[1]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[2]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[3]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; 1.472 ; 1.492 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; 1.154 ; 1.204 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; 1.011 ; 1.129 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; 0.810 ; 0.900 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; 0.948 ; 1.077 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; 0.818 ; 0.907 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; 0.964 ; 1.093 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; 1.241 ; 1.329 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; 1.472 ; 1.492 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; 1.511 ; 1.646 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; 1.380 ; 1.492 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; 6.833 ; 7.097 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 4.855 ; 5.014 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 4.730 ; 4.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.094 ; 4.142 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.025 ; 4.107 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 4.210 ; 4.323 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 4.269 ; 4.386 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 4.153 ; 4.243 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 4.268 ; 4.381 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 4.156 ; 4.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 4.817 ; 4.959 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 4.708 ; 4.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 4.562 ; 4.642 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 4.725 ; 4.875 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 4.855 ; 5.014 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 4.792 ; 4.927 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 4.628 ; 4.701 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 4.578 ; 4.667 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; -0.364 ; -0.439 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; -0.699 ; -0.736 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; -0.573 ; -0.684 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; -0.364 ; -0.439 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; -0.512 ; -0.633 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; -0.371 ; -0.445 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; -0.527 ; -0.648 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; -0.790 ; -0.875 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; -1.012 ; -1.032 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; -1.071 ; -1.201 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; -0.911 ; -1.014 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; -5.642 ; -5.734 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; -3.318 ; -3.389 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; -4.011 ; -4.165 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; -3.384 ; -3.423 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; -3.318 ; -3.389 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; -3.512 ; -3.622 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; -3.569 ; -3.682 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; -3.442 ; -3.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; -3.567 ; -3.677 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; -3.445 ; -3.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; -4.095 ; -4.232 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; -3.990 ; -4.093 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; -3.834 ; -3.903 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; -4.007 ; -4.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; -4.132 ; -4.286 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; -4.071 ; -4.202 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; -3.898 ; -3.959 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; -3.851 ; -3.928 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 3.013  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 12.053 ; 11.817 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 5.209  ; 5.545  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 7.560  ; 7.239  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 9.662  ; 9.086  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 9.435  ; 8.840  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 9.373  ; 8.831  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 9.420  ; 8.835  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 9.022  ; 8.496  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 9.662  ; 9.086  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 2.837  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 10.040 ; 9.363  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 10.040 ; 9.363  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 8.946  ; 8.460  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 9.416  ; 8.869  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 9.042  ; 8.510  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 9.352  ; 8.814  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 9.242  ; 8.715  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 5.256  ; 4.945  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 9.698  ; 9.093  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 9.555  ; 8.955  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 9.652  ; 9.078  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 9.510  ; 8.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 9.366  ; 8.873  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 9.698  ; 9.093  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 6.145  ; 5.990  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 8.344  ; 8.003  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 7.836  ; 7.325  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 7.836  ; 7.325  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 8.261  ; 7.697  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 8.251  ; 7.687  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 7.861  ; 7.351  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 8.238  ; 7.632  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 8.344  ; 8.003  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 7.539  ; 7.077  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 2.882  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 2.778  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 5.257  ; 5.612  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 4.730  ; 4.962  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 4.724  ; 4.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 4.919  ; 5.210  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 4.662  ; 4.887  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 5.094  ; 5.359  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 4.732  ; 4.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 5.199  ; 5.519  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 5.197  ; 5.530  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 5.257  ; 5.612  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 4.689  ; 4.926  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 5.229  ; 5.564  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 5.191  ; 5.528  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 5.648  ; 6.101  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 5.648  ; 6.101  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 5.247  ; 5.579  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 5.119  ; 5.484  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 4.630  ; 4.435  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 4.054  ; 4.193  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 5.856  ; 5.461  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.719  ; 5.423  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.901  ; 4.687  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.926  ; 4.724  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.178  ; 4.905  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.330  ; 5.052  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.282  ; 4.997  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.202  ; 4.895  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.520  ; 5.187  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.667  ; 5.372  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.698  ; 5.377  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.718  ; 5.461  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.856  ; 5.429  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 4.929  ; 4.704  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.196  ; 4.880  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 4.978  ; 4.753  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.274  ; 4.976  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 5.342  ; 5.732  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 5.047  ; 5.344  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -1.327 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -1.337 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 2.554  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 6.343  ; 6.096  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 4.651  ; 4.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 6.889  ; 6.554  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 5.467  ; 5.362  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 5.884  ; 5.740  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 5.472  ; 5.362  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 5.868  ; 5.733  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 5.467  ; 5.388  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 5.717  ; 5.575  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 2.381  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 5.037  ; 4.982  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 6.087  ; 5.847  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 5.037  ; 4.982  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 5.492  ; 5.377  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 5.490  ; 5.405  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 5.433  ; 5.327  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 5.331  ; 5.237  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 4.697  ; 4.397  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 4.950  ; 4.616  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 5.192  ; 4.802  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 5.294  ; 4.908  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 4.981  ; 4.660  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 4.950  ; 4.616  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 5.766  ; 5.595  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 5.601  ; 5.453  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 6.890  ; 6.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 7.175  ; 6.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 7.175  ; 6.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 7.583  ; 7.040  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 7.573  ; 7.030  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 7.199  ; 6.708  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 7.561  ; 6.977  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 7.708  ; 7.383  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 6.890  ; 6.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 2.426  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 2.323  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 4.127  ; 4.345  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 4.193  ; 4.416  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 4.186  ; 4.393  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 4.373  ; 4.654  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 4.127  ; 4.345  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 4.543  ; 4.799  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 4.194  ; 4.387  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 4.643  ; 4.952  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 4.641  ; 4.961  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 4.698  ; 5.040  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 4.153  ; 4.381  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 4.672  ; 4.996  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 4.635  ; 4.960  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 4.688  ; 5.009  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 5.071  ; 5.507  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 4.688  ; 5.009  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 4.566  ; 4.917  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 4.098  ; 3.910  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 3.544  ; 3.678  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 4.356  ; 4.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.142  ; 4.856  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.356  ; 4.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.380  ; 4.184  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 4.622  ; 4.358  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 4.768  ; 4.499  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 4.723  ; 4.448  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 4.645  ; 4.349  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 4.951  ; 4.629  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.091  ; 4.807  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.121  ; 4.812  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.141  ; 4.893  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.273  ; 4.862  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 4.385  ; 4.167  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 4.641  ; 4.336  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 4.431  ; 4.214  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 4.716  ; 4.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 4.778  ; 5.154  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 4.497  ; 4.783  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -1.732 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -1.744 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 11.010 ; 10.917 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 5.019  ; 4.926  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 6.092  ; 5.999  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 5.019  ; 4.926  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 5.019  ; 4.926  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.663  ; 5.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.663  ; 5.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.663  ; 5.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.663  ; 5.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.972  ; 5.879  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 6.092  ; 5.999  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 6.094  ; 6.001  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 6.094  ; 6.001  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 6.074  ; 5.981  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 6.127  ; 6.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 6.127  ; 6.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 6.127  ; 6.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 6.125  ; 6.032  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 5.403 ; 5.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 4.455 ; 4.362 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.485 ; 5.392 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.455 ; 4.362 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.455 ; 4.362 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.073 ; 4.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.073 ; 4.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.073 ; 4.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.073 ; 4.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.369 ; 5.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.485 ; 5.392 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.486 ; 5.393 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.486 ; 5.393 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.467 ; 5.374 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.518 ; 5.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.518 ; 5.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.518 ; 5.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.516 ; 5.423 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 10.700    ; 10.793    ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 4.767     ; 4.860     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.720     ; 5.813     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.767     ; 4.860     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.767     ; 4.860     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.279     ; 5.372     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.279     ; 5.372     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.279     ; 5.372     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.279     ; 5.372     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.529     ; 5.622     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.720     ; 5.813     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.721     ; 5.814     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.721     ; 5.814     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.707     ; 5.800     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.745     ; 5.838     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.745     ; 5.838     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.745     ; 5.838     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.743     ; 5.836     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 5.007     ; 5.100     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 4.209     ; 4.302     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.123     ; 5.216     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.209     ; 4.302     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.209     ; 4.302     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 4.700     ; 4.793     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 4.700     ; 4.793     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 4.700     ; 4.793     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 4.700     ; 4.793     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 4.940     ; 5.033     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.123     ; 5.216     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.125     ; 5.218     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.125     ; 5.218     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.112     ; 5.205     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.147     ; 5.240     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.147     ; 5.240     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.147     ; 5.240     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.146     ; 5.239     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -1.970 ; -60.247       ;
; cmos_pclk                                             ; -1.316 ; -49.176       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.026  ; 0.000         ;
; clk_50                                                ; 17.615 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -0.382 ; -3.763        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.151  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.175  ; 0.000         ;
; clk_50                                                ; 0.187  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; 0.476  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.742  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 5.557  ; 0.000         ;
; clk_50                                                ; 18.959 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -0.450 ; -12.564       ;
; clk_50                                                ; 0.507  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.260  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.318  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cmos_pclk                                             ; -3.000 ; -69.087       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.734  ; 0.000         ;
; clk_50                                                ; 9.435  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.734 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.970 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_we_reg       ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.555     ; 1.364      ;
; -1.970 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.555     ; 1.364      ;
; -1.968 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.552     ; 1.365      ;
; -1.870 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.736     ; 1.061      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[7]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.789 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.746     ; 0.970      ;
; -1.786 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_we_reg       ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.555     ; 1.180      ;
; -1.786 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.555     ; 1.180      ;
; -1.784 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.552     ; 1.181      ;
; -1.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.934      ;
; -1.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.934      ;
; -1.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.934      ;
; -1.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.934      ;
; -1.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.934      ;
; -1.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.934      ;
; -1.742 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.934      ;
; -1.729 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.736     ; 0.920      ;
; -1.682 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.736     ; 0.873      ;
; -1.672 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.864      ;
; -1.663 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.855      ;
; -1.591 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                             ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.531     ; 0.987      ;
; -1.576 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.768      ;
; -1.566 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.736     ; 0.757      ;
; -1.562 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.736     ; 0.753      ;
; -1.468 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.660      ;
; -1.465 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.657      ;
; -1.462 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.735     ; 0.654      ;
; -1.382 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.736     ; 0.573      ;
; -1.346 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.281     ; 1.014      ;
; -1.329 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.281     ; 0.997      ;
; -1.319 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.281     ; 0.987      ;
; -1.302 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.281     ; 0.970      ;
; -1.279 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.862      ;
; -1.276 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.859      ;
; -1.270 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.281     ; 0.938      ;
; -1.270 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.853      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.843      ;
; -1.259 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.281     ; 0.927      ;
; -1.250 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.833      ;
; -1.218 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.801      ;
; -1.218 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.801      ;
; -1.215 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.798      ;
; -1.207 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.790      ;
; -1.206 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.366     ; 0.789      ;
; 5.978  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.087     ; 1.922      ;
; 6.079  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[4]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.077     ; 1.831      ;
; 6.115  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[4]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.097     ; 1.775      ;
; 6.199  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[0]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.097     ; 1.691      ;
; 6.208  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[9]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.691      ;
; 6.294  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[1]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.097     ; 1.596      ;
; 6.296  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.603      ;
; 6.341  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[1]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.077     ; 1.569      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.402  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                               ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.109     ; 1.476      ;
; 6.403  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.097     ; 1.487      ;
; 6.424  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[8]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.475      ;
; 6.449  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[10]         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.450      ;
; 6.487  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[5]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.097     ; 1.403      ;
; 6.489  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[2]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.077     ; 1.421      ;
; 6.547  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.097     ; 1.343      ;
; 6.548  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[5]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.077     ; 1.362      ;
; 6.617  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[9]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.282      ;
; 6.653  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.246      ;
; 6.671  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[6]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.228      ;
; 6.737  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[8]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 1.162      ;
; 6.750  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[3]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.077     ; 1.160      ;
; 6.976  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                       ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.084     ; 0.927      ;
; 7.042  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[7]          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.078     ; 0.867      ;
; 7.087  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                       ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.084     ; 0.816      ;
; 7.108  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                        ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.081     ; 0.798      ;
; 7.113  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[7]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.088     ; 0.786      ;
; 7.127  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                        ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.081     ; 0.779      ;
; 34.780 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.025     ; 5.182      ;
; 34.973 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.032     ; 4.982      ;
; 35.024 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.032     ; 4.931      ;
; 35.057 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.032     ; 4.898      ;
; 35.072 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.032     ; 4.883      ;
; 35.072 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.032     ; 4.883      ;
; 35.185 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.032     ; 4.770      ;
; 35.489 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.032     ; 4.466      ;
; 35.506 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 4.442      ;
; 35.578 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 4.372      ;
; 35.603 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 4.345      ;
; 35.607 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 4.344      ;
; 35.630 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 4.320      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                   ;
+--------+--------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.316 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.526     ; 1.297      ;
; -1.316 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.526     ; 1.297      ;
; -1.316 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.526     ; 1.297      ;
; -1.316 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.526     ; 1.297      ;
; -1.316 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.526     ; 1.297      ;
; -1.316 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.526     ; 1.297      ;
; -1.307 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.606     ; 1.208      ;
; -1.307 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.606     ; 1.208      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.300 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.511     ; 1.296      ;
; -1.271 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.592     ; 1.186      ;
; -1.271 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.592     ; 1.186      ;
; -1.271 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.592     ; 1.186      ;
; -1.271 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.592     ; 1.186      ;
; -1.271 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.592     ; 1.186      ;
; -1.271 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.592     ; 1.186      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.234 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.519     ; 1.222      ;
; -1.223 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.618     ; 1.112      ;
; -1.223 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.618     ; 1.112      ;
; -1.223 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.618     ; 1.112      ;
; -1.223 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.618     ; 1.112      ;
; -1.223 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.618     ; 1.112      ;
; -1.223 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.618     ; 1.112      ;
; -1.151 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.701     ; 0.957      ;
; -1.139 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.686     ; 0.960      ;
; -1.118 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.701     ; 0.924      ;
; -1.087 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.631     ; 0.963      ;
; -1.087 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.631     ; 0.963      ;
; -1.085 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.780     ; 0.812      ;
; -1.079 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.534     ; 1.052      ;
; -1.079 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.534     ; 1.052      ;
; -1.079 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.534     ; 1.052      ;
; -1.079 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.534     ; 1.052      ;
; -1.079 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.534     ; 1.052      ;
; -1.079 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.534     ; 1.052      ;
; -1.074 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.701     ; 0.880      ;
; -1.073 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.701     ; 0.879      ;
; -1.069 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.793     ; 0.783      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.061 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.998      ;
; -1.059 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.686     ; 0.880      ;
; -1.059 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.686     ; 0.880      ;
; -1.056 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.780     ; 0.783      ;
; -1.056 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.701     ; 0.862      ;
; -1.042 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.686     ; 0.863      ;
; -1.041 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.793     ; 0.755      ;
; -1.027 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.780     ; 0.754      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.904 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.873      ;
; -0.664 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|data_change_state ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.538     ; 0.633      ;
; -0.660 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.516     ; 0.651      ;
; -0.657 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.564     ; 0.600      ;
; -0.653 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.516     ; 0.644      ;
; -0.652 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF     ; CMOS_Capture:u_CMOS_Capture|data_change_state ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.570     ; 0.589      ;
; -0.639 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.672     ; 0.474      ;
; -0.627 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.657     ; 0.477      ;
; -0.610 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.516     ; 0.601      ;
; -0.574 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.163      ; 1.744      ;
; -0.571 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.516     ; 0.562      ;
; -0.499 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC    ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.516     ; 0.490      ;
; -0.496 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.516     ; 0.487      ;
; -0.495 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk    ; cmos_pclk   ; 0.500        ; -0.516     ; 0.486      ;
; -0.493 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.163      ; 1.663      ;
+--------+--------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.026 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.943      ;
; 5.026 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.943      ;
; 5.056 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.913      ;
; 5.081 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.019     ; 2.887      ;
; 5.081 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.019     ; 2.887      ;
; 5.082 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.887      ;
; 5.082 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.887      ;
; 5.111 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.019     ; 2.857      ;
; 5.112 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.857      ;
; 5.132 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.024     ; 2.831      ;
; 5.132 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.024     ; 2.831      ;
; 5.136 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.819      ;
; 5.146 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.038     ; 2.803      ;
; 5.146 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.038     ; 2.803      ;
; 5.150 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[7]            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.020     ; 2.817      ;
; 5.162 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.024     ; 2.801      ;
; 5.162 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.793      ;
; 5.171 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.798      ;
; 5.171 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.798      ;
; 5.176 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.038     ; 2.773      ;
; 5.199 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.038     ; 2.750      ;
; 5.199 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.038     ; 2.750      ;
; 5.201 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.038     ; 2.748      ;
; 5.201 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.018     ; 2.768      ;
; 5.243 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 2.698      ;
; 5.243 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 2.698      ;
; 5.243 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.046     ; 2.698      ;
; 5.261 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.694      ;
; 5.265 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.027     ; 2.695      ;
; 5.265 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.027     ; 2.695      ;
; 5.285 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[23]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.665      ;
; 5.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.048     ; 2.652      ;
; 5.287 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.668      ;
; 5.288 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.048     ; 2.651      ;
; 5.290 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.665      ;
; 5.292 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.663      ;
; 5.293 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.657      ;
; 5.295 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.027     ; 2.665      ;
; 5.296 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.025     ; 2.666      ;
; 5.296 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.025     ; 2.666      ;
; 5.301 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.649      ;
; 5.304 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.651      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.305 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; 0.123      ; 2.773      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.308 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.642      ;
; 5.315 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.032     ; 2.640      ;
; 5.321 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.048     ; 2.618      ;
; 5.322 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.048     ; 2.617      ;
; 5.323 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.026     ; 2.638      ;
; 5.323 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.026     ; 2.638      ;
; 5.326 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.025     ; 2.636      ;
; 5.327 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.048     ; 2.612      ;
; 5.328 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.048     ; 2.611      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.336 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.614      ;
; 5.342 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.044     ; 2.601      ;
; 5.342 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.044     ; 2.601      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.044     ; 2.599      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.344 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.606      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.347 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                            ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.037     ; 2.603      ;
; 5.348 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.030     ; 2.609      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.336      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.653 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.298      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.273      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.243      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.238      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.720 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.231      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.190      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.189      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.152      ;
; 17.800 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.151      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.521      ; 1.303      ;
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.521      ; 1.303      ;
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.437      ; 1.219      ;
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.521      ; 1.303      ;
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.521      ; 1.303      ;
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.521      ; 1.303      ;
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.521      ; 1.303      ;
; -0.382 ; system_ctrl:u_system_ctrl|sysrst_nr2          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.437      ; 1.219      ;
; -0.155 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 1.535      ; 1.544      ;
; -0.147 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 1.535      ; 1.552      ;
; -0.146 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 1.535      ; 1.553      ;
; -0.131 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 1.535      ; 1.568      ;
; -0.128 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk   ; 0.000        ; 1.535      ; 1.571      ;
; 0.175  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.055      ; 0.314      ;
; 0.188  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.042      ; 0.315      ;
; 0.191  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.042      ; 0.317      ;
; 0.200  ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.307      ;
; 0.200  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.307      ;
; 0.200  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.307      ;
; 0.200  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.307      ;
; 0.200  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.307      ;
; 0.205  ; CMOS_Capture:u_CMOS_Capture|data_change_state ; CMOS_Capture:u_CMOS_Capture|data_change_state ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.314      ;
; 0.207  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.314      ;
; 0.213  ; CMOS_Capture:u_CMOS_Capture|data_valid        ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.320      ;
; 0.243  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.060      ; 0.387      ;
; 0.261  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.042      ; 0.387      ;
; 0.271  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.060      ; 0.415      ;
; 0.298  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.027      ; 0.409      ;
; 0.310  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.419      ;
; 0.311  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.420      ;
; 0.312  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.421      ;
; 0.315  ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.424      ;
; 0.316  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.425      ;
; 0.316  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.425      ;
; 0.316  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.425      ;
; 0.317  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.426      ;
; 0.318  ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.427      ;
; 0.318  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.427      ;
; 0.319  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.428      ;
; 0.370  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.036      ; 0.490      ;
; 0.376  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.483      ;
; 0.376  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.483      ;
; 0.378  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.487      ;
; 0.414  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; -0.020     ; 0.478      ;
; 0.438  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.545      ;
; 0.438  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.545      ;
; 0.459  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.568      ;
; 0.465  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.574      ;
; 0.469  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.578      ;
; 0.470  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.579      ;
; 0.470  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.579      ;
; 0.472  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.579      ;
; 0.472  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.581      ;
; 0.473  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.582      ;
; 0.473  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.582      ;
; 0.474  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|data_valid        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.581      ;
; 0.474  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.581      ;
; 0.476  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.585      ;
; 0.476  ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.585      ;
; 0.477  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.586      ;
; 0.479  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.588      ;
; 0.480  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.589      ;
; 0.495  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.602      ;
; 0.514  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.621      ;
; 0.522  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.036      ; 0.642      ;
; 0.522  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.631      ;
; 0.525  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.036      ; 0.645      ;
; 0.525  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.634      ;
; 0.527  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.636      ;
; 0.528  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.637      ;
; 0.528  ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.637      ;
; 0.528  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.637      ;
; 0.531  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.640      ;
; 0.531  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.640      ;
; 0.535  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.644      ;
; 0.536  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.645      ;
; 0.536  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.645      ;
; 0.538  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.647      ;
; 0.539  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.648      ;
; 0.539  ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.648      ;
; 0.542  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.651      ;
; 0.543  ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.652      ;
; 0.545  ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.654      ;
; 0.563  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.670      ;
; 0.567  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.023      ; 0.674      ;
; 0.588  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.036      ; 0.708      ;
; 0.588  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.697      ;
; 0.590  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.699      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.036      ; 0.711      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.700      ;
; 0.593  ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.702      ;
; 0.594  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.703      ;
; 0.594  ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.703      ;
; 0.597  ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.706      ;
; 0.601  ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.710      ;
; 0.602  ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; cmos_pclk                                             ; cmos_pclk   ; 0.000        ; 0.025      ; 0.711      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.151 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.172 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.185 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                    ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.544      ;
; 0.203 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.185      ; 0.492      ;
; 0.206 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.548      ;
; 0.211 ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.553      ;
; 0.212 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.553      ;
; 0.213 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.497      ;
; 0.215 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.498      ;
; 0.216 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.500      ;
; 0.218 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.559      ;
; 0.218 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.185      ; 0.507      ;
; 0.219 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.219 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.502      ;
; 0.220 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.222 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.223 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.225 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                        ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.225 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.232 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.353      ;
; 0.232 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.353      ;
; 0.252 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.593      ;
; 0.252 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.261 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.267 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.608      ;
; 0.269 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.610      ;
; 0.277 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.281 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.286 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.292 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.625      ;
; 0.295 ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.175 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.232      ; 0.511      ;
; 0.180 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.508      ;
; 0.184 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.512      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.513      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.514      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.515      ;
; 0.187 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.322      ;
; 0.200 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.322      ;
; 0.203 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.186      ; 0.493      ;
; 0.204 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.532      ;
; 0.204 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.331      ;
; 0.210 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.332      ;
; 0.213 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.341      ;
; 0.222 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.178      ; 0.504      ;
; 0.224 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.345      ;
; 0.224 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.178      ; 0.506      ;
; 0.225 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.346      ;
; 0.234 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.178      ; 0.516      ;
; 0.252 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.374      ;
; 0.254 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.262 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.264 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.268 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.390      ;
; 0.271 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.196      ; 0.571      ;
; 0.274 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                   ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.232      ; 0.615      ;
; 0.283 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.405      ;
; 0.285 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.406      ;
; 0.293 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 0.486      ;
; 0.298 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                              ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.196      ; 0.601      ;
; 0.301 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                                  ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.630      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.325      ;
; 0.267 ; system_ctrl:u_system_ctrl|rst_nr1                             ; system_ctrl:u_system_ctrl|rst_nr2                             ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.387      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.428      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.588      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.641      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.654      ;
; 0.582 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.703      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                  ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.190      ; 1.611      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.190      ; 1.611      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.190      ; 1.611      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.190      ; 1.611      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.190      ; 1.611      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.190      ; 1.611      ;
; 0.517 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.728      ; 1.608      ;
; 0.517 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.728      ; 1.608      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.526 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.238      ; 1.609      ;
; 0.533 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.244      ; 1.608      ;
; 0.533 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.244      ; 1.608      ;
; 0.533 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.244      ; 1.608      ;
; 0.533 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.244      ; 1.608      ;
; 0.533 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.244      ; 1.608      ;
; 0.533 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.244      ; 1.608      ;
; 0.533 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.244      ; 1.608      ;
; 0.539 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.752      ; 1.610      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.271      ; 1.609      ;
; 0.657 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.869      ; 1.609      ;
; 0.689 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.908      ; 1.616      ;
; 0.689 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.908      ; 1.616      ;
; 0.689 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.908      ; 1.616      ;
; 0.689 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.908      ; 1.616      ;
; 0.689 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.908      ; 1.616      ;
; 0.689 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.908      ; 1.616      ;
; 0.689 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.500        ; 1.908      ; 1.616      ;
; 0.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 1.000        ; 1.450      ; 1.605      ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.875      ;
; 0.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.875      ;
; 0.900 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.717      ;
; 0.900 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.717      ;
; 0.912 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.705      ;
; 0.912 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.705      ;
; 0.914 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.703      ;
; 0.914 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.703      ;
; 0.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.685      ;
; 0.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.685      ;
; 0.953 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.664      ;
; 0.953 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.664      ;
; 0.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.650      ;
; 0.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.650      ;
; 0.981 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.636      ;
; 0.981 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.636      ;
; 1.012 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.605      ;
; 1.012 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.605      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.572      ;
; 1.045 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.572      ;
; 1.059 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.558      ;
; 1.059 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.558      ;
; 1.062 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.555      ;
; 1.062 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.555      ;
; 1.063 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.554      ;
; 1.063 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.554      ;
; 1.090 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.527      ;
; 1.090 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.527      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.510      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.510      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.510      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.510      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.503      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]             ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.503      ;
; 1.121 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.496      ;
; 1.121 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.496      ;
; 1.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.487      ;
; 1.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.487      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.455      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.455      ;
; 1.197 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.420      ;
; 1.197 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.420      ;
; 1.226 ; system_ctrl:u_system_ctrl|rst_nr2                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.391      ;
; 1.226 ; system_ctrl:u_system_ctrl|rst_nr2                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.391      ;
; 1.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.391      ;
; 1.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.391      ;
; 1.285 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]            ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.332      ;
; 1.285 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]            ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                     ; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.000        ; -1.320     ; 1.332      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.616 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.060     ; 2.311      ;
; 5.641 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 2.284      ;
; 5.641 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 2.284      ;
; 5.641 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 2.284      ;
; 5.641 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 2.284      ;
; 5.641 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.062     ; 2.284      ;
; 5.682 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.244      ;
; 5.682 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.244      ;
; 5.682 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.244      ;
; 5.682 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[10]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.244      ;
; 5.682 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.244      ;
; 5.682 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.244      ;
; 5.682 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.244      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.721 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.053     ; 2.213      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.746 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.180      ;
; 5.760 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.166      ;
; 5.760 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.166      ;
; 5.760 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.166      ;
; 5.760 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.166      ;
; 5.760 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.166      ;
; 5.760 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 8.000        ; -0.061     ; 2.166      ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.557 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.120     ; 2.310      ;
; 5.557 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.120     ; 2.310      ;
; 5.557 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.120     ; 2.310      ;
; 5.557 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.120     ; 2.310      ;
; 5.557 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.120     ; 2.310      ;
; 5.557 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.120     ; 2.310      ;
; 5.560 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.101     ; 2.326      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.566 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.308      ;
; 5.597 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.284      ;
; 5.597 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.284      ;
; 5.631 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.112     ; 2.244      ;
; 5.631 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.112     ; 2.244      ;
; 5.631 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.112     ; 2.244      ;
; 5.631 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.112     ; 2.244      ;
; 5.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.337      ;
; 5.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.337      ;
; 5.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.337      ;
; 5.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.337      ;
; 5.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.337      ;
; 5.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.337      ;
; 5.653 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.337      ;
; 5.664 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.110     ; 2.213      ;
; 5.664 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.110     ; 2.213      ;
; 5.664 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.110     ; 2.213      ;
; 5.664 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.110     ; 2.213      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.670 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.107     ; 2.210      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.675 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.322      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.714 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.173      ;
; 5.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.101     ; 2.171      ;
; 5.715 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.101     ; 2.171      ;
; 5.716 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.035      ; 2.328      ;
; 5.718 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.169      ;
; 5.718 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.169      ;
; 5.718 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.169      ;
; 5.718 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.169      ;
; 5.718 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.169      ;
; 5.718 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.100     ; 2.169      ;
; 5.732 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.115     ; 2.140      ;
; 5.732 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.115     ; 2.140      ;
; 5.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.141      ;
; 5.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.141      ;
; 5.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.141      ;
; 5.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.141      ;
; 5.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.141      ;
; 5.733 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.113     ; 2.141      ;
; 5.738 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; 0.042      ; 2.313      ;
; 5.770 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.111      ;
; 5.770 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.111      ;
; 5.770 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.111      ;
; 5.770 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.111      ;
; 5.770 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.111      ;
; 5.770 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.111      ;
; 5.770 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 2.111      ;
; 5.940 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 1.941      ;
; 5.940 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 1.941      ;
; 5.940 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 1.941      ;
; 5.940 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 1.941      ;
; 5.940 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 1.941      ;
; 5.940 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 8.000        ; -0.106     ; 1.941      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_50'                                                                                                                                          ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 18.959 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.992      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
; 19.220 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 0.731      ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                    ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.450 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.722      ; 1.436      ;
; -0.404 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.185      ; 1.445      ;
; -0.404 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.185      ; 1.445      ;
; -0.404 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.185      ; 1.445      ;
; -0.404 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.185      ; 1.445      ;
; -0.404 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.185      ; 1.445      ;
; -0.404 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.185      ; 1.445      ;
; -0.404 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.185      ; 1.445      ;
; -0.369 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.144      ; 1.439      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.260 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.536      ; 1.440      ;
; -0.247 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 2.023      ; 1.440      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_valid        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.508      ; 1.439      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.508      ; 1.439      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.508      ; 1.439      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.508      ; 1.439      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.508      ; 1.439      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.508      ; 1.439      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.508      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.227 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|data_change_state ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 1.439      ;
; -0.222 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 1.997      ; 1.439      ;
; -0.222 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; -0.500       ; 1.997      ; 1.439      ;
; -0.174 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.451      ; 1.441      ;
; -0.174 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.451      ; 1.441      ;
; -0.174 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.451      ; 1.441      ;
; -0.174 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.451      ; 1.441      ;
; -0.174 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.451      ; 1.441      ;
; -0.174 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk   ; 0.000        ; 1.451      ; 1.441      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_50'                                                                                                                                          ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.627      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk_50       ; clk_50      ; 0.000        ; 0.036      ; 0.843      ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[10]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[5]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.426      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[4]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.426      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.426      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.426      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[2]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.426      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.426      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.427      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.427      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.427      ;
; 1.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.427      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.266 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.428      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.428      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.427      ;
; 1.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.428      ;
; 1.356 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.518      ;
; 1.356 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.518      ;
; 1.356 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.518      ;
; 1.356 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.518      ;
; 1.356 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.518      ;
; 1.356 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.518      ;
; 1.361 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.521      ;
; 1.361 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.521      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.364 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.211      ; 1.685      ;
; 1.367 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.212      ; 1.703      ;
; 1.383 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.205      ; 1.698      ;
; 1.383 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.205      ; 1.698      ;
; 1.383 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.205      ; 1.698      ;
; 1.383 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.205      ; 1.698      ;
; 1.383 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.205      ; 1.698      ;
; 1.383 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.205      ; 1.698      ;
; 1.383 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.205      ; 1.698      ;
; 1.386 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                           ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.206      ; 1.716      ;
; 1.405 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.588      ;
; 1.405 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.588      ;
; 1.405 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.588      ;
; 1.405 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.588      ;
; 1.405 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.588      ;
; 1.405 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.588      ;
; 1.405 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.588      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.440      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.433      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.437      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.426      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.437      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.437      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.437      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.437      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[7]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.425      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.437      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.443      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.437      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.444      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[5]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.425      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.443      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.443      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[4]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.425      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[3]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.425      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[2]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.425      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.443      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[1]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.425      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.322 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.430      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.425      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 1.433      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.425      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.425      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 1.432      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.425      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.425      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.425      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.420      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.420      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 1.427      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.430      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.430      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.430      ;
; 1.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.430      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cmos_pclk ; Rise       ; cmos_pclk                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_change_state ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_valid        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ;
; -0.228 ; -0.012       ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]    ;
; -0.228 ; -0.012       ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]    ;
; -0.228 ; -0.012       ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]    ;
; -0.228 ; -0.012       ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]    ;
; -0.228 ; -0.012       ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]    ;
; -0.228 ; -0.012       ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]    ;
; -0.228 ; -0.012       ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]    ;
; -0.215 ; -0.031       ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.212 ; 0.004        ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -0.212 ; 0.004        ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC    ;
; -0.205 ; 0.011        ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]    ;
; -0.201 ; 0.015        ; 0.216          ; High Pulse Width ; cmos_pclk ; Fall       ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF        ;
; -0.180 ; 0.004        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.180 ; 0.004        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.180 ; 0.004        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.180 ; 0.004        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.180 ; 0.004        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.180 ; 0.004        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_cnt          ;
; -0.180 ; 0.004        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_valid        ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[0]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[10]        ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[11]        ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[1]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[2]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[3]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[4]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[5]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[6]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[7]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[8]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|X_Cont[9]         ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|data_change_state ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.158 ; 0.026        ; 0.184          ; Low Pulse Width  ; cmos_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_we_reg       ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_address_reg0 ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_we_reg       ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~porta_datain_reg0  ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                               ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                              ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                              ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                              ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[4]                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[7]                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[23]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[22]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                             ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                             ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|rst_nr1|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|rst_nr2|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                  ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                    ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                  ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                               ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                               ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                    ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                      ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                  ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|rst_nr1|clk                                       ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|rst_nr2|clk                                       ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_we_reg       ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a3~portb_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[4]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[5]                                               ;
+--------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; 0.283 ; 0.870 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; 0.197 ; 0.778 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; 0.109 ; 0.669 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; 0.015 ; 0.588 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; 0.076 ; 0.635 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; 0.022 ; 0.595 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; 0.088 ; 0.648 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; 0.201 ; 0.790 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; 0.283 ; 0.870 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; 0.378 ; 0.978 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; 0.331 ; 0.926 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; 3.673 ; 4.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 2.656 ; 3.319 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 2.585 ; 3.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.241 ; 2.842 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.237 ; 2.829 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.322 ; 2.900 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.347 ; 2.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.308 ; 2.917 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.345 ; 2.934 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.317 ; 2.925 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 2.624 ; 3.274 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 2.551 ; 3.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 2.497 ; 3.144 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 2.582 ; 3.229 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 2.656 ; 3.319 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 2.612 ; 3.263 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 2.523 ; 3.179 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 2.518 ; 3.168 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; 0.211  ; -0.349 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; 0.032  ; -0.536 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; 0.115  ; -0.439 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; 0.211  ; -0.349 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; 0.148  ; -0.405 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; 0.204  ; -0.355 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; 0.136  ; -0.418 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; 0.027  ; -0.554 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; -0.052 ; -0.631 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; -0.155 ; -0.746 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; -0.099 ; -0.688 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; -2.982 ; -3.737 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; -1.875 ; -2.452 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; -2.214 ; -2.848 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; -1.878 ; -2.463 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; -1.875 ; -2.452 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; -1.962 ; -2.531 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; -1.985 ; -2.567 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; -1.943 ; -2.537 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; -1.983 ; -2.564 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; -1.952 ; -2.544 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; -2.251 ; -2.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; -2.181 ; -2.812 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; -2.125 ; -2.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; -2.212 ; -2.847 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; -2.283 ; -2.934 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; -2.240 ; -2.880 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; -2.150 ; -2.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; -2.145 ; -2.778 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 1.488  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 6.267  ; 6.390  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 2.736  ; 2.626  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 3.838  ; 4.053  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 4.407  ; 4.598  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 4.296  ; 4.476  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 4.295  ; 4.475  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 4.302  ; 4.475  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 4.120  ; 4.273  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 4.407  ; 4.598  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 1.434  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 4.546  ; 4.743  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 4.546  ; 4.743  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 4.077  ; 4.223  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 4.300  ; 4.493  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 4.117  ; 4.275  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 4.265  ; 4.449  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 4.207  ; 4.369  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 2.474  ; 2.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 4.615  ; 4.760  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 4.452  ; 4.610  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 4.615  ; 4.760  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 4.470  ; 4.648  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 4.488  ; 4.633  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 4.413  ; 4.594  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 3.271  ; 3.409  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 4.291  ; 4.620  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 3.693  ; 4.033  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 3.693  ; 4.033  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 3.879  ; 4.245  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 3.869  ; 4.235  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 3.712  ; 4.054  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 3.848  ; 4.203  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 4.291  ; 4.620  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 3.585  ; 3.898  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 1.536  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 1.483  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 2.773  ; 2.640  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 2.477  ; 2.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 2.470  ; 2.360  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 2.587  ; 2.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 2.440  ; 2.334  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 2.700  ; 2.565  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 2.467  ; 2.354  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 2.749  ; 2.617  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 2.743  ; 2.610  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 2.769  ; 2.626  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 2.453  ; 2.350  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 2.773  ; 2.640  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 2.739  ; 2.616  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 2.980  ; 2.829  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 2.980  ; 2.829  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 2.766  ; 2.623  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 2.672  ; 2.562  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 2.219  ; 2.314  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 2.082  ; 2.042  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 2.737  ; 2.876  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 2.737  ; 2.876  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.344  ; 2.432  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.371  ; 2.461  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.465  ; 2.560  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.535  ; 2.650  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.501  ; 2.606  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.451  ; 2.540  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.611  ; 2.721  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 2.711  ; 2.846  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 2.680  ; 2.822  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 2.724  ; 2.872  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 2.710  ; 2.845  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 2.371  ; 2.453  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 2.447  ; 2.546  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 2.378  ; 2.474  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 2.499  ; 2.606  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 2.804  ; 2.691  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 2.648  ; 2.537  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -2.161 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -2.157 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 1.254  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 3.282  ; 3.451  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 2.447  ; 2.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 3.494  ; 3.708  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 2.678  ; 2.628  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 2.891  ; 2.844  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 2.713  ; 2.677  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 2.894  ; 2.841  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 2.678  ; 2.628  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 2.786  ; 2.763  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 1.203  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 2.481  ; 2.412  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 2.925  ; 2.905  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 2.481  ; 2.412  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 2.688  ; 2.673  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 2.693  ; 2.634  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 2.651  ; 2.634  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 2.612  ; 2.561  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 2.194  ; 2.297  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 2.326  ; 2.354  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 2.440  ; 2.461  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 2.498  ; 2.528  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 2.379  ; 2.414  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 2.326  ; 2.354  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 2.806  ; 2.770  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 2.997  ; 3.131  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 3.265  ; 3.567  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 3.368  ; 3.695  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 3.368  ; 3.695  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 3.547  ; 3.899  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 3.537  ; 3.889  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 3.387  ; 3.717  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 3.517  ; 3.859  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 3.977  ; 4.296  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 3.265  ; 3.567  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 1.300  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 1.250  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 2.167  ; 2.064  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 2.203  ; 2.095  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 2.196  ; 2.089  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 2.307  ; 2.191  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 2.167  ; 2.064  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 2.417  ; 2.287  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 2.192  ; 2.083  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 2.464  ; 2.336  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 2.458  ; 2.329  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 2.483  ; 2.344  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 2.179  ; 2.079  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 2.487  ; 2.359  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 2.454  ; 2.335  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 2.480  ; 2.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 2.684  ; 2.538  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 2.480  ; 2.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 2.385  ; 2.280  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 1.954  ; 2.047  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 1.821  ; 1.782  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 2.069  ; 2.153  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 2.446  ; 2.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.069  ; 2.153  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.095  ; 2.182  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.186  ; 2.277  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.253  ; 2.363  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.220  ; 2.322  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.172  ; 2.258  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.326  ; 2.431  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 2.421  ; 2.551  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 2.392  ; 2.529  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 2.434  ; 2.577  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 2.421  ; 2.551  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 2.098  ; 2.176  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 2.170  ; 2.265  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 2.104  ; 2.196  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 2.221  ; 2.323  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 2.512  ; 2.403  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 2.363  ; 2.256  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -2.369 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -2.364 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 5.165 ; 5.151 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 2.439 ; 2.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 2.922 ; 2.908 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.439 ; 2.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.439 ; 2.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.688 ; 2.674 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.688 ; 2.674 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.688 ; 2.674 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.688 ; 2.674 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.834 ; 2.820 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 2.922 ; 2.908 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 2.924 ; 2.910 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 2.924 ; 2.910 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 2.918 ; 2.904 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 2.937 ; 2.923 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 2.937 ; 2.923 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 2.937 ; 2.923 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 2.936 ; 2.922 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 2.534 ; 2.520 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 2.161 ; 2.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 2.625 ; 2.611 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.161 ; 2.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.161 ; 2.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.400 ; 2.386 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.400 ; 2.386 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.400 ; 2.386 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.400 ; 2.386 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.540 ; 2.526 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 2.625 ; 2.611 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 2.626 ; 2.612 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 2.626 ; 2.612 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 2.621 ; 2.607 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 2.639 ; 2.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 2.639 ; 2.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 2.639 ; 2.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 2.638 ; 2.624 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 5.324     ; 5.338     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 2.515     ; 2.529     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 3.081     ; 3.095     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.515     ; 2.529     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.515     ; 2.529     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.794     ; 2.808     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.794     ; 2.808     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.794     ; 2.808     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.794     ; 2.808     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.950     ; 2.964     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 3.081     ; 3.095     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 3.082     ; 3.096     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 3.082     ; 3.096     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 3.076     ; 3.090     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 3.095     ; 3.109     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 3.095     ; 3.109     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 3.095     ; 3.109     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 3.094     ; 3.108     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; i2c_sdat        ; clk_50     ; 2.654     ; 2.668     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 2.233     ; 2.247     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 2.776     ; 2.790     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.233     ; 2.247     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.233     ; 2.247     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.501     ; 2.515     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.501     ; 2.515     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.501     ; 2.515     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.501     ; 2.515     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.651     ; 2.665     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 2.776     ; 2.790     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 2.778     ; 2.792     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 2.778     ; 2.792     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 2.771     ; 2.785     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 2.790     ; 2.804     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 2.790     ; 2.804     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 2.790     ; 2.804     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 2.789     ; 2.803     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -5.443   ; -0.539 ; -2.889   ; -0.772  ; -3.000              ;
;  clk_50                                                ; 14.431   ; 0.187  ; 17.712   ; 0.507   ; 9.435               ;
;  cmos_pclk                                             ; -2.800   ; -0.539 ; -0.494   ; -0.772  ; -3.000              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -5.443   ; 0.151  ; 2.592    ; 1.260   ; 19.717              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.187    ; 0.175  ; -2.889   ; 1.318   ; 3.716               ;
; Design-wide TNS                                        ; -267.769 ; -4.799 ; -7.581   ; -13.799 ; -86.73              ;
;  clk_50                                                ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  cmos_pclk                                             ; -96.432  ; -4.799 ; -3.071   ; -13.799 ; -86.730             ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -171.337 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000    ; 0.000  ; -5.778   ; 0.000   ; 0.000               ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; 1.620 ; 1.802 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; 1.291 ; 1.496 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; 1.144 ; 1.380 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; 0.919 ; 1.151 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; 1.082 ; 1.325 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; 0.927 ; 1.158 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; 1.099 ; 1.342 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; 1.385 ; 1.619 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; 1.620 ; 1.802 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; 1.694 ; 1.970 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; 1.550 ; 1.815 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; 7.654 ; 8.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; 5.490 ; 5.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 5.362 ; 5.687 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 4.668 ; 4.889 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 4.610 ; 4.839 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 4.814 ; 5.061 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 4.872 ; 5.127 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 4.740 ; 4.992 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 4.870 ; 5.126 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 4.739 ; 4.999 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 5.449 ; 5.759 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 5.324 ; 5.608 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 5.165 ; 5.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 5.355 ; 5.670 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.490 ; 5.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.418 ; 5.729 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.233 ; 5.503 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.179 ; 5.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_data[*]    ; cmos_pclk  ; 0.211  ; -0.349 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[0]   ; cmos_pclk  ; 0.032  ; -0.536 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[1]   ; cmos_pclk  ; 0.115  ; -0.439 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[2]   ; cmos_pclk  ; 0.211  ; -0.349 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[3]   ; cmos_pclk  ; 0.148  ; -0.405 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[4]   ; cmos_pclk  ; 0.204  ; -0.355 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[5]   ; cmos_pclk  ; 0.136  ; -0.418 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[6]   ; cmos_pclk  ; 0.027  ; -0.554 ; Fall       ; cmos_pclk                                             ;
;  cmos_data[7]   ; cmos_pclk  ; -0.052 ; -0.631 ; Fall       ; cmos_pclk                                             ;
; cmos_href       ; cmos_pclk  ; -0.155 ; -0.746 ; Fall       ; cmos_pclk                                             ;
; cmos_vsync      ; cmos_pclk  ; -0.099 ; -0.688 ; Fall       ; cmos_pclk                                             ;
; i2c_sdat        ; clk_50     ; -2.982 ; -3.737 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_50     ; -1.875 ; -2.452 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; -2.214 ; -2.848 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; -1.878 ; -2.463 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; -1.875 ; -2.452 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; -1.962 ; -2.531 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; -1.985 ; -2.567 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; -1.943 ; -2.537 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; -1.983 ; -2.564 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; -1.952 ; -2.544 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; -2.251 ; -2.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; -2.181 ; -2.812 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; -2.125 ; -2.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; -2.212 ; -2.847 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; -2.283 ; -2.934 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; -2.240 ; -2.880 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; -2.150 ; -2.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; -2.145 ; -2.778 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 3.235  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 12.989 ; 12.853 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 5.691  ; 5.897  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 8.146  ; 8.039  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 10.298 ; 9.972  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 10.055 ; 9.693  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 9.986  ; 9.697  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 10.039 ; 9.687  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 9.627  ; 9.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 10.298 ; 9.972  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 3.073  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 10.663 ; 10.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 10.663 ; 10.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 9.557  ; 9.276  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 10.027 ; 9.744  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 9.645  ; 9.332  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 9.966  ; 9.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 9.869  ; 9.563  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 5.612  ; 5.397  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 10.457 ; 10.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 10.254 ; 9.851  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 10.457 ; 10.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 10.214 ; 9.883  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 10.175 ; 9.834  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 10.326 ; 9.985  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 6.677  ; 6.635  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 8.968  ; 8.858  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 8.273  ; 8.041  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 8.273  ; 8.041  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 8.725  ; 8.449  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 8.715  ; 8.439  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 8.300  ; 8.068  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 8.682  ; 8.385  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 8.968  ; 8.858  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 7.986  ; 7.758  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 3.126  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 3.013  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 5.767  ; 5.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 5.174  ; 5.283  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 5.164  ; 5.259  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 5.380  ; 5.547  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 5.099  ; 5.208  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 5.581  ; 5.706  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 5.178  ; 5.247  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 5.689  ; 5.875  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 5.690  ; 5.883  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 5.767  ; 5.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 5.130  ; 5.249  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 5.719  ; 5.922  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 5.682  ; 5.885  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 6.187  ; 6.468  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 6.187  ; 6.468  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 5.750  ; 5.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 5.604  ; 5.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 4.942  ; 4.838  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 4.396  ; 4.493  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 6.193  ; 5.971  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 6.096  ; 5.922  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 5.244  ; 5.106  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 5.277  ; 5.149  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 5.528  ; 5.351  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 5.705  ; 5.510  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 5.643  ; 5.469  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 5.551  ; 5.349  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 5.885  ; 5.670  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 6.036  ; 5.870  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 6.056  ; 5.894  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 6.102  ; 5.971  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 6.193  ; 5.947  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 5.264  ; 5.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 5.526  ; 5.321  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 5.312  ; 5.175  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 5.607  ; 5.423  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 5.841  ; 6.103  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 5.518  ; 5.694  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -1.236 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -1.255 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cmos_xclk       ; clk_50     ; 1.254  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sclk        ; clk_50     ; 3.282  ; 3.451  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; i2c_sdat        ; clk_50     ; 2.447  ; 2.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blank       ; clk_50     ; 3.494  ; 3.708  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_blue[*]     ; clk_50     ; 2.678  ; 2.628  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[5]    ; clk_50     ; 2.891  ; 2.844  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[6]    ; clk_50     ; 2.713  ; 2.677  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[7]    ; clk_50     ; 2.894  ; 2.841  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[8]    ; clk_50     ; 2.678  ; 2.628  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_blue[9]    ; clk_50     ; 2.786  ; 2.763  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ;        ; 1.203  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_green[*]    ; clk_50     ; 2.481  ; 2.412  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[4]   ; clk_50     ; 2.925  ; 2.905  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[5]   ; clk_50     ; 2.481  ; 2.412  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[6]   ; clk_50     ; 2.688  ; 2.673  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[7]   ; clk_50     ; 2.693  ; 2.634  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[8]   ; clk_50     ; 2.651  ; 2.634  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_green[9]   ; clk_50     ; 2.612  ; 2.561  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_hs          ; clk_50     ; 2.194  ; 2.297  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_red[*]      ; clk_50     ; 2.326  ; 2.354  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[5]     ; clk_50     ; 2.440  ; 2.461  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[6]     ; clk_50     ; 2.498  ; 2.528  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[7]     ; clk_50     ; 2.379  ; 2.414  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[8]     ; clk_50     ; 2.326  ; 2.354  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  lcd_red[9]     ; clk_50     ; 2.806  ; 2.770  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_vs          ; clk_50     ; 2.997  ; 3.131  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; led_data[*]     ; clk_50     ; 3.265  ; 3.567  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[0]    ; clk_50     ; 3.368  ; 3.695  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[1]    ; clk_50     ; 3.368  ; 3.695  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[2]    ; clk_50     ; 3.547  ; 3.899  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[3]    ; clk_50     ; 3.537  ; 3.889  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[4]    ; clk_50     ; 3.387  ; 3.717  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[5]    ; clk_50     ; 3.517  ; 3.859  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[6]    ; clk_50     ; 3.977  ; 4.296  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  led_data[7]    ; clk_50     ; 3.265  ; 3.567  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; cmos_xclk       ; clk_50     ;        ; 1.300  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; lcd_dclk        ; clk_50     ; 1.250  ;        ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_50     ; 2.167  ; 2.064  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[0]  ; clk_50     ; 2.203  ; 2.095  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[1]  ; clk_50     ; 2.196  ; 2.089  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[2]  ; clk_50     ; 2.307  ; 2.191  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[3]  ; clk_50     ; 2.167  ; 2.064  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[4]  ; clk_50     ; 2.417  ; 2.287  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[5]  ; clk_50     ; 2.192  ; 2.083  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[6]  ; clk_50     ; 2.464  ; 2.336  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[7]  ; clk_50     ; 2.458  ; 2.329  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[8]  ; clk_50     ; 2.483  ; 2.344  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[9]  ; clk_50     ; 2.179  ; 2.079  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[10] ; clk_50     ; 2.487  ; 2.359  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_addr[11] ; clk_50     ; 2.454  ; 2.335  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ba[*]     ; clk_50     ; 2.480  ; 2.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[0]    ; clk_50     ; 2.684  ; 2.538  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_ba[1]    ; clk_50     ; 2.480  ; 2.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cas_n     ; clk_50     ; 2.385  ; 2.280  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cke       ; clk_50     ; 1.954  ; 2.047  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_cs_n      ; clk_50     ; 1.821  ; 1.782  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_data[*]   ; clk_50     ; 2.069  ; 2.153  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[0]  ; clk_50     ; 2.446  ; 2.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[1]  ; clk_50     ; 2.069  ; 2.153  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[2]  ; clk_50     ; 2.095  ; 2.182  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[3]  ; clk_50     ; 2.186  ; 2.277  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[4]  ; clk_50     ; 2.253  ; 2.363  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[5]  ; clk_50     ; 2.220  ; 2.322  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[6]  ; clk_50     ; 2.172  ; 2.258  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[7]  ; clk_50     ; 2.326  ; 2.431  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[8]  ; clk_50     ; 2.421  ; 2.551  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[9]  ; clk_50     ; 2.392  ; 2.529  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[10] ; clk_50     ; 2.434  ; 2.577  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[11] ; clk_50     ; 2.421  ; 2.551  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[12] ; clk_50     ; 2.098  ; 2.176  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[13] ; clk_50     ; 2.170  ; 2.265  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[14] ; clk_50     ; 2.104  ; 2.196  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  sdram_data[15] ; clk_50     ; 2.221  ; 2.323  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_ras_n     ; clk_50     ; 2.512  ; 2.403  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_we_n      ; clk_50     ; 2.363  ; 2.256  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_50     ; -2.369 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; sdram_clk       ; clk_50     ;        ; -2.364 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_udqm     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ldqm     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_sync       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blank      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_en          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; phy_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sdat       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_dv                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; phy_clk_rx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; phy_clk_tx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2c_sdat                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_udqm     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ldqm     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_sync       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_red[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_green[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_green[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_blue[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_blue[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_blue[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; i2c_sclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; led_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; phy_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sdat       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_udqm     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ldqm     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_sync       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; led_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; phy_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sdat       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_udqm     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ldqm     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_sync       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_red[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_green[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_green[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_blue[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; phy_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sdat       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                ; clk_50                                                ; 668      ; 0        ; 0        ; 0        ;
; cmos_pclk                                             ; cmos_pclk                                             ; 163      ; 98       ; 0        ; 1        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk                                             ; 8        ; 0        ; 0        ; 0        ;
; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 55       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 4687     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 57       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 7783     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                ; clk_50                                                ; 668      ; 0        ; 0        ; 0        ;
; cmos_pclk                                             ; cmos_pclk                                             ; 163      ; 98       ; 0        ; 1        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk                                             ; 8        ; 0        ; 0        ; 0        ;
; cmos_pclk                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 55       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 4687     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 57       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 7783     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                ; clk_50                                                ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk                                             ; 37       ; 0        ; 11       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 255      ; 0        ; 0        ; 0        ;
; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 48       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 364      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                ; clk_50                                                ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; cmos_pclk                                             ; 37       ; 0        ; 11       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 255      ; 0        ; 0        ; 0        ;
; clk_50                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 48       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 364      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 67    ; 67   ;
; Unconstrained Output Port Paths ; 540   ; 540  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 25 09:02:06 2015
Info: Command: quartus_sta cmos_fpga_vga -c cmos_fpga_vga
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_3in1
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
    Info: Entity dcfifo_min1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
Critical Warning: Synopsys Design Constraints File file not found: 'cmos_fpga_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info: create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name cmos_pclk cmos_pclk
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.443
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.443      -171.337 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:    -2.800       -96.432 cmos_pclk 
    Info:     1.187         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:    14.431         0.000 clk_50 
Info: Worst-case hold slack is -0.522
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.522        -4.581 cmos_pclk 
    Info:     0.435         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:     0.452         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:     0.453         0.000 clk_50 
Info: Worst-case recovery slack is -2.889
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.889        -5.778 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:    -0.396        -1.663 cmos_pclk 
    Info:     2.592         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:    17.712         0.000 clk_50 
Info: Worst-case removal slack is -0.750
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.750       -13.482 cmos_pclk 
    Info:     1.192         0.000 clk_50 
    Info:     2.876         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:     2.975         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -86.272 cmos_pclk 
    Info:     3.720         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:     9.784         0.000 clk_50 
    Info:    19.721         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.978
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.978      -155.873 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:    -2.555       -83.756 cmos_pclk 
    Info:     1.540         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:    14.825         0.000 clk_50 
Info: Worst-case hold slack is -0.539
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.539        -4.799 cmos_pclk 
    Info:     0.400         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:     0.401         0.000 clk_50 
    Info:     0.401         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info: Worst-case recovery slack is -2.255
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.255        -4.510 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:    -0.494        -3.071 cmos_pclk 
    Info:     2.984         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:    17.856         0.000 clk_50 
Info: Worst-case removal slack is -0.772
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.772       -13.799 cmos_pclk 
    Info:     1.095         0.000 clk_50 
    Info:     2.573         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:     2.661         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -86.730 cmos_pclk 
    Info:     3.716         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:     9.772         0.000 clk_50 
    Info:    19.717         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.970
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.970       -60.247 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:    -1.316       -49.176 cmos_pclk 
    Info:     5.026         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:    17.615         0.000 clk_50 
Info: Worst-case hold slack is -0.382
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.382        -3.763 cmos_pclk 
    Info:     0.151         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:     0.175         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:     0.187         0.000 clk_50 
Info: Worst-case recovery slack is 0.476
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.476         0.000 cmos_pclk 
    Info:     0.742         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:     5.557         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:    18.959         0.000 clk_50 
Info: Worst-case removal slack is -0.450
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.450       -12.564 cmos_pclk 
    Info:     0.507         0.000 clk_50 
    Info:     1.260         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info:     1.318         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -69.087 cmos_pclk 
    Info:     3.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info:     9.435         0.000 clk_50 
    Info:    19.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 291 megabytes
    Info: Processing ended: Fri Dec 25 09:02:13 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


