$date
	Thu Nov 14 18:58:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module twoBitComp_tb $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module uut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var wire 1 # equal $end
$var wire 1 " greater $end
$var wire 1 ! less $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 '
b1 &
b10 %
b1 $
0#
0"
1!
$end
#10
1#
0!
b0 %
b0 '
b0 $
b0 &
#20
0#
1"
b11 $
b11 &
#30
