Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc5vlx50t-2-ff1136

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/finv_table/finv_table.vhd" in Library work.
Architecture finv_table_a of Entity finv_table is up to date.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/fsqrt_table/fsqrt_table.vhd" in Library work.
Architecture fsqrt_table_a of Entity fsqrt_table is up to date.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/std_logic_1164_additional.vhd" in Library work.
Package <std_logic_1164_additional> compiled.
Package body <std_logic_1164_additional> compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/fadd.vhd" in Library work.
Entity <myfadd> compiled.
Entity <myfadd> (Architecture <op>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/fmul.vhd" in Library work.
Entity <myfmul> compiled.
Entity <myfmul> (Architecture <op>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/fsqrt.vhd" in Library work.
Entity <myfsqrt> compiled.
Entity <myfsqrt> (Architecture <op>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/finv.vhd" in Library work.
Entity <myfinv> compiled.
Entity <myfinv> (Architecture <op>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/prom10/prom.vhd" in Library work.
Architecture prom_a of Entity prom is up to date.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/ise_u232c.vhd" in Library work.
Entity <u232c> compiled.
Entity <u232c> (Architecture <blackbox>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/clk_gen.vhd" in Library work.
Entity <clk_gen> compiled.
Entity <clk_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/clk_delay.vhd" in Library work.
Entity <clk_delay> compiled.
Entity <clk_delay> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/fetch.vhd" in Library work.
Entity <fetch> compiled.
Entity <fetch> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/decode.vhd" in Library work.
Entity <decode> compiled.
Entity <decode> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/reg_dc.vhd" in Library work.
Entity <reg_dc> compiled.
Entity <reg_dc> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/exec.vhd" in Library work.
Entity <exec> compiled.
Entity <exec> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/mem_acc.vhd" in Library work.
Entity <mem_acc> compiled.
Entity <mem_acc> (Architecture <behavior>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/reg_wb.vhd" in Library work.
Entity <reg_wb> compiled.
Entity <reg_wb> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/core_c.vhd" in Library work.
Entity <core_c> compiled.
Entity <core_c> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/ise_io_dev.vhd" in Library work.
Entity <io_dev> compiled.
Entity <io_dev> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/occho/cpuex/local/cpu/ise_space/ise_top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <board>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <board>).

Analyzing hierarchy for entity <core_c> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <io_dev> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <clk_gen> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <clk_delay> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fetch> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <decode> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <reg_dc> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <exec> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mem_acc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reg_wb> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <u232c> in library <work> (architecture <blackbox>) with generics.
	wtime = "0000001001000011"

Analyzing hierarchy for entity <myfadd> in library <work> (architecture <op>).

Analyzing hierarchy for entity <myfmul> in library <work> (architecture <op>).

Analyzing hierarchy for entity <myfsqrt> in library <work> (architecture <op>).

Analyzing hierarchy for entity <myfinv> in library <work> (architecture <op>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <board>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ib> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <ib> in unit <top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <ib> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ib> in unit <top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dll> in unit <top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dll> in unit <top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dll> in unit <top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dll> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <core_c> in library <work> (Architecture <rtl>).
Entity <core_c> analyzed. Unit <core_c> generated.

Analyzing Entity <clk_gen> in library <work> (Architecture <rtl>).
Entity <clk_gen> analyzed. Unit <clk_gen> generated.

Analyzing Entity <clk_delay> in library <work> (Architecture <rtl>).
Entity <clk_delay> analyzed. Unit <clk_delay> generated.

Analyzing Entity <fetch> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "/home/occho/cpuex/local/cpu/ise_space/fetch.vhd" line 32: Instantiating black box module <prom>.
Entity <fetch> analyzed. Unit <fetch> generated.

Analyzing Entity <decode> in library <work> (Architecture <rtl>).
Entity <decode> analyzed. Unit <decode> generated.

Analyzing Entity <reg_dc> in library <work> (Architecture <rtl>).
Entity <reg_dc> analyzed. Unit <reg_dc> generated.

Analyzing Entity <exec> in library <work> (Architecture <rtl>).
Entity <exec> analyzed. Unit <exec> generated.

Analyzing Entity <myfadd> in library <work> (Architecture <op>).
Entity <myfadd> analyzed. Unit <myfadd> generated.

Analyzing Entity <myfmul> in library <work> (Architecture <op>).
Entity <myfmul> analyzed. Unit <myfmul> generated.

Analyzing Entity <myfsqrt> in library <work> (Architecture <op>).
WARNING:Xst:2211 - "/home/occho/cpuex/local/cpu/ise_space/fsqrt.vhd" line 37: Instantiating black box module <fsqrt_table>.
Entity <myfsqrt> analyzed. Unit <myfsqrt> generated.

Analyzing Entity <myfinv> in library <work> (Architecture <op>).
WARNING:Xst:2211 - "/home/occho/cpuex/local/cpu/ise_space/finv.vhd" line 38: Instantiating black box module <finv_table>.
Entity <myfinv> analyzed. Unit <myfinv> generated.

Analyzing Entity <mem_acc> in library <work> (Architecture <behavior>).
Entity <mem_acc> analyzed. Unit <mem_acc> generated.

Analyzing Entity <reg_wb> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <REG_00WB> in unit <reg_wb> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <reg_wb> analyzed. Unit <reg_wb> generated.

Analyzing Entity <io_dev> in library <work> (Architecture <rtl>).
Entity <io_dev> analyzed. Unit <io_dev> generated.

Analyzing generic Entity <u232c> in library <work> (Architecture <blackbox>).
	wtime = "0000001001000011"
Entity <u232c> analyzed. Unit <u232c> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_gen>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/clk_gen.vhd".
    Found finite state machine <FSM_0> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <CLK_EX>.
    Found 1-bit register for signal <CLK_FT>.
    Found 1-bit register for signal <CLK_MA>.
    Found 1-bit register for signal <CLK_WB>.
    Found 1-bit register for signal <CLK_DC>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <clk_delay>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/clk_delay.vhd".
    Found 1-bit register for signal <QOUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_delay> synthesized.


Synthesizing Unit <decode>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/decode.vhd".
WARNING:Xst:647 - Input <FP_OUT<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <FP>.
    Found 32-bit register for signal <IR>.
    Found 32-bit register for signal <LR>.
    Found 1-bit register for signal <INPUT_FLAG>.
    Summary:
	inferred  85 D-type flip-flop(s).
Unit <decode> synthesized.


Synthesizing Unit <reg_dc>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/reg_dc.vhd".
    Found 32-bit register for signal <REG_OUT>.
    Found 32-bit 32-to-1 multiplexer for signal <REG_OUT$mux0001> created at line 57.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <reg_dc> synthesized.


Synthesizing Unit <mem_acc>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/mem_acc.vhd".
WARNING:Xst:647 - Input <ADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pre_xwa> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <IO_OUT>.
    Found 20-bit register for signal <SRAM_ZA>.
    Found 32-bit tristate buffer for signal <SRAM_ZD>.
    Found 1-bit register for signal <SRAM_XWA>.
    Found 1-bit register for signal <io_read>.
    Found 1-bit register for signal <io_write>.
    Found 32-bit register for signal <Mtridata_SRAM_ZD> created at line 65.
    Found 1-bit register for signal <Mtrien_SRAM_ZD> created at line 65.
    Summary:
	inferred  88 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <mem_acc> synthesized.


Synthesizing Unit <reg_wb>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/reg_wb.vhd".
WARNING:Xst:1780 - Signal <from_ram> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <FREG_02WB>.
    Found 32-bit register for signal <FREG_15WB>.
    Found 32-bit register for signal <FREG_20WB>.
    Found 32-bit register for signal <REG_06WB>.
    Found 32-bit register for signal <REG_11WB>.
    Found 32-bit register for signal <FREG_28WB>.
    Found 32-bit register for signal <REG_19WB>.
    Found 32-bit register for signal <REG_24WB>.
    Found 32-bit register for signal <LR_WB>.
    Found 32-bit register for signal <FREG_03WB>.
    Found 32-bit register for signal <FREG_16WB>.
    Found 32-bit register for signal <FREG_21WB>.
    Found 32-bit register for signal <REG_12WB>.
    Found 32-bit register for signal <REG_07WB>.
    Found 32-bit register for signal <FREG_29WB>.
    Found 32-bit register for signal <REG_25WB>.
    Found 32-bit register for signal <REG_30WB>.
    Found 32-bit register for signal <FREG_04WB>.
    Found 32-bit register for signal <FREG_17WB>.
    Found 32-bit register for signal <FREG_22WB>.
    Found 32-bit register for signal <REG_08WB>.
    Found 32-bit register for signal <REG_13WB>.
    Found 32-bit register for signal <REG_26WB>.
    Found 32-bit register for signal <REG_31WB>.
    Found 32-bit register for signal <FREG_05WB>.
    Found 32-bit register for signal <FREG_10WB>.
    Found 32-bit register for signal <REG_01WB>.
    Found 32-bit register for signal <FREG_18WB>.
    Found 32-bit register for signal <FREG_23WB>.
    Found 32-bit register for signal <REG_09WB>.
    Found 32-bit register for signal <REG_14WB>.
    Found 32-bit register for signal <REG_27WB>.
    Found 32-bit register for signal <FREG_06WB>.
    Found 32-bit register for signal <FREG_11WB>.
    Found 32-bit register for signal <REG_02WB>.
    Found 32-bit register for signal <FREG_19WB>.
    Found 32-bit register for signal <FREG_24WB>.
    Found 32-bit register for signal <REG_15WB>.
    Found 32-bit register for signal <REG_20WB>.
    Found 32-bit register for signal <REG_28WB>.
    Found 32-bit register for signal <FREG_07WB>.
    Found 32-bit register for signal <FREG_12WB>.
    Found 32-bit register for signal <REG_03WB>.
    Found 32-bit register for signal <FREG_25WB>.
    Found 32-bit register for signal <FREG_30WB>.
    Found 32-bit register for signal <REG_16WB>.
    Found 32-bit register for signal <REG_21WB>.
    Found 32-bit register for signal <REG_29WB>.
    Found 32-bit register for signal <FREG_00WB>.
    Found 32-bit register for signal <FREG_08WB>.
    Found 32-bit register for signal <FREG_13WB>.
    Found 32-bit register for signal <REG_04WB>.
    Found 32-bit register for signal <FREG_26WB>.
    Found 32-bit register for signal <FREG_31WB>.
    Found 32-bit register for signal <REG_17WB>.
    Found 32-bit register for signal <REG_22WB>.
    Found 32-bit register for signal <FREG_01WB>.
    Found 32-bit register for signal <FREG_09WB>.
    Found 32-bit register for signal <FREG_14WB>.
    Found 32-bit register for signal <REG_05WB>.
    Found 32-bit register for signal <REG_10WB>.
    Found 32-bit register for signal <FREG_27WB>.
    Found 32-bit register for signal <REG_18WB>.
    Found 32-bit register for signal <REG_23WB>.
    Summary:
	inferred 2016 D-type flip-flop(s).
Unit <reg_wb> synthesized.


Synthesizing Unit <myfadd>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/fadd.vhd".
WARNING:Xst:647 - Input <CLK_TABLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <l0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FO<24:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 5-bit latch for signal <lshiftwidth>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 25-bit latch for signal <raw_frac>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 25-bit addsub for signal <$mux0001>.
    Found 5-bit adder for signal <count$addsub0000> created at line 91.
    Found 5-bit adder for signal <count$addsub0001> created at line 91.
    Found 5-bit adder for signal <count$addsub0002> created at line 91.
    Found 5-bit adder for signal <count$addsub0003> created at line 91.
    Found 5-bit adder for signal <count$addsub0004> created at line 91.
    Found 5-bit adder for signal <count$addsub0005> created at line 91.
    Found 5-bit adder for signal <count$addsub0006> created at line 91.
    Found 5-bit adder for signal <count$addsub0007> created at line 91.
    Found 5-bit adder for signal <count$addsub0008> created at line 91.
    Found 5-bit adder for signal <count$addsub0009> created at line 91.
    Found 5-bit adder for signal <count$addsub0010> created at line 91.
    Found 5-bit adder for signal <count$addsub0011> created at line 91.
    Found 5-bit adder for signal <count$addsub0012> created at line 91.
    Found 5-bit adder for signal <count$addsub0013> created at line 91.
    Found 5-bit adder for signal <count$addsub0014> created at line 91.
    Found 5-bit adder for signal <count$addsub0015> created at line 91.
    Found 5-bit adder for signal <count$addsub0016> created at line 91.
    Found 5-bit adder for signal <count$addsub0017> created at line 91.
    Found 5-bit adder for signal <count$addsub0018> created at line 91.
    Found 5-bit adder for signal <count$addsub0019> created at line 91.
    Found 5-bit adder for signal <count$addsub0020> created at line 91.
    Found 5-bit adder for signal <count$addsub0021> created at line 91.
    Found 5-bit adder for signal <count$addsub0022> created at line 91.
    Found 9-bit comparator lessequal for signal <EO$cmp_le0000> created at line 71.
    Found 8-bit addsub for signal <EO$share0000>.
    Found 5-bit subtractor for signal <EO$sub0000> created at line 71.
    Found 6-bit comparator greater for signal <FO$cmp_gt0000> created at line 33.
    Found 8-bit comparator greater for signal <loserE$cmp_gt0000> created at line 59.
    Found 5-bit adder for signal <mux0000$addsub0000> created at line 91.
    Found 25-bit subtractor for signal <raw_frac$addsub0000> created at line 63.
    Found 24-bit comparator greater for signal <raw_frac$cmp_gt0000> created at line 63.
    Found 24-bit comparator lessequal for signal <raw_frac$cmp_le0000> created at line 63.
    Found 1-bit xor2 for signal <raw_frac$xor0000> created at line 63.
    Found 31-bit comparator greater for signal <raw_SO$cmp_gt0000> created at line 50.
    Found 31-bit comparator less for signal <raw_SO$cmp_lt0000> created at line 50.
    Found 6-bit comparator less for signal <result0_9$cmp_lt0000> created at line 35.
    Found 6-bit subtractor for signal <result0_9$sub0000> created at line 79.
    Found 8-bit comparator less for signal <result_0$cmp_lt0000> created at line 76.
    Found 8-bit comparator greater for signal <rshiftedF$cmp_gt0000> created at line 74.
    Found 8-bit subtractor for signal <rshiftwidth>.
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <myfadd> synthesized.


Synthesizing Unit <myfmul>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/fmul.vhd".
WARNING:Xst:647 - Input <CLK_TABLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <raw_FO<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LH<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HL<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13x13-bit multiplier for signal <HH>.
    Found 13x13-bit multiplier for signal <HL>.
    Found 13x13-bit multiplier for signal <LH>.
    Found 9-bit adder for signal <raw_EO$addsub0000>.
    Found 9-bit subtractor for signal <raw_EO$addsub0001>.
    Found 26-bit adder for signal <raw_FO>.
    Found 26-bit adder for signal <raw_FO$addsub0000> created at line 52.
    Found 1-bit xor2 for signal <raw_SO$xor0000> created at line 35.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
Unit <myfmul> synthesized.


Synthesizing Unit <u232c>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/ise_u232c.vhd".
WARNING:Xst:1780 - Signal <rxdata> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <recv_data>.
    Found 1-bit register for signal <recv_ready>.
    Found 4-bit register for signal <recv_state>.
    Found 4-bit subtractor for signal <recv_state$addsub0000> created at line 82.
    Found 16-bit register for signal <recv_timer>.
    Found 16-bit subtractor for signal <recv_timer$addsub0000> created at line 84.
    Found 9-bit register for signal <recvbuf>.
    Found 4-bit down counter for signal <send_state>.
    Found 16-bit register for signal <send_timer>.
    Found 16-bit subtractor for signal <send_timer$addsub0000> created at line 50.
    Found 9-bit register for signal <sendbuf>.
    Summary:
	inferred   1 Counter(s).
	inferred  63 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <u232c> synthesized.


Synthesizing Unit <io_dev>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/ise_io_dev.vhd".
WARNING:Xst:647 - Input <CPU_OUT<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x8-bit dual-port RAM <Mram_recvbuf> for signal <recvbuf>.
    Found 16384x8-bit dual-port RAM <Mram_sendbuf> for signal <sendbuf>.
    Found 32-bit register for signal <CPU_IN>.
    Found 11-bit comparator equal for signal <NYET$cmp_eq0000> created at line 350.
    Found 11-bit up counter for signal <recv_head>.
    Found 11-bit up counter for signal <recv_tail>.
    Found 14-bit comparator equal for signal <send_empty$cmp_eq0000> created at line 328.
    Found 1-bit register for signal <send_go>.
    Found 14-bit up counter for signal <send_head>.
    Found 14-bit up counter for signal <send_tail>.
    Found 8-bit register for signal <u232c_o>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <io_dev> synthesized.


Synthesizing Unit <fetch>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/fetch.vhd".
WARNING:Xst:647 - Input <PC<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PROM_OUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fetch> synthesized.


Synthesizing Unit <myfsqrt>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/fsqrt.vhd".
WARNING:Xst:647 - Input <I<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mul_ret<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Etmp<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit adder for signal <Etmp>.
    Found 23-bit adder for signal <FO>.
    Found 14x14-bit multiplier for signal <mul_ret>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <myfsqrt> synthesized.


Synthesizing Unit <myfinv>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/finv.vhd".
WARNING:Xst:646 - Signal <mul_ret<11:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <EO$mux0000>.
    Found 23-bit subtractor for signal <FO$addsub0000> created at line 46.
    Found 13x13-bit multiplier for signal <mul_ret>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <myfinv> synthesized.


Synthesizing Unit <exec>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/exec.vhd".
WARNING:Xst:646 - Signal <shamt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <l0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cmp_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <REG_COND>.
    Found 1-bit register for signal <RAM_WEN>.
    Found 32-bit register for signal <RAM_IN>.
    Found 1-bit register for signal <FR_FLAG>.
    Found 32-bit register for signal <PC_OUT>.
    Found 32-bit register for signal <REG_IN>.
    Found 20-bit register for signal <RAM_ADDR>.
    Found 32-bit register for signal <LR_IN>.
    Found 5-bit register for signal <N_REG>.
    Found 32-bit register for signal <debug_count>.
    Found 32-bit adder for signal <debug_count$addsub0000>.
    Found 32-bit register for signal <heap_size>.
    Found 32-bit subtractor for signal <heap_size$addsub0000> created at line 146.
    Found 33-bit comparator greater for signal <heap_size$cmp_gt0000> created at line 144.
    Found 32-bit adder for signal <PC_OUT$add0000> created at line 144.
    Found 32-bit adder for signal <PC_OUT$share0000> created at line 166.
    Found 32-bit comparator equal for signal <RAM_IN$cmp_eq0005> created at line 389.
    Found 32-bit comparator equal for signal <RAM_IN$cmp_eq0006> created at line 452.
    Found 31-bit comparator greater for signal <RAM_IN$cmp_gt0000> created at line 420.
    Found 31-bit comparator less for signal <RAM_IN$cmp_lt0000> created at line 411.
    Found 32-bit comparator less for signal <RAM_IN$cmp_lt0001> created at line 477.
    Found 32-bit comparator not equal for signal <RAM_IN$cmp_ne0000> created at line 465.
    Found 20-bit adder for signal <REG_IN$add0001> created at line 442.
    Found 16-bit comparator greater for signal <REG_IN$cmp_gt0000> created at line 33.
    Found 32-bit addsub for signal <REG_IN$share0000> created at line 166.
    Found 16x16-bit multiplier for signal <REG_IN$share0001> created at line 166.
    Found 20-bit subtractor for signal <REG_IN$sub0000> created at line 203.
    Found 16-bit comparator less for signal <result_29$cmp_lt0000> created at line 35.
    Found 1-bit register for signal <start>.
    Found 32-bit adder for signal <v32$add0001> created at line 212.
    Found 32-bit subtractor for signal <v32$sub0000> created at line 148.
    Found 32-bit subtractor for signal <v32$sub0002> created at line 508.
    Summary:
	inferred 224 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   9 Comparator(s).
Unit <exec> synthesized.


Synthesizing Unit <core_c>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/core_c.vhd".
WARNING:Xst:1780 - Signal <ram_io_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_io_rd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <core_c> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/occho/cpuex/local/cpu/ise_space/ise_top.vhd".
WARNING:Xst:1780 - Signal <pipe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit down counter for signal <count>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16384x8-bit dual-port RAM                             : 1
 2048x8-bit dual-port RAM                              : 1
# Multipliers                                          : 9
 13x13-bit multiplier                                  : 7
 14x14-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 85
 16-bit subtractor                                     : 2
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 23-bit adder                                          : 1
 23-bit subtractor                                     : 1
 25-bit addsub                                         : 2
 25-bit subtractor                                     : 2
 26-bit adder                                          : 4
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
 4-bit subtractor                                      : 1
 5-bit adder                                           : 48
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 2
# Counters                                             : 6
 11-bit up counter                                     : 2
 14-bit up counter                                     : 2
 4-bit down counter                                    : 2
# Registers                                            : 112
 1-bit register                                        : 18
 16-bit register                                       : 2
 20-bit register                                       : 3
 32-bit register                                       : 82
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 2
# Latches                                              : 4
 25-bit latch                                          : 2
 5-bit latch                                           : 2
# Comparators                                          : 31
 11-bit comparator equal                               : 1
 14-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 24-bit comparator greater                             : 2
 24-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 3
 31-bit comparator less                                : 3
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 1
 32-bit comparator not equal                           : 1
 33-bit comparator greater                             : 1
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 6
 32-bit 32-to-1 multiplexer                            : 6
# Tristates                                            : 1
 32-bit tristate buffer                                : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cpunit/clk_u/count/FSM> on signal <count[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
INFO:Xst:2261 - The FF/Latch <SRAM_ZA_17> in Unit <memacc_u> is equivalent to the following 2 FFs/Latches, which will be removed : <SRAM_ZA_18> <SRAM_ZA_19> 
INFO:Xst:2261 - The FF/Latch <CPU_IN_8> in Unit <iounit> is equivalent to the following 23 FFs/Latches, which will be removed : <CPU_IN_9> <CPU_IN_10> <CPU_IN_11> <CPU_IN_12> <CPU_IN_13> <CPU_IN_14> <CPU_IN_15> <CPU_IN_16> <CPU_IN_17> <CPU_IN_18> <CPU_IN_19> <CPU_IN_20> <CPU_IN_21> <CPU_IN_22> <CPU_IN_23> <CPU_IN_24> <CPU_IN_25> <CPU_IN_26> <CPU_IN_27> <CPU_IN_28> <CPU_IN_29> <CPU_IN_30> <CPU_IN_31> 
WARNING:Xst:1426 - The value init of the FF/Latch reset hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch start hinder the constant cleaning in the block exec_u.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <SRAM_ZA_17> (without init value) has a constant value of 0 in block <memacc_u>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU_IN_8> (without init value) has a constant value of 0 in block <iounit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RAM_ADDR_0> of sequential type is unconnected in block <exec_u>.
WARNING:Xst:2677 - Node <RAM_ADDR_1> of sequential type is unconnected in block <exec_u>.
WARNING:Xst:2677 - Node <IO_OUT_8> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_9> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_10> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_11> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_12> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_13> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_14> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_15> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_16> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_17> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_18> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_19> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_20> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_21> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_22> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_23> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_24> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_25> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_26> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_27> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_28> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_29> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_30> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2677 - Node <IO_OUT_31> of sequential type is unconnected in block <memacc_u>.
WARNING:Xst:2404 -  FFs/Latches <SRAM_ZA<19:17>> (without init value) have a constant value of 0 in block <mem_acc>.
WARNING:Xst:2404 -  FFs/Latches <CPU_IN<31:8>> (without init value) have a constant value of 0 in block <io_dev>.

Synthesizing (advanced) Unit <core_c>.
	Found pipelined multiplier on signal <exec_u/finv_u/mul_ret>:
		- 1 pipeline level(s) found in a register on signal <FREG_T>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <exec_u/fsqrt_u/mul_ret>:
		- 1 pipeline level(s) found in a register on signal <FREG_S>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <exec_u/fmul_u/HL>:
		- 1 pipeline level(s) found in a register on signal <FREG_T>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <exec_u/fmul_u/LH>:
		- 1 pipeline level(s) found in a register on signal <FREG_S>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <exec_u/fdiv_u/LH>:
		- 1 pipeline level(s) found in a register on signal <FREG_S>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <exec_u/REG_IN_share0001>:
		- 1 pipeline level(s) found in a register on signal <REG_S>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier exec_u/finv_u/Mmult_mul_ret by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier exec_u/fsqrt_u/Mmult_mul_ret by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier exec_u/fmul_u/Mmult_HL by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier exec_u/fmul_u/Mmult_LH by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier exec_u/fdiv_u/Mmult_LH by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier exec_u/Mmult_REG_IN_share0001 by adding 2 register level(s).
Unit <core_c> synthesized (advanced).

Synthesizing (advanced) Unit <io_dev>.
INFO:Xst:3226 - The RAM <Mram_recvbuf> will be implemented as a BLOCK RAM, absorbing the following register(s): <CPU_IN>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <recv_ready>    | high     |
    |     addrA          | connected to signal <recv_tail>     |          |
    |     diA            | connected to signal <u232c_i>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     enB            | connected to signal <CPU_RD>        | high     |
    |     addrB          | connected to signal <recv_head>     |          |
    |     doB            | connected to signal <CPU_IN>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_sendbuf> will be implemented as a BLOCK RAM, absorbing the following register(s): <u232c_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <CPU_WR>        | high     |
    |     addrA          | connected to signal <send_tail>     |          |
    |     diA            | connected to signal <CPU_OUT>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     enB            | connected to signal <send_go_not0001> | low      |
    |     addrB          | connected to signal <send_head>     |          |
    |     doB            | connected to signal <u232c_o>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <io_dev> synthesized (advanced).

Synthesizing (advanced) Unit <myfmul>.
	Multiplier <Mmult_HH> in block <myfmul> and adder/subtractor <Madd_raw_FO_addsub0000> in block <myfmul> are combined into a MAC<Maddsub_HH>.
Unit <myfmul> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16384x8-bit dual-port block RAM                       : 1
 2048x8-bit dual-port block RAM                        : 1
# MACs                                                 : 2
 13x13-to-26-bit MAC                                   : 2
# Multipliers                                          : 7
 12x13-bit registered multiplier                       : 2
 13x12-bit multiplier                                  : 1
 13x12-bit registered multiplier                       : 1
 13x13-bit registered multiplier                       : 1
 14x14-bit registered multiplier                       : 1
 16x16-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 83
 16-bit subtractor                                     : 2
 18-bit subtractor                                     : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 23-bit adder                                          : 1
 23-bit subtractor                                     : 1
 25-bit addsub                                         : 2
 25-bit subtractor                                     : 2
 26-bit adder                                          : 2
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 48
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 2
# Counters                                             : 6
 11-bit up counter                                     : 2
 14-bit up counter                                     : 2
 4-bit down counter                                    : 2
# Registers                                            : 2743
 Flip-Flops                                            : 2743
# Latches                                              : 4
 25-bit latch                                          : 2
 5-bit latch                                           : 2
# Comparators                                          : 31
 11-bit comparator equal                               : 1
 14-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 24-bit comparator greater                             : 2
 24-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 3
 31-bit comparator less                                : 3
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 1
 32-bit comparator not equal                           : 1
 33-bit comparator greater                             : 1
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 6
 32-bit 32-to-1 multiplexer                            : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch exec_u/start hinder the constant cleaning in the block core_c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch reset hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <cpunit/exec_u/RAM_ADDR_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/exec_u/RAM_ADDR_0> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <clk_gen> ...

Optimizing unit <decode> ...

Optimizing unit <u232c> ...

Optimizing unit <fetch> ...

Optimizing unit <reg_wb> ...

Optimizing unit <io_dev> ...
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpunit/memacc_u/IO_OUT_31> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 31.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) cpunit/exec_u/N_REG_0 has(ve) been backward balanced into : cpunit/exec_u/N_REG_0_BRB1 cpunit/exec_u/N_REG_0_BRB2 cpunit/exec_u/N_REG_0_BRB3.
	Register(s) cpunit/exec_u/RAM_IN_10 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_10_BRB1 cpunit/exec_u/RAM_IN_10_BRB3 cpunit/exec_u/RAM_IN_10_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_11 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_11_BRB1 cpunit/exec_u/RAM_IN_11_BRB3 cpunit/exec_u/RAM_IN_11_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_12 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_12_BRB1 cpunit/exec_u/RAM_IN_12_BRB3 cpunit/exec_u/RAM_IN_12_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_13 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_13_BRB1 cpunit/exec_u/RAM_IN_13_BRB3 cpunit/exec_u/RAM_IN_13_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_14 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_14_BRB1 cpunit/exec_u/RAM_IN_14_BRB3 cpunit/exec_u/RAM_IN_14_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_15 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_15_BRB1 cpunit/exec_u/RAM_IN_15_BRB3 cpunit/exec_u/RAM_IN_15_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_16 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_16_BRB1 cpunit/exec_u/RAM_IN_16_BRB3 cpunit/exec_u/RAM_IN_16_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_17 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_17_BRB1 cpunit/exec_u/RAM_IN_17_BRB3 cpunit/exec_u/RAM_IN_17_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_18 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_18_BRB1 cpunit/exec_u/RAM_IN_18_BRB3 cpunit/exec_u/RAM_IN_18_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_19 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_19_BRB1 cpunit/exec_u/RAM_IN_19_BRB3 cpunit/exec_u/RAM_IN_19_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_2 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_2_BRB1 cpunit/exec_u/RAM_IN_2_BRB3 cpunit/exec_u/RAM_IN_2_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_20 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_20_BRB1 cpunit/exec_u/RAM_IN_20_BRB3 cpunit/exec_u/RAM_IN_20_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_21 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_21_BRB1 cpunit/exec_u/RAM_IN_21_BRB3 cpunit/exec_u/RAM_IN_21_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_22 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_22_BRB1 cpunit/exec_u/RAM_IN_22_BRB3 cpunit/exec_u/RAM_IN_22_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_23 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_23_BRB1 cpunit/exec_u/RAM_IN_23_BRB3 cpunit/exec_u/RAM_IN_23_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_24 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_24_BRB1 cpunit/exec_u/RAM_IN_24_BRB3 cpunit/exec_u/RAM_IN_24_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_25 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_25_BRB1 cpunit/exec_u/RAM_IN_25_BRB3 cpunit/exec_u/RAM_IN_25_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_27 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_27_BRB0 cpunit/exec_u/RAM_IN_27_BRB2 cpunit/exec_u/RAM_IN_27_BRB3 cpunit/exec_u/RAM_IN_27_BRB5.
	Register(s) cpunit/exec_u/RAM_IN_28 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_28_BRB0 cpunit/exec_u/RAM_IN_28_BRB3 cpunit/exec_u/RAM_IN_28_BRB4.
	Register(s) cpunit/exec_u/RAM_IN_29 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_29_BRB0 cpunit/exec_u/RAM_IN_29_BRB2 cpunit/exec_u/RAM_IN_29_BRB3 cpunit/exec_u/RAM_IN_29_BRB4 cpunit/exec_u/RAM_IN_29_BRB5.
	Register(s) cpunit/exec_u/RAM_IN_30 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_30_BRB0 cpunit/exec_u/RAM_IN_30_BRB2 cpunit/exec_u/RAM_IN_30_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_31 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_31_BRB0 cpunit/exec_u/RAM_IN_31_BRB1 cpunit/exec_u/RAM_IN_31_BRB2 cpunit/exec_u/RAM_IN_31_BRB3 cpunit/exec_u/RAM_IN_31_BRB4 cpunit/exec_u/RAM_IN_31_BRB5.
	Register(s) cpunit/exec_u/RAM_IN_4 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_4_BRB1 cpunit/exec_u/RAM_IN_4_BRB3 cpunit/exec_u/RAM_IN_4_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_6 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_6_BRB1 cpunit/exec_u/RAM_IN_6_BRB3 cpunit/exec_u/RAM_IN_6_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_7 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_7_BRB1 cpunit/exec_u/RAM_IN_7_BRB2 cpunit/exec_u/RAM_IN_7_BRB4 cpunit/exec_u/RAM_IN_7_BRB5.
	Register(s) cpunit/exec_u/RAM_IN_8 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_8_BRB1 cpunit/exec_u/RAM_IN_8_BRB3 cpunit/exec_u/RAM_IN_8_BRB4 .
	Register(s) cpunit/exec_u/RAM_IN_9 has(ve) been backward balanced into : cpunit/exec_u/RAM_IN_9_BRB1 cpunit/exec_u/RAM_IN_9_BRB3 cpunit/exec_u/RAM_IN_9_BRB4 .
	Register(s) cpunit/exec_u/REG_COND_0 has(ve) been backward balanced into : cpunit/exec_u/REG_COND_0_BRB1 cpunit/exec_u/REG_COND_0_BRB4 .
	Register(s) cpunit/exec_u/REG_COND_1 has(ve) been backward balanced into : cpunit/exec_u/REG_COND_1_BRB0 cpunit/exec_u/REG_COND_1_BRB1 cpunit/exec_u/REG_COND_1_BRB2 cpunit/exec_u/REG_COND_1_BRB3 cpunit/exec_u/REG_COND_1_BRB4 cpunit/exec_u/REG_COND_1_BRB5.
	Register(s) cpunit/exec_u/REG_IN_23 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_23_BRB1 cpunit/exec_u/REG_IN_23_BRB2.
	Register(s) cpunit/exec_u/REG_IN_24 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_24_BRB0 cpunit/exec_u/REG_IN_24_BRB2 cpunit/exec_u/REG_IN_24_BRB4 cpunit/exec_u/REG_IN_24_BRB5.
	Register(s) cpunit/exec_u/REG_IN_25 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_25_BRB0 cpunit/exec_u/REG_IN_25_BRB2 cpunit/exec_u/REG_IN_25_BRB4 cpunit/exec_u/REG_IN_25_BRB5.
	Register(s) cpunit/exec_u/REG_IN_26 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_26_BRB0 cpunit/exec_u/REG_IN_26_BRB2 cpunit/exec_u/REG_IN_26_BRB4 cpunit/exec_u/REG_IN_26_BRB5.
	Register(s) cpunit/exec_u/REG_IN_27 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_27_BRB0 cpunit/exec_u/REG_IN_27_BRB1 cpunit/exec_u/REG_IN_27_BRB2 cpunit/exec_u/REG_IN_27_BRB3 cpunit/exec_u/REG_IN_27_BRB4 cpunit/exec_u/REG_IN_27_BRB5.
	Register(s) cpunit/exec_u/REG_IN_28 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_28_BRB1 cpunit/exec_u/REG_IN_28_BRB2.
	Register(s) cpunit/exec_u/REG_IN_29 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_29_BRB1 cpunit/exec_u/REG_IN_29_BRB2.
	Register(s) cpunit/exec_u/REG_IN_30 has(ve) been backward balanced into : cpunit/exec_u/REG_IN_30_BRB0 cpunit/exec_u/REG_IN_30_BRB1 cpunit/exec_u/REG_IN_30_BRB2.
Unit <top> processed.
Replicating register cpunit/memacc_u/Mtrien_SRAM_ZD to handle IOB=TRUE attribute

FlipFlop cpunit/delay_ex/QOUT has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <iounit/rs232c/recvbuf_7>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2893
 Flip-Flops                                            : 2893
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 7100
#      GND                         : 1
#      INV                         : 114
#      LUT1                        : 137
#      LUT2                        : 245
#      LUT3                        : 217
#      LUT4                        : 721
#      LUT5                        : 561
#      LUT6                        : 3589
#      MUXCY                       : 696
#      MUXF7                       : 266
#      VCC                         : 1
#      XORCY                       : 552
# FlipFlops/Latches                : 2954
#      FD                          : 471
#      FD_1                        : 3
#      FDC                         : 32
#      FDCE                        : 2031
#      FDE                         : 324
#      FDPE                        : 17
#      FDR                         : 4
#      FDS                         : 6
#      FDSE                        : 6
#      LDCP                        : 10
#      LDCPE_1                     : 50
# RAMS                             : 5
#      RAMB18                      : 1
#      RAMB36_EXP                  : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 11
#      BUFG                        : 11
# IO Buffers                       : 71
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 37
# DLLs                             : 1
#      CLKDLL                      : 1
# DSPs                             : 11
#      DSP48E                      : 11
# Others                           : 3
#      finv_table                  : 1
#      fsqrt_table                 : 1
#      prom                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2871  out of  28800     9%  
 Number of Slice LUTs:                 5585  out of  28800    19%  
    Number used as Logic:              5584  out of  28800    19%  
    Number used as Memory:                1  out of   7680     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5940
   Number with an unused Flip Flop:    3069  out of   5940    51%  
   Number with an unused LUT:           355  out of   5940     5%  
   Number of fully used LUT-FF pairs:  2516  out of   5940    42%  
   Number of unique control sets:       160

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  71  out of    480    14%  
    IOB Flip Flops/Latches:              83

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     60     8%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:               11  out of     32    34%  
 Number of DSP48Es:                      11  out of     48    22%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                    | Load  |
---------------------------------------------------------------------------------+------------------------------------------+-------+
MCLK1                                                                            | dll:CLK0                                 | 141   |
cpunit/delay_ex/QOUT2                                                            | BUFG                                     | 28    |
cpunit/clk_u/CLK_MA1                                                             | BUFG                                     | 64    |
cpunit/exec_u/fadd_u/raw_frac_xor000011(cpunit/exec_u/fsub_u/raw_frac_not00011:O)| BUFG(*)(cpunit/exec_u/fsub_u/raw_frac_24)| 25    |
cpunit/exec_u/fadd_u/raw_frac_not00012(cpunit/exec_u/fadd_u/raw_frac_not00011:O) | BUFG(*)(cpunit/exec_u/fadd_u/raw_frac_24)| 25    |
XZBE_0_OBUF                                                                      | NONE(cpunit/exec_u/fdiv_u/Madd_raw_FO1)  | 2     |
cpunit/clk_u/CLK_DC1                                                             | BUFG                                     | 214   |
cpunit/delay_ft/QOUT1                                                            | BUFG                                     | 69    |
cpunit/exec_u/fadd_u/raw_frac_24                                                 | NONE(cpunit/exec_u/fadd_u/lshiftwidth_0) | 5     |
cpunit/exec_u/fsub_u/raw_frac_24                                                 | NONE(cpunit/exec_u/fsub_u/lshiftwidth_0) | 5     |
cpunit/clk_u/CLK_EX1                                                             | BUFG                                     | 310   |
cpunit/clk_u/CLK_FT1                                                             | BUFG                                     | 32    |
cpunit/clk_u/CLK_WB1                                                             | BUFG                                     | 2048  |
---------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------+-----------------------------------------+-------+
Control Signal                                                                              | Buffer(FF name)                         | Load  |
--------------------------------------------------------------------------------------------+-----------------------------------------+-------+
reset(reset:Q)                                                                              | NONE(cpunit/exec_u/PC_OUT_0)            | 2080  |
cpunit/exec_u/fadd_u/lshiftwidth_0__and0000(cpunit/exec_u/fadd_u/lshiftwidth_0__and00001:O) | NONE(cpunit/exec_u/fadd_u/lshiftwidth_0)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_0__and0001(cpunit/exec_u/fadd_u/lshiftwidth_0__and0001:O)  | NONE(cpunit/exec_u/fadd_u/lshiftwidth_0)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_1__and0000(cpunit/exec_u/fadd_u/lshiftwidth_1__and00001:O) | NONE(cpunit/exec_u/fadd_u/lshiftwidth_1)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_1__and0001(cpunit/exec_u/fadd_u/lshiftwidth_1__and0001:O)  | NONE(cpunit/exec_u/fadd_u/lshiftwidth_1)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_2__and0000(cpunit/exec_u/fadd_u/lshiftwidth_2__and000011:O)| NONE(cpunit/exec_u/fadd_u/lshiftwidth_2)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_2__and0001(cpunit/exec_u/fadd_u/lshiftwidth_2__and00011:O) | NONE(cpunit/exec_u/fadd_u/lshiftwidth_2)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_3__and0000(cpunit/exec_u/fadd_u/lshiftwidth_3__and000011:O)| NONE(cpunit/exec_u/fadd_u/lshiftwidth_3)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_3__and0001(cpunit/exec_u/fadd_u/lshiftwidth_3__and00011:O) | NONE(cpunit/exec_u/fadd_u/lshiftwidth_3)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_4__and0000(cpunit/exec_u/fadd_u/lshiftwidth_4__and000011:O)| NONE(cpunit/exec_u/fadd_u/lshiftwidth_4)| 1     |
cpunit/exec_u/fadd_u/lshiftwidth_4__and0001(cpunit/exec_u/fadd_u/lshiftwidth_4__and00011:O) | NONE(cpunit/exec_u/fadd_u/lshiftwidth_4)| 1     |
cpunit/exec_u/fadd_u/raw_frac_0__and0000(cpunit/exec_u/fadd_u/raw_frac_0__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_0)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_0__and0001(cpunit/exec_u/fadd_u/raw_frac_0__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_0)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_10__and0000(cpunit/exec_u/fadd_u/raw_frac_10__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_10)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_10__and0001(cpunit/exec_u/fadd_u/raw_frac_10__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_10)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_11__and0000(cpunit/exec_u/fadd_u/raw_frac_11__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_11)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_11__and0001(cpunit/exec_u/fadd_u/raw_frac_11__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_11)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_12__and0000(cpunit/exec_u/fadd_u/raw_frac_12__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_12)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_12__and0001(cpunit/exec_u/fadd_u/raw_frac_12__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_12)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_13__and0000(cpunit/exec_u/fadd_u/raw_frac_13__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_13)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_13__and0001(cpunit/exec_u/fadd_u/raw_frac_13__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_13)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_14__and0000(cpunit/exec_u/fadd_u/raw_frac_14__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_14)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_14__and0001(cpunit/exec_u/fadd_u/raw_frac_14__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_14)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_15__and0000(cpunit/exec_u/fadd_u/raw_frac_15__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_15)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_15__and0001(cpunit/exec_u/fadd_u/raw_frac_15__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_15)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_16__and0000(cpunit/exec_u/fadd_u/raw_frac_16__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_16)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_16__and0001(cpunit/exec_u/fadd_u/raw_frac_16__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_16)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_17__and0000(cpunit/exec_u/fadd_u/raw_frac_17__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_17)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_17__and0001(cpunit/exec_u/fadd_u/raw_frac_17__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_17)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_18__and0000(cpunit/exec_u/fadd_u/raw_frac_18__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_18)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_18__and0001(cpunit/exec_u/fadd_u/raw_frac_18__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_18)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_19__and0000(cpunit/exec_u/fadd_u/raw_frac_19__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_19)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_19__and0001(cpunit/exec_u/fadd_u/raw_frac_19__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_19)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_1__and0000(cpunit/exec_u/fadd_u/raw_frac_1__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_1)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_1__and0001(cpunit/exec_u/fadd_u/raw_frac_1__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_1)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_20__and0000(cpunit/exec_u/fadd_u/raw_frac_20__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_20)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_20__and0001(cpunit/exec_u/fadd_u/raw_frac_20__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_20)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_21__and0000(cpunit/exec_u/fadd_u/raw_frac_21__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_21)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_21__and0001(cpunit/exec_u/fadd_u/raw_frac_21__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_21)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_22__and0000(cpunit/exec_u/fadd_u/raw_frac_22__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_22)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_22__and0001(cpunit/exec_u/fadd_u/raw_frac_22__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_22)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_23__and0000(cpunit/exec_u/fadd_u/raw_frac_23__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_23)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_23__and0001(cpunit/exec_u/fadd_u/raw_frac_23__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_23)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_24__and0000(cpunit/exec_u/fadd_u/raw_frac_24__and00001:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_24)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_24__and0001(cpunit/exec_u/fadd_u/raw_frac_24__and00011:O)     | NONE(cpunit/exec_u/fadd_u/raw_frac_24)  | 1     |
cpunit/exec_u/fadd_u/raw_frac_2__and0000(cpunit/exec_u/fadd_u/raw_frac_2__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_2)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_2__and0001(cpunit/exec_u/fadd_u/raw_frac_2__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_2)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_3__and0000(cpunit/exec_u/fadd_u/raw_frac_3__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_3)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_3__and0001(cpunit/exec_u/fadd_u/raw_frac_3__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_3)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_4__and0000(cpunit/exec_u/fadd_u/raw_frac_4__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_4)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_4__and0001(cpunit/exec_u/fadd_u/raw_frac_4__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_4)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_5__and0000(cpunit/exec_u/fadd_u/raw_frac_5__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_5)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_5__and0001(cpunit/exec_u/fadd_u/raw_frac_5__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_5)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_6__and0000(cpunit/exec_u/fadd_u/raw_frac_6__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_6)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_6__and0001(cpunit/exec_u/fadd_u/raw_frac_6__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_6)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_7__and0000(cpunit/exec_u/fadd_u/raw_frac_7__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_7)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_7__and0001(cpunit/exec_u/fadd_u/raw_frac_7__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_7)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_8__and0000(cpunit/exec_u/fadd_u/raw_frac_8__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_8)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_8__and0001(cpunit/exec_u/fadd_u/raw_frac_8__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_8)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_9__and0000(cpunit/exec_u/fadd_u/raw_frac_9__and00001:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_9)   | 1     |
cpunit/exec_u/fadd_u/raw_frac_9__and0001(cpunit/exec_u/fadd_u/raw_frac_9__and00011:O)       | NONE(cpunit/exec_u/fadd_u/raw_frac_9)   | 1     |
cpunit/exec_u/fsub_u/lshiftwidth_0__and0000(cpunit/exec_u/fsub_u/lshiftwidth_0__and00001:O) | NONE(cpunit/exec_u/fsub_u/lshiftwidth_0)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_0__and0001(cpunit/exec_u/fsub_u/lshiftwidth_0__and0001:O)  | NONE(cpunit/exec_u/fsub_u/lshiftwidth_0)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_1__and0000(cpunit/exec_u/fsub_u/lshiftwidth_1__and00001:O) | NONE(cpunit/exec_u/fsub_u/lshiftwidth_1)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_1__and0001(cpunit/exec_u/fsub_u/lshiftwidth_1__and0001:O)  | NONE(cpunit/exec_u/fsub_u/lshiftwidth_1)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_2__and0000(cpunit/exec_u/fsub_u/lshiftwidth_2__and000011:O)| NONE(cpunit/exec_u/fsub_u/lshiftwidth_2)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_2__and0001(cpunit/exec_u/fsub_u/lshiftwidth_2__and00011:O) | NONE(cpunit/exec_u/fsub_u/lshiftwidth_2)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_3__and0000(cpunit/exec_u/fsub_u/lshiftwidth_3__and000012:O)| NONE(cpunit/exec_u/fsub_u/lshiftwidth_3)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_3__and0001(cpunit/exec_u/fsub_u/lshiftwidth_3__and00011:O) | NONE(cpunit/exec_u/fsub_u/lshiftwidth_3)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_4__and0000(cpunit/exec_u/fsub_u/lshiftwidth_4__and000011:O)| NONE(cpunit/exec_u/fsub_u/lshiftwidth_4)| 1     |
cpunit/exec_u/fsub_u/lshiftwidth_4__and0001(cpunit/exec_u/fsub_u/lshiftwidth_4__and00011:O) | NONE(cpunit/exec_u/fsub_u/lshiftwidth_4)| 1     |
cpunit/exec_u/fsub_u/raw_frac_0__and0000(cpunit/exec_u/fsub_u/raw_frac_0__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_0)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_0__and0001(cpunit/exec_u/fsub_u/raw_frac_0__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_0)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_10__and0000(cpunit/exec_u/fsub_u/raw_frac_10__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_10)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_10__and0001(cpunit/exec_u/fsub_u/raw_frac_10__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_10)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_11__and0000(cpunit/exec_u/fsub_u/raw_frac_11__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_11)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_11__and0001(cpunit/exec_u/fsub_u/raw_frac_11__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_11)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_12__and0000(cpunit/exec_u/fsub_u/raw_frac_12__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_12)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_12__and0001(cpunit/exec_u/fsub_u/raw_frac_12__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_12)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_13__and0000(cpunit/exec_u/fsub_u/raw_frac_13__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_13)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_13__and0001(cpunit/exec_u/fsub_u/raw_frac_13__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_13)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_14__and0000(cpunit/exec_u/fsub_u/raw_frac_14__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_14)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_14__and0001(cpunit/exec_u/fsub_u/raw_frac_14__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_14)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_15__and0000(cpunit/exec_u/fsub_u/raw_frac_15__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_15)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_15__and0001(cpunit/exec_u/fsub_u/raw_frac_15__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_15)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_16__and0000(cpunit/exec_u/fsub_u/raw_frac_16__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_16)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_16__and0001(cpunit/exec_u/fsub_u/raw_frac_16__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_16)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_17__and0000(cpunit/exec_u/fsub_u/raw_frac_17__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_17)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_17__and0001(cpunit/exec_u/fsub_u/raw_frac_17__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_17)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_18__and0000(cpunit/exec_u/fsub_u/raw_frac_18__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_18)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_18__and0001(cpunit/exec_u/fsub_u/raw_frac_18__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_18)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_19__and0000(cpunit/exec_u/fsub_u/raw_frac_19__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_19)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_19__and0001(cpunit/exec_u/fsub_u/raw_frac_19__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_19)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_1__and0000(cpunit/exec_u/fsub_u/raw_frac_1__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_1)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_1__and0001(cpunit/exec_u/fsub_u/raw_frac_1__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_1)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_20__and0000(cpunit/exec_u/fsub_u/raw_frac_20__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_20)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_20__and0001(cpunit/exec_u/fsub_u/raw_frac_20__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_20)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_21__and0000(cpunit/exec_u/fsub_u/raw_frac_21__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_21)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_21__and0001(cpunit/exec_u/fsub_u/raw_frac_21__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_21)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_22__and0000(cpunit/exec_u/fsub_u/raw_frac_22__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_22)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_22__and0001(cpunit/exec_u/fsub_u/raw_frac_22__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_22)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_23__and0000(cpunit/exec_u/fsub_u/raw_frac_23__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_23)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_23__and0001(cpunit/exec_u/fsub_u/raw_frac_23__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_23)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_24__and0000(cpunit/exec_u/fsub_u/raw_frac_24__and00001:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_24)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_24__and0001(cpunit/exec_u/fsub_u/raw_frac_24__and00011:O)     | NONE(cpunit/exec_u/fsub_u/raw_frac_24)  | 1     |
cpunit/exec_u/fsub_u/raw_frac_2__and0000(cpunit/exec_u/fsub_u/raw_frac_2__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_2)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_2__and0001(cpunit/exec_u/fsub_u/raw_frac_2__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_2)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_3__and0000(cpunit/exec_u/fsub_u/raw_frac_3__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_3)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_3__and0001(cpunit/exec_u/fsub_u/raw_frac_3__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_3)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_4__and0000(cpunit/exec_u/fsub_u/raw_frac_4__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_4)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_4__and0001(cpunit/exec_u/fsub_u/raw_frac_4__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_4)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_5__and0000(cpunit/exec_u/fsub_u/raw_frac_5__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_5)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_5__and0001(cpunit/exec_u/fsub_u/raw_frac_5__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_5)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_6__and0000(cpunit/exec_u/fsub_u/raw_frac_6__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_6)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_6__and0001(cpunit/exec_u/fsub_u/raw_frac_6__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_6)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_7__and0000(cpunit/exec_u/fsub_u/raw_frac_7__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_7)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_7__and0001(cpunit/exec_u/fsub_u/raw_frac_7__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_7)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_8__and0000(cpunit/exec_u/fsub_u/raw_frac_8__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_8)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_8__and0001(cpunit/exec_u/fsub_u/raw_frac_8__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_8)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_9__and0000(cpunit/exec_u/fsub_u/raw_frac_9__and00001:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_9)   | 1     |
cpunit/exec_u/fsub_u/raw_frac_9__and0001(cpunit/exec_u/fsub_u/raw_frac_9__and00011:O)       | NONE(cpunit/exec_u/fsub_u/raw_frac_9)   | 1     |
--------------------------------------------------------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.007ns (Maximum Frequency: 249.533MHz)
   Minimum input arrival time before clock: 16.932ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCLK1'
  Clock period: 3.597ns (frequency: 277.993MHz)
  Total number of paths / destination ports: 3078 / 547
-------------------------------------------------------------------------
Delay:               1.799ns (Levels of Logic = 1)
  Source:            cpunit/delay_ex/QOUT_1 (FF)
  Destination:       iounit/Mram_sendbuf4 (RAM)
  Source Clock:      MCLK1 falling
  Destination Clock: MCLK1 rising

  Data Path: cpunit/delay_ex/QOUT_1 to iounit/Mram_sendbuf4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.396   0.412  cpunit/delay_ex/QOUT_1 (cpunit/delay_ex/QOUT_1)
     LUT2:I1->O           46   0.086   0.396  cpunit/memacc_u/IO_WR1 (cpu_wr)
     RAMB36_EXP:WEAU0          0.509          iounit/Mram_sendbuf4
    ----------------------------------------
    Total                      1.799ns (0.991ns logic, 0.808ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpunit/clk_u/CLK_EX1'
  Clock period: 4.007ns (frequency: 249.533MHz)
  Total number of paths / destination ports: 34670 / 439
-------------------------------------------------------------------------
Delay:               4.007ns (Levels of Logic = 5)
  Source:            cpunit/exec_u/debug_count_8 (FF)
  Destination:       cpunit/exec_u/PC_OUT_25 (FF)
  Source Clock:      cpunit/clk_u/CLK_EX1 rising
  Destination Clock: cpunit/clk_u/CLK_EX1 rising

  Data Path: cpunit/exec_u/debug_count_8 to cpunit/exec_u/PC_OUT_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  cpunit/exec_u/debug_count_8 (cpunit/exec_u/debug_count_8)
     LUT6:I0->O            1   0.086   0.819  cpunit/exec_u/debug_count_cmp_eq0000240 (cpunit/exec_u/debug_count_cmp_eq0000240)
     LUT6:I1->O           44   0.086   0.522  cpunit/exec_u/debug_count_cmp_eq0000262 (cpunit/exec_u/debug_count_cmp_eq0000)
     LUT2:I1->O           31   0.086   0.520  cpunit/exec_u/debug_count_and00011 (cpunit/exec_u/debug_count_and0001)
     LUT6:I5->O            1   0.086   0.412  cpunit/exec_u/PC_OUT_mux0004<9>22 (cpunit/exec_u/PC_OUT_mux0004<9>22)
     LUT5:I4->O            1   0.086   0.000  cpunit/exec_u/PC_OUT_mux0004<9>42 (cpunit/exec_u/PC_OUT_mux0004<9>)
     FDC:D                    -0.022          cpunit/exec_u/PC_OUT_9
    ----------------------------------------
    Total                      4.007ns (0.826ns logic, 3.181ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpunit/clk_u/CLK_EX1'
  Total number of paths / destination ports: 134701977 / 32
-------------------------------------------------------------------------
Offset:              16.932ns (Levels of Logic = 23)
  Source:            cpunit/exec_u/finv_u/table:douta<10> (PAD)
  Destination:       cpunit/exec_u/REG_IN_15 (FF)
  Destination Clock: cpunit/clk_u/CLK_EX1 rising

  Data Path: cpunit/exec_u/finv_u/table:douta<10> to cpunit/exec_u/REG_IN_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    finv_table:douta<10>    1   0.000   0.286  cpunit/exec_u/finv_u/table (cpunit/exec_u/finv_u/table_out<10>)
     DSP48E:A10->P12       1   3.068   0.412  cpunit/exec_u/finv_u/Mmult_mul_ret (cpunit/exec_u/finv_u/mul_ret<12>)
     LUT2:I1->O            1   0.086   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_lut<0> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<0> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<1> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<2> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<3> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<4> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<5> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<6> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<7> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<8> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<9> (cpunit/exec_u/finv_u/Msub_FO_addsub0000_cy<9>)
     XORCY:CI->O           1   0.300   0.662  cpunit/exec_u/finv_u/Msub_FO_addsub0000_xor<10> (cpunit/exec_u/finv_u/FO_addsub0000<10>)
     LUT4:I0->O            1   0.086   0.286  cpunit/exec_u/finv_u/FO<10>1 (cpunit/exec_u/inverted<10>)
     DSP48E:B10->P24       2   3.068   0.290  cpunit/exec_u/fdiv_u/Mmult_HL (cpunit/exec_u/fdiv_u/HL<24>)
     DSP48E:C13->PCOUT14    1   1.814   0.000  cpunit/exec_u/fdiv_u/Maddsub_HH (cpunit/exec_u/fdiv_u/Maddsub_HH_PCOUT_to_exec_u/fdiv_u/Madd_raw_FO1_PCIN_14)
     DSP48E:PCIN14->P25   10   1.445   0.453  cpunit/exec_u/fdiv_u/Madd_raw_FO1 (cpunit/exec_u/fdiv_u/raw_FO<25>)
     LUT5:I4->O            3   0.086   0.671  cpunit/exec_u/fdiv_u/Msub_raw_EO_addsub0001_cy<3>11 (cpunit/exec_u/fdiv_u/Msub_raw_EO_addsub0001_cy<3>)
     LUT5:I1->O            4   0.086   0.500  cpunit/exec_u/fdiv_u/EO<0>21 (N219)
     LUT6:I4->O           23   0.086   1.000  cpunit/exec_u/REG_IN_mux0004<0>261 (N845)
     LUT6:I0->O            1   0.086   0.662  cpunit/exec_u/REG_IN_mux0004<8>640 (cpunit/exec_u/REG_IN_mux0004<8>640)
     LUT6:I2->O            1   0.086   0.819  cpunit/exec_u/REG_IN_mux0004<8>2_SW0 (N451)
     LUT6:I1->O            1   0.086   0.000  cpunit/exec_u/REG_IN_mux0004<8>700 (cpunit/exec_u/REG_IN_mux0004<8>)
     FDE:D                    -0.022          cpunit/exec_u/REG_IN_8
    ----------------------------------------
    Total                     16.932ns (10.893ns logic, 6.039ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpunit/clk_u/CLK_FT1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            cpunit/fetch_u/prom_u:douta<31> (PAD)
  Destination:       cpunit/fetch_u/PROM_OUT_31 (FF)
  Destination Clock: cpunit/clk_u/CLK_FT1 rising

  Data Path: cpunit/fetch_u/prom_u:douta<31> to cpunit/fetch_u/PROM_OUT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    prom:douta<31>         1   0.000   0.286  cpunit/fetch_u/prom_u (cpunit/fetch_u/raw_prom_out<31>)
     FD:D                     -0.022          cpunit/fetch_u/PROM_OUT_31
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpunit/clk_u/CLK_WB1'
  Total number of paths / destination ports: 2048 / 2048
-------------------------------------------------------------------------
Offset:              1.446ns (Levels of Logic = 2)
  Source:            ZD<0> (PAD)
  Destination:       cpunit/regwb_u/REG_01WB_0 (FF)
  Destination Clock: cpunit/clk_u/CLK_WB1 rising

  Data Path: ZD<0> to cpunit/regwb_u/REG_01WB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.694   0.666  ZD_0_IOBUF (N330)
     LUT5:I1->O           63   0.086   0.000  cpunit/regwb_u/reg_v<0>1 (cpunit/regwb_u/reg_v<0>)
     FDCE:D                   -0.022          cpunit/regwb_u/FREG_02WB_0
    ----------------------------------------
    Total                      1.446ns (0.780ns logic, 0.666ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MCLK1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.241ns (Levels of Logic = 2)
  Source:            RS_RX (PAD)
  Destination:       iounit/rs232c/recv_timer_2 (FF)
  Destination Clock: MCLK1 rising

  Data Path: RS_RX to iounit/rs232c/recv_timer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.694   0.685  RS_RX_IBUF (RS_RX_IBUF)
     LUT5:I1->O            6   0.086   0.309  iounit/rs232c/recv_timer_mux0000<0>21 (iounit/rs232c/N2)
     FDS:S                     0.468          iounit/rs232c/recv_timer_2
    ----------------------------------------
    Total                      2.241ns (1.248ns logic, 0.993ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MCLK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            iounit/rs232c/sendbuf_0 (FF)
  Destination:       RS_TX (PAD)
  Source Clock:      MCLK1 rising

  Data Path: iounit/rs232c/sendbuf_0 to RS_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.396   0.286  iounit/rs232c/sendbuf_0 (iounit/rs232c/sendbuf_0)
     OBUF:I->O                 2.144          RS_TX_OBUF (RS_TX)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpunit/delay_ex/QOUT2'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            cpunit/memacc_u/SRAM_XWA (FF)
  Destination:       XWA (PAD)
  Source Clock:      cpunit/delay_ex/QOUT2 rising

  Data Path: cpunit/memacc_u/SRAM_XWA to XWA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.396   0.286  cpunit/memacc_u/SRAM_XWA (cpunit/memacc_u/SRAM_XWA)
     OBUF:I->O                 2.144          XWA_OBUF (XWA)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpunit/clk_u/CLK_MA1'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            cpunit/memacc_u/Mtridata_SRAM_ZD_31 (FF)
  Destination:       ZD<31> (PAD)
  Source Clock:      cpunit/clk_u/CLK_MA1 rising

  Data Path: cpunit/memacc_u/Mtridata_SRAM_ZD_31 to ZD<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.396   0.286  cpunit/memacc_u/Mtridata_SRAM_ZD_31 (cpunit/memacc_u/Mtridata_SRAM_ZD<31>)
     IOBUF:I->IO               2.144          ZD_31_IOBUF (ZD<31>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpunit/delay_ft/QOUT1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              0.789ns (Levels of Logic = 0)
  Source:            cpunit/regdec_frs/REG_OUT_23 (FF)
  Destination:       cpunit/exec_u/fsqrt_u/table:addra<9> (PAD)
  Source Clock:      cpunit/delay_ft/QOUT1 rising

  Data Path: cpunit/regdec_frs/REG_OUT_23 to cpunit/exec_u/fsqrt_u/table:addra<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.396   0.393  cpunit/regdec_frs/REG_OUT_23 (cpunit/regdec_frs/REG_OUT_23)
    fsqrt_table:addra<9>        0.000          cpunit/exec_u/fsqrt_u/table
    ----------------------------------------
    Total                      0.789ns (0.396ns logic, 0.393ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpunit/clk_u/CLK_EX1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.700ns (Levels of Logic = 0)
  Source:            cpunit/exec_u/PC_OUT_9 (FF)
  Destination:       cpunit/fetch_u/prom_u:addra<9> (PAD)
  Source Clock:      cpunit/clk_u/CLK_EX1 rising

  Data Path: cpunit/exec_u/PC_OUT_9 to cpunit/fetch_u/prom_u:addra<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.396   0.304  cpunit/exec_u/PC_OUT_9 (cpunit/exec_u/PC_OUT_9)
    prom:addra<9>              0.000          cpunit/fetch_u/prom_u
    ----------------------------------------
    Total                      0.700ns (0.396ns logic, 0.304ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================


Total REAL time to Xst completion: 240.00 secs
Total CPU time to Xst completion: 234.10 secs
 
--> 


Total memory usage is 682472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :   13 (   0 filtered)


