Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 15:39:45 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   166 |
|    Minimum number of control sets                        |   166 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   166 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |   164 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1084 |          322 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           58 |
| Yes          | No                    | No                     |            1086 |          289 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                         Enable Signal                         |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                               | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln38_reg_1161_reg[0] |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/aw_hs                    |                                                                               |                4 |             12 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_11/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_11/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_4/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_4/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_4/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_4/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_0/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_5/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_5/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_5/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_5/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_6/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_6/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_0/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_6/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_6/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_7/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_7/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_3/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_7/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_7/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_0/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_8/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_8/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_8/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_8/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_0/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_3/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_3/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_3/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_3/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_1/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_1/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_1/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_1/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_10/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_14/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_14/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_14/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_14/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_10/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_15/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_15/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_15/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_15/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_10/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_1/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_1/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_1/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_1/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_10/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_10/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_10/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_10/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_10/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_2/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_11/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_11/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_11/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_11/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_2/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_2/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_2/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_11/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_14/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_14/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_14/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_14/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/p_0_in0_out[16] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/p_0_in0_out[24] |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/p_0_in0_out[8]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_3/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_3/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_3/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_4/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_4/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_4/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_4/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_5/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_5/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_5/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_5/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_6/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_6/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_6/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_6/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_7/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_7/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_7/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_7/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_8/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_8/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_8/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_8/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_9/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_9/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_9/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_9/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9/p_0_in0_out[24]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9/p_0_in0_out[8]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9/p_0_in0_out[0]   |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9/p_0_in0_out[16]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_11/p_0_in0_out[0]  |                                                                               |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/E[0]                     |                                                                               |                9 |             18 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_9/int_B_9_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_4/int_A_4_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_5/int_A_5_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_6/int_A_6_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_8/int_A_8_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_3/int_A_3_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/int_A_12_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/int_A_2_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/int_A_13_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_14/int_B_14_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_14/int_A_14_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_15/int_A_15_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/int_A_0_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_10/int_A_10_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_11/int_A_11_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_0        |                                                                               |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/int_B_12_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_0/int_B_0_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_5/int_B_5_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_7/int_B_7_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/int_B_15_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_1/int_B_1_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_2/int_B_2_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9/int_A_9_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_4/int_B_4_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_B_13_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_10/int_B_10_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_8/int_B_8_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_6/int_B_6_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_11/int_B_11_ce1    |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_B_3/int_B_3_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_1/int_A_1_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_7/int_A_7_ce1      |                                                                               |                8 |             32 |         4.00 |
|  ap_clk      |                                                               | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                             |               57 |             96 |         1.68 |
|  ap_clk      |                                                               |                                                                               |              322 |           1093 |         3.39 |
+--------------+---------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


