# compile vhdl design source files
vhdl blk_mem_gen_v8_3_1  "../../../dds_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../dds_1.srcs/sources_1/ip/rom/sim/rom.vhd"

# Do not sort compile order
nosort
