m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Eneg
Z0 w1712085990
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 d//Mac/Home/Documents/CLP/Practicas/neg/simulacion
Z4 8//Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg.vhd
Z5 F//Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg.vhd
l0
L4
VE4KR:dm3Iz:0fC?jNYC2c3
!s100 OiG>`ZZADAKBJL3D5BTFn0
Z6 OV;C;10.5b;63
32
Z7 !s110 1712086006
!i10b 1
Z8 !s108 1712086006.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|//Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg.vhd|
Z10 !s107 //Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Aneg_arq
R1
R2
DEx4 work 3 neg 0 22 E4KR:dm3Iz:0fC?jNYC2c3
l13
L11
VWMI^g[2mMQ4kY]P>^0L^21
!s100 UJOBHk0mEIDG3Ge9LI7?c1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eneg_tb
Z13 w1712085999
R1
R2
R3
Z14 8//Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg_tb.vhd
Z15 F//Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg_tb.vhd
l0
L4
V[PDhl5GA9@1[KMO4Nol:n0
!s100 DgUV5k6LY>4[hX]NYW[o52
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|//Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg_tb.vhd|
Z17 !s107 //Mac/Home/Documents/CLP/Practicas/neg/simulacion/neg_tb.vhd|
!i113 1
R11
R12
Aneg_tb_arq
R1
R2
Z18 DEx4 work 6 neg_tb 0 22 [PDhl5GA9@1[KMO4Nol:n0
l20
L8
Z19 VoTHo[KDS29fiQ2Rd0CkNR2
Z20 !s100 0<F>PG<2<adc2e=iz?2153
R6
32
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
