// Seed: 3410879703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_6 = 0;
  output tri0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd67
) (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input tri id_4
    , id_19,
    input tri0 id_5,
    output supply1 id_6,
    input supply0 id_7
    , id_20,
    input supply0 id_8,
    input wor _id_9,
    input wor id_10,
    input wire id_11,
    input supply0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wor id_15,
    output wor id_16,
    output supply1 id_17
);
  wire [id_9 : -1] id_21;
  wire id_22, id_23;
  logic id_24 = 'h0;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_24,
      id_20,
      id_22
  );
endmodule
