<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FreeNOS: lib/libarch/arm/ARMCore.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FreeNOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_13895465283c43eed28fe5a799a5e070.html">libarch</a></li><li class="navelem"><a class="el" href="dir_8dd5e1312c56303b45a50ebfb04368c1.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMCore.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMCore_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Niek Linnenbank</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This program is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef __ARM_CORE_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define __ARM_CORE_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Types_8h.html">Types.h</a>&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Macros_8h.html">Macros.h</a>&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Core_8h.html">Core.h</a>&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMControl_8h.html">ARMControl.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#gad40cbce85ce7899cd0c75161402e38c1">   43</a></span>&#160;<span class="preprocessor">#define IRQ_REG(state) \</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">    (0)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga3c6191f7abcaf52be025455e13b96e30">   53</a></span>&#160;<span class="preprocessor">#define IRQ(vector) (vector)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#gaf1d74732ac1b7517eb0c772b84ccaedd">   60</a></span>&#160;<span class="preprocessor">#define mrc(coproc, opcode1, opcode2, reg, subReg) \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">    ulong r; \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">    asm volatile(&quot;mrc &quot; QUOTE(coproc) &quot;, &quot; QUOTE(opcode1) &quot;, %0, &quot; QUOTE(reg) &quot;, &quot; QUOTE(subReg) &quot;, &quot; QUOTE(opcode2) &quot;\n&quot; : &quot;=r&quot;(r) :: &quot;memory&quot;); \</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">    r; \</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">   72</a></span>&#160;<span class="preprocessor">#define mcr(coproc, opcode1, opcode2, reg, subReg, value) \</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">    u32 val = (value); \</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">    asm volatile(&quot;mcr &quot; QUOTE(coproc) &quot;, &quot; QUOTE(opcode1) &quot;, %0, &quot; QUOTE(reg) &quot;, &quot; QUOTE(subReg) &quot;, &quot; QUOTE(opcode2) &quot;\n&quot; : : &quot;r&quot;(val) : &quot;memory&quot;); \</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#gad060f38270c92e2b84405583ff27fdcf">   83</a></span>&#160;<span class="preprocessor">#define mrrc(coproc, opcode1, CRm) \</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    u64 r; \</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">    asm volatile(&quot;mrrc &quot; QUOTE(coproc) &quot;, &quot; QUOTE(opcode1) &quot;, %Q0, %R0, &quot; QUOTE(CRm) &quot;\n&quot; : &quot;=r&quot;(r) :: &quot;memory&quot;); \</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">    r; \</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga4e2e332345f17b4fa39a063031d5fbd6">   95</a></span>&#160;<span class="preprocessor">#define mcrr(coproc, opcode1, CRm, value) \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">    u64 val = (value); \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">    asm volatile(&quot;mcrr &quot; QUOTE(coproc) &quot;, &quot; QUOTE(opcode1) &quot;, %Q0, %R0, &quot; QUOTE(CRm) &quot;\n&quot; : : &quot;r&quot;(val) : &quot;memory&quot;); \</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga5e29f78a2469efba5f91a41da6ac4c2b">  106</a></span>&#160;<span class="preprocessor">#define timestamp() 0</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga457a67952196f5789ccbbc41f51bee63">  111</a></span>&#160;<span class="preprocessor">#define cpu_reboot()</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga98ef8e3c92758fa816e387be789caa2a">  119</a></span>&#160;<span class="preprocessor">#define cpu_shutdown()</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga89e1b35bd6cbaf15cc0d33631acac076">  124</a></span>&#160;<span class="preprocessor">#define idle() \</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">    asm volatile (&quot;wfi&quot;)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#ifdef ARMV6</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define tlb_flush_all() \</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">    ARMControl ctrl; \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">    ctrl.write(ARMControl::UnifiedTLBClear, 0); \</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">  140</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a>()</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c8, c7, 0&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span>(0) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARMV6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#gabf01980e37820d0a11095029285d493d">  146</a></span>&#160;<span class="preprocessor">#define tlb_invalidate(page) \</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">    mcr(p15, 0, 1, c8, c7, (page)); \</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#gac792885e51fe530656ba26b76741a8b5">  159</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__libarch__arm.html#gac792885e51fe530656ba26b76741a8b5">dmb</a>()</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;{</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c10, 5&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;}</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">  173</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">dsb</a>()</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#ifdef ARMV7</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;dsb&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c10, 4&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga5eba99ff73d51e209ec4334a7b111a0c">  185</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__libarch__arm.html#ga5eba99ff73d51e209ec4334a7b111a0c">flushPrefetchBuffer</a>()</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#ifdef ARMV6</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c5, 4&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga7977246fb5cd6d8ce8eec8d67aed7bf3">  195</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__libarch__arm.html#ga7977246fb5cd6d8ce8eec8d67aed7bf3">flushBranchPrediction</a>()</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c5, 6&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">  203</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>()</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="ARMCore_8h.html#a0ac5cd56aee728412ad687f835cd4e46">  204</a></span>&#160;{</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="ARMCore_8h.html#ac64ba105d6ba5712f5c35cd93f2164e7">  205</a></span>&#160;<span class="preprocessor">#ifdef ARMV7</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="ARMCore_8h.html#af42d91e4cb692db7730a9d96bbc37c80">  206</a></span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;isb&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="ARMCore_8h.html#a4e7f905c278bbc03a2870854d087967a">  207</a></span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="ARMCore_8h.html#aeca957d5c7a44fcc66d1b27fcad72b5d">  208</a></span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c5, 4&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structCPUState.html">  215</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structCPUState.html">CPUState</a></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structCPUState.html#ab1af43c1836f49f9ed41c483f94a6197">  217</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structCPUState.html#ab1af43c1836f49f9ed41c483f94a6197">padding</a>[4];</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structCPUState.html#a77be32c9ca04ef544ec1591f6265c9bc">  218</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structCPUState.html#a77be32c9ca04ef544ec1591f6265c9bc">cpsr</a>;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structCPUState.html#a80379f2a3041c8ec76bae0b023e64fcc">  219</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structCPUState.html#a80379f2a3041c8ec76bae0b023e64fcc">sp</a>, <a class="code" href="structCPUState.html#a89f7f8a34136b3dcee71132cc85381cc">lr</a>;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structCPUState.html#abf8267cf0c58452ef8bc7e17314ff09e">  220</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structCPUState.html#a261653edf19ea6c48af4ac3fcaa0f472">r0</a>, <a class="code" href="structCPUState.html#a621002bcc3d7cea4a38302ebe7d81c60">r1</a>, <a class="code" href="structCPUState.html#a8664e6bb73fc1e7e99ae63c2b5f01f70">r2</a>, <a class="code" href="structCPUState.html#a1ee8b6f4a93b18015302b07707990bec">r3</a>, <a class="code" href="structCPUState.html#a63b7229dc6dc4482962eb96b558fcc43">r4</a>, <a class="code" href="structCPUState.html#a8e2bab15b36adf451a323636489d6b34">r5</a>, <a class="code" href="structCPUState.html#a8af8859951e47f2c50a8edb59a731d91">r6</a>, <a class="code" href="structCPUState.html#a98e751bfc008eeea3a7b18308fcba398">r7</a>, <a class="code" href="structCPUState.html#abbb70bd60f6015ed12e6079898194491">r8</a>, <a class="code" href="structCPUState.html#abf8267cf0c58452ef8bc7e17314ff09e">r9</a>, <a class="code" href="structCPUState.html#a05db708933ad15c0258afce270d0fb7e">r10</a>, <a class="code" href="structCPUState.html#a2405d4161b598265653020cae21e7263">r11</a>, <a class="code" href="structCPUState.html#a3f98cbd5c9bf919c52d79f54eac9df14">r12</a>;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structCPUState.html#a6305e5ef0b24e6fbe193985a41856fd7">  221</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structCPUState.html#a6305e5ef0b24e6fbe193985a41856fd7">pc</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<a class="code" href="group__libarch__arm.html#gacbc1e4b29befbde1455ff23642d39060">ALIGN</a>(4) <a class="code" href="structCPUState.html">CPUState</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classARMCore.html">  228</a></span>&#160;class <a class="code" href="classARMCore.html">ARMCore</a> : public <a class="code" href="classCore.html">Core</a></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classARMCore.html#a5f9dc14f2ef3fe4578a83983da6579e3">  235</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classARMCore.html#a5f9dc14f2ef3fe4578a83983da6579e3">Result</a></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    {</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classARMCore.html#a5f9dc14f2ef3fe4578a83983da6579e3ad121feba8b1b9e4947504db637fbafd3">  237</a></span>&#160;        Success = 0,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    };</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordtype">void</span> logException(<a class="code" href="structCPUState.html">CPUState</a> *state) <span class="keyword">const</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordtype">void</span> logState(<a class="code" href="structCPUState.html">CPUState</a> *state) <span class="keyword">const</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordtype">void</span> logRegister(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="bin_2mpiprime_2Main_8cpp.html#ad53db8acabbf75e31bf23d9f20a2c847">name</a>, <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg, <span class="keyword">const</span> <span class="keywordtype">char</span> *text = <span class="stringliteral">&quot;&quot;</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;};</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARM_CORE_H */</span><span class="preprocessor"></span></div><div class="ttc" id="group__libarch__arm_html_gacbc1e4b29befbde1455ff23642d39060"><div class="ttname"><a href="group__libarch__arm.html#gacbc1e4b29befbde1455ff23642d39060">ALIGN</a></div><div class="ttdeci">ARMCore ALIGN</div></div>
<div class="ttc" id="structCPUState_html_ab1af43c1836f49f9ed41c483f94a6197"><div class="ttname"><a href="structCPUState.html#ab1af43c1836f49f9ed41c483f94a6197">CPUState::padding</a></div><div class="ttdeci">u32 padding[4]</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00217">ARMCore.h:217</a></div></div>
<div class="ttc" id="Types_8h_html"><div class="ttname"><a href="Types_8h.html">Types.h</a></div></div>
<div class="ttc" id="structCPUState_html_a8664e6bb73fc1e7e99ae63c2b5f01f70"><div class="ttname"><a href="structCPUState.html#a8664e6bb73fc1e7e99ae63c2b5f01f70">CPUState::r2</a></div><div class="ttdeci">u32 r2</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga1d551f3ef9c6508623db573e3e1c8ed0"><div class="ttname"><a href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a></div><div class="ttdeci">void isb()</div><div class="ttdoc">Instruction Synchronisation Barrier (ARMv7 and above) </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00203">ARMCore.h:203</a></div></div>
<div class="ttc" id="structCPUState_html_a77be32c9ca04ef544ec1591f6265c9bc"><div class="ttname"><a href="structCPUState.html#a77be32c9ca04ef544ec1591f6265c9bc">CPUState::cpsr</a></div><div class="ttdeci">u32 cpsr</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00218">ARMCore.h:218</a></div></div>
<div class="ttc" id="structCPUState_html_a261653edf19ea6c48af4ac3fcaa0f472"><div class="ttname"><a href="structCPUState.html#a261653edf19ea6c48af4ac3fcaa0f472">CPUState::r0</a></div><div class="ttdeci">u32 r0</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="bin_2mpiprime_2Main_8cpp_html_ad53db8acabbf75e31bf23d9f20a2c847"><div class="ttname"><a href="bin_2mpiprime_2Main_8cpp.html#ad53db8acabbf75e31bf23d9f20a2c847">name</a></div><div class="ttdeci">static char name[64]</div><div class="ttdef"><b>Definition:</b> <a href="bin_2mpiprime_2Main_8cpp_source.html#l00033">Main.cpp:33</a></div></div>
<div class="ttc" id="structCPUState_html_a05db708933ad15c0258afce270d0fb7e"><div class="ttname"><a href="structCPUState.html#a05db708933ad15c0258afce270d0fb7e">CPUState::r10</a></div><div class="ttdeci">u32 r10</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="structCPUState_html_a8af8859951e47f2c50a8edb59a731d91"><div class="ttname"><a href="structCPUState.html#a8af8859951e47f2c50a8edb59a731d91">CPUState::r6</a></div><div class="ttdeci">u32 r6</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga7977246fb5cd6d8ce8eec8d67aed7bf3"><div class="ttname"><a href="group__libarch__arm.html#ga7977246fb5cd6d8ce8eec8d67aed7bf3">flushBranchPrediction</a></div><div class="ttdeci">void flushBranchPrediction()</div><div class="ttdoc">Flush branch prediction. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00195">ARMCore.h:195</a></div></div>
<div class="ttc" id="classCore_html"><div class="ttname"><a href="classCore.html">Core</a></div><div class="ttdoc">Generic Core implementation. </div><div class="ttdef"><b>Definition:</b> <a href="Core_8h_source.html#l00165">Core.h:165</a></div></div>
<div class="ttc" id="structCPUState_html_abbb70bd60f6015ed12e6079898194491"><div class="ttname"><a href="structCPUState.html#abbb70bd60f6015ed12e6079898194491">CPUState::r8</a></div><div class="ttdeci">u32 r8</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga5eba99ff73d51e209ec4334a7b111a0c"><div class="ttname"><a href="group__libarch__arm.html#ga5eba99ff73d51e209ec4334a7b111a0c">flushPrefetchBuffer</a></div><div class="ttdeci">void flushPrefetchBuffer()</div><div class="ttdoc">Flush Prefetch Buffer. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00185">ARMCore.h:185</a></div></div>
<div class="ttc" id="Core_8h_html"><div class="ttname"><a href="Core_8h.html">Core.h</a></div></div>
<div class="ttc" id="classARMCore_html_a5f9dc14f2ef3fe4578a83983da6579e3"><div class="ttname"><a href="classARMCore.html#a5f9dc14f2ef3fe4578a83983da6579e3">ARMCore::Result</a></div><div class="ttdeci">Result</div><div class="ttdoc">Result codes. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00235">ARMCore.h:235</a></div></div>
<div class="ttc" id="structCPUState_html_a1ee8b6f4a93b18015302b07707990bec"><div class="ttname"><a href="structCPUState.html#a1ee8b6f4a93b18015302b07707990bec">CPUState::r3</a></div><div class="ttdeci">u32 r3</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="structCPUState_html_a2405d4161b598265653020cae21e7263"><div class="ttname"><a href="structCPUState.html#a2405d4161b598265653020cae21e7263">CPUState::r11</a></div><div class="ttdeci">u32 r11</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="ARMControl_8h_html"><div class="ttname"><a href="ARMControl_8h.html">ARMControl.h</a></div></div>
<div class="ttc" id="structCPUState_html_abf8267cf0c58452ef8bc7e17314ff09e"><div class="ttname"><a href="structCPUState.html#abf8267cf0c58452ef8bc7e17314ff09e">CPUState::r9</a></div><div class="ttdeci">u32 r9</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="classARMCore_html"><div class="ttname"><a href="classARMCore.html">ARMCore</a></div><div class="ttdoc">Class representing an ARM processor core. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00228">ARMCore.h:228</a></div></div>
<div class="ttc" id="structCPUState_html_a6305e5ef0b24e6fbe193985a41856fd7"><div class="ttname"><a href="structCPUState.html#a6305e5ef0b24e6fbe193985a41856fd7">CPUState::pc</a></div><div class="ttdeci">u32 pc</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00221">ARMCore.h:221</a></div></div>
<div class="ttc" id="structCPUState_html_a621002bcc3d7cea4a38302ebe7d81c60"><div class="ttname"><a href="structCPUState.html#a621002bcc3d7cea4a38302ebe7d81c60">CPUState::r1</a></div><div class="ttdeci">u32 r1</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga0c9096ed590f14b0a713ca0595c9fd63"><div class="ttname"><a href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a></div><div class="ttdeci">void tlb_flush_all()</div><div class="ttdoc">Flush the entire Translation Lookaside Buffer. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00140">ARMCore.h:140</a></div></div>
<div class="ttc" id="Macros_8h_html"><div class="ttname"><a href="Macros_8h.html">Macros.h</a></div></div>
<div class="ttc" id="structCPUState_html"><div class="ttname"><a href="structCPUState.html">CPUState</a></div><div class="ttdoc">Contains all the CPU registers. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00215">ARMCore.h:215</a></div></div>
<div class="ttc" id="structCPUState_html_a98e751bfc008eeea3a7b18308fcba398"><div class="ttname"><a href="structCPUState.html#a98e751bfc008eeea3a7b18308fcba398">CPUState::r7</a></div><div class="ttdeci">u32 r7</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="structCPUState_html_a8e2bab15b36adf451a323636489d6b34"><div class="ttname"><a href="structCPUState.html#a8e2bab15b36adf451a323636489d6b34">CPUState::r5</a></div><div class="ttdeci">u32 r5</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga89596467a58726132500429f17e28f8e"><div class="ttname"><a href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">dsb</a></div><div class="ttdeci">void dsb()</div><div class="ttdoc">Data Synchronisation Barrier. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00173">ARMCore.h:173</a></div></div>
<div class="ttc" id="structCPUState_html_a80379f2a3041c8ec76bae0b023e64fcc"><div class="ttname"><a href="structCPUState.html#a80379f2a3041c8ec76bae0b023e64fcc">CPUState::sp</a></div><div class="ttdeci">u32 sp</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00219">ARMCore.h:219</a></div></div>
<div class="ttc" id="group__libstd_html_ga10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdoc">Unsigned 32-bit number. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00053">Types.h:53</a></div></div>
<div class="ttc" id="structCPUState_html_a3f98cbd5c9bf919c52d79f54eac9df14"><div class="ttname"><a href="structCPUState.html#a3f98cbd5c9bf919c52d79f54eac9df14">CPUState::r12</a></div><div class="ttdeci">u32 r12</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
<div class="ttc" id="group__libarch__arm_html_gac792885e51fe530656ba26b76741a8b5"><div class="ttname"><a href="group__libarch__arm.html#gac792885e51fe530656ba26b76741a8b5">dmb</a></div><div class="ttdeci">void dmb()</div><div class="ttdoc">Data Memory Barrier. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00159">ARMCore.h:159</a></div></div>
<div class="ttc" id="structCPUState_html_a89f7f8a34136b3dcee71132cc85381cc"><div class="ttname"><a href="structCPUState.html#a89f7f8a34136b3dcee71132cc85381cc">CPUState::lr</a></div><div class="ttdeci">u32 lr</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00219">ARMCore.h:219</a></div></div>
<div class="ttc" id="structCPUState_html_a63b7229dc6dc4482962eb96b558fcc43"><div class="ttname"><a href="structCPUState.html#a63b7229dc6dc4482962eb96b558fcc43">CPUState::r4</a></div><div class="ttdeci">u32 r4</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00220">ARMCore.h:220</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
