{"vcs1":{"timestamp_begin":1750492883.928116229, "rt":1.01, "ut":0.44, "st":0.11}}
{"vcselab":{"timestamp_begin":1750492885.034160880, "rt":0.73, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1750492885.841888110, "rt":0.19, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750492883.543021567}
{"VCS_COMP_START_TIME": 1750492883.543021567}
{"VCS_COMP_END_TIME": 1750492888.924293718}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2608934}}
{"stitch_vcselab": {"peak_mem": 2608993}}
