# compile verilog/system verilog design source files
sv xil_defaultlib  "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog dist_mem_gen_v8_0_10  "../../../lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/Mem.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/Shift.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/Regfiles.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/PC.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/DR.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/DataSelector.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/controlunit.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/ALU.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/main.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab5.srcs/sim_1/new/tb.v" --include "../../../lab5.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
