
---------- Begin Simulation Statistics ----------
final_tick                                58157667500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426509                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709864                       # Number of bytes of host memory used
host_op_rate                                   431332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   234.46                       # Real time elapsed on the host
host_tick_rate                              248047525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101130976                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058158                       # Number of seconds simulated
sim_ticks                                 58157667500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.874370                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4044766                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4822410                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            333732                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5072788                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          674543                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           571728                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6479336                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312034                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35276                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101130976                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.163153                       # CPI: cycles per instruction
system.cpu.discardedOps                        942689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48920151                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40570032                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6259748                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2635299                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.859732                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        116315335                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55091034     54.47%     54.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167809      0.17%     54.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282747      0.28%     54.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           503069      0.50%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38150461     37.72%     93.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6403450      6.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101130976                       # Class of committed instruction
system.cpu.tickCycles                       113680036                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          585                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       139275                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2069                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3649                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2069                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       365952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  365952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5718                       # Request fanout histogram
system.membus.respLayer1.occupancy           30352500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             7087000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1954                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54178                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2457                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13766                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                209676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       282304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8519488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8801792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            70401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008494                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091772                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  69803     99.15%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    598      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          136764500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101920491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3686498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                63521                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64672                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1151                       # number of overall hits
system.l2.overall_hits::.cpu.data               63521                       # number of overall hits
system.l2.overall_hits::total                   64672                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4423                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5729                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1306                       # number of overall misses
system.l2.overall_misses::.cpu.data              4423                       # number of overall misses
system.l2.overall_misses::total                  5729                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    340109000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        440804000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    340109000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       440804000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.531543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.065098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.531543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.065098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77101.837672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76895.546009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76942.572875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77101.837672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76895.546009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76942.572875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87529500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    295350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    382879500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87529500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    295350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    382879500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.530729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.064965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081220                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.530729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.064965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081220                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67123.849693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66912.097870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66960.388248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67123.849693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66912.097870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66960.388248                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65173                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65173                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1834                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1834                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1834                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             50529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50529                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3649                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3649                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    279353000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     279353000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.067352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76556.042751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76556.042751                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    242863000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    242863000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.067352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66556.042751                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66556.042751                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.531543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.531543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77101.837672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77101.837672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87529500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87529500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.530729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.530729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67123.849693                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67123.849693                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     60756000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     60756000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.056225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78496.124031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78496.124031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     52487000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     52487000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68610.457516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68610.457516                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5503.243935                       # Cycle average of tags in use
system.l2.tags.total_refs                      138679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5718                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.253061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1297.725367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4205.518568                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.039603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.167946                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5718                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.174500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1115238                       # Number of tag accesses
system.l2.tags.data_accesses                  1115238                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             365952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5718                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1434996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4857416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6292412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1434996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1434996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1434996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4857416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6292412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26365                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     40872250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               148084750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7148.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25898.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4401                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.867882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.625137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.255710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          325     24.68%     24.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          559     42.44%     67.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          189     14.35%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      3.04%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      2.28%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.59%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.21%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.14%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          122      9.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1317                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 365952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  365952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15884313500                       # Total gap between requests
system.mem_ctrls.avgGap                    2777949.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1434995.652121020714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4857416.264158117585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34134250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    113950500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26176.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25815.70                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4740960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2519880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19842060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4590746160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1535854170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21039193440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27192896670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.571996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54682734000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1941940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1532993500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4662420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2478135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20984460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4590746160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1677766500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20919688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27216325995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.974855                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54371061750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1941940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1844665750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16993217                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16993217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16993217                       # number of overall hits
system.cpu.icache.overall_hits::total        16993217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2457                       # number of overall misses
system.cpu.icache.overall_misses::total          2457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    118981000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118981000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118981000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118981000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16995674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16995674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16995674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16995674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48425.315425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48425.315425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48425.315425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48425.315425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1954                       # number of writebacks
system.cpu.icache.writebacks::total              1954                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    116524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    116524000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116524000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47425.315425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47425.315425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47425.315425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47425.315425                       # average overall mshr miss latency
system.cpu.icache.replacements                   1954                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16993217                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16993217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118981000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118981000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16995674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16995674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48425.315425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48425.315425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    116524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47425.315425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47425.315425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.641244                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16995674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2457                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6917.246235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.641244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33993805                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33993805                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43793819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43793819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43813136                       # number of overall hits
system.cpu.dcache.overall_hits::total        43813136                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        73152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73152                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        73258                       # number of overall misses
system.cpu.dcache.overall_misses::total         73258                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1387935000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1387935000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1387935000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1387935000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43866971                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43866971                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43886394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43886394                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001669                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18973.302165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18973.302165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18945.848918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18945.848918                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          584                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   116.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65173                       # number of writebacks
system.cpu.dcache.writebacks::total             65173                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5354                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        67798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67892                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1103064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1103064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1109841000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1109841000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001547                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001547                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16269.860468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16269.860468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16347.154304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16347.154304                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66920                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37508828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37508828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    230533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    230533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37522590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37522590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16751.416945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16751.416945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    211370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    211370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15515.672025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15515.672025                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6284991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6284991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1157402000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1157402000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6344381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6344381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19488.162990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19488.162990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    891694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    891694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008539                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008539                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16459.510844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16459.510844                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19317                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19317                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          106                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          106                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19423                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19423                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005457                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005457                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      6777000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6777000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004840                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004840                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 72095.744681                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 72095.744681                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          963                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          963                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           52                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       749000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       749000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.051232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.051232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14403.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14403.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           52                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       697000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       697000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.051232                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.051232                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 13403.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13403.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1015                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.100256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43883058                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            645.870982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.100256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87844792                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87844792                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58157667500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
