# uart_rtl_design
Designed and stimulated a UART(Tx.Rx) with flag -based buffering, oversampling receiver and FSM-based transmitter using Vivado2023.2
