var struct_r_c_c___periph_c_l_k_init_type_def =
[
    [ "Adc12ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a59dc5d9530cae4b13c7b71db48888d6a", null ],
    [ "I2c1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf", null ],
    [ "I2c2ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb", null ],
    [ "I2c3ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2", null ],
    [ "I2sClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89", null ],
    [ "Lptim1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219", null ],
    [ "Lpuart1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#aedf7d9667b60b41d77913dd78c5e0228", null ],
    [ "PeriphClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925", null ],
    [ "RngClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#af813ee3fd2dde6869cb4a293f7b4cc99", null ],
    [ "RTCClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e", null ],
    [ "Sai1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a", null ],
    [ "Usart1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6", null ],
    [ "Usart2ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a", null ],
    [ "Usart3ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a", null ]
];