An attempt to simplify the process of project creation for VHDL
work without depending on Xilinx tools. 