{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n",
    "<h1 style=\"margin: 0; font-size: 2.5em;\">Introduction & Development Pipeline</h1>\n",
    "<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 1, Session 1 ‚Äî Fab Futures</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": [
    "## üìã Contents\n",
    "\n",
    "1. [What is a Chip?](#1-what-is-a-chip)\n",
    "2. [Types of Integrated Circuits](#2-types-of-integrated-circuits)\n",
    "3. [From Transistor to System](#3-from-transistor-to-system)\n",
    "4. [The Development Pipeline](#4-the-development-pipeline)\n",
    "5. [Tools & Ecosystem](#5-tools--ecosystem)\n",
    "6. [Process Development Kits (PDKs)](#6-process-development-kits)\n",
    "7. [Low-Cost Tapeout Options](#7-low-cost-tapeout-options)\n",
    "8. [Version Control for Hardware](#8-version-control-for-hardware)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Setup: Import libraries for visualizations\n",
    "import matplotlib.pyplot as plt\n",
    "import matplotlib.patches as patches\n",
    "from matplotlib.patches import FancyBboxPatch, FancyArrowPatch\n",
    "import numpy as np\n",
    "\n",
    "# Color scheme\n",
    "COLORS = {\n",
    "    'primary': '#2196F3',\n",
    "    'secondary': '#FF9800',\n",
    "    'success': '#4CAF50',\n",
    "    'danger': '#f44336',\n",
    "    'dark': '#1a1a2e',\n",
    "    'light': '#f5f5f5'\n",
    "}\n",
    "\n",
    "print(\"‚úì Setup complete!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-what-is-a-chip\"></a>\n",
    "# 1. What is a Chip?\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "An **integrated circuit (IC)** or **chip** is a set of electronic circuits on a small flat piece of semiconductor material (usually silicon).\n",
    "\n",
    "### Why Silicon?\n",
    "\n",
    "| Property | Why It Matters |\n",
    "|----------|----------------|\n",
    "| **Semiconductor** | Can be made conductive or insulating by doping |\n",
    "| **Abundant** | Second most common element in Earth's crust (sand!) |\n",
    "| **Stable oxide** | SiO‚ÇÇ is an excellent insulator |\n",
    "| **Crystalline** | Regular atomic structure enables precise manufacturing |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Visualize: From sand to chip\n",
    "fig, axes = plt.subplots(1, 5, figsize=(16, 3))\n",
    "\n",
    "stages = [\n",
    "    ('Sand\\n(SiO‚ÇÇ)', '#DEB887', '‚è≥'),\n",
    "    ('Purified\\nSilicon', '#A9A9A9', 'üî¨'),\n",
    "    ('Silicon\\nIngot', '#708090', 'üè≠'),\n",
    "    ('Wafer\\n(300mm)', '#B8B8B8', 'üíø'),\n",
    "    ('Chips\\n(Diced)', '#4169E1', 'üî≤'),\n",
    "]\n",
    "\n",
    "for ax, (label, color, icon) in zip(axes, stages):\n",
    "    circle = plt.Circle((0.5, 0.5), 0.35, color=color, ec='black', linewidth=2)\n",
    "    ax.add_patch(circle)\n",
    "    ax.text(0.5, 0.5, icon, ha='center', va='center', fontsize=24)\n",
    "    ax.text(0.5, -0.1, label, ha='center', va='top', fontsize=10, fontweight='bold')\n",
    "    ax.set_xlim(0, 1)\n",
    "    ax.set_ylim(-0.3, 1)\n",
    "    ax.set_aspect('equal')\n",
    "    ax.axis('off')\n",
    "\n",
    "# Add arrows between stages\n",
    "for i in range(len(axes) - 1):\n",
    "    fig.text(0.12 + i * 0.195, 0.5, '‚Üí', fontsize=24, ha='center', va='center')\n",
    "\n",
    "plt.suptitle('From Sand to Silicon Chips', fontsize=14, fontweight='bold', y=1.02)\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-types-of-integrated-circuits\"></a>\n",
    "# 2. Types of Integrated Circuits\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "### By Function\n",
    "\n",
    "| Type | Examples | Characteristics |\n",
    "|------|----------|----------------|\n",
    "| **Microprocessors (CPUs)** | Intel Core, AMD Ryzen, Apple M-series | General-purpose computation |\n",
    "| **Microcontrollers (MCUs)** | Arduino (ATmega), ESP32, STM32 | CPU + memory + peripherals on one chip |\n",
    "| **Memory** | DRAM, SRAM, Flash | Data storage |\n",
    "| **Analog/Mixed-Signal** | ADCs, DACs, amplifiers | Interface between analog and digital |\n",
    "| **RF/Wireless** | WiFi, Bluetooth, cellular | Radio frequency communication |\n",
    "| **Power Management** | Voltage regulators, battery chargers | Power conversion and distribution |\n",
    "| **Sensors** | Accelerometers, temperature, image sensors | Convert physical quantities to electrical signals |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "### By Design Approach\n",
    "\n",
    "| Type | Description | Use Case |\n",
    "|------|-------------|----------|\n",
    "| **ASIC** | Application-Specific IC | High volume, optimized for one task |\n",
    "| **FPGA** | Field-Programmable Gate Array | Prototyping, reconfigurable logic |\n",
    "| **Standard Products** | Off-the-shelf ICs | General-purpose building blocks |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare ASIC vs FPGA vs Standard Products\n",
    "fig, ax = plt.subplots(figsize=(12, 6))\n",
    "\n",
    "categories = ['Development\\nCost', 'Unit\\nCost', 'Performance', 'Flexibility', 'Time to\\nMarket']\n",
    "asic = [9, 2, 10, 1, 2]\n",
    "fpga = [4, 6, 6, 8, 8]\n",
    "standard = [1, 5, 5, 3, 10]\n",
    "\n",
    "x = np.arange(len(categories))\n",
    "width = 0.25\n",
    "\n",
    "bars1 = ax.bar(x - width, asic, width, label='ASIC', color=COLORS['primary'])\n",
    "bars2 = ax.bar(x, fpga, width, label='FPGA', color=COLORS['secondary'])\n",
    "bars3 = ax.bar(x + width, standard, width, label='Standard IC', color=COLORS['success'])\n",
    "\n",
    "ax.set_ylabel('Score (1-10)', fontsize=11)\n",
    "ax.set_title('ASIC vs FPGA vs Standard Products', fontsize=14, fontweight='bold')\n",
    "ax.set_xticks(x)\n",
    "ax.set_xticklabels(categories, fontsize=10)\n",
    "ax.legend(loc='upper right')\n",
    "ax.set_ylim(0, 12)\n",
    "ax.grid(axis='y', alpha=0.3)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"ASIC: Best for high-volume production where performance matters\")\n",
    "print(\"FPGA: Best for prototyping and medium-volume with changing requirements\")\n",
    "print(\"Standard: Best for quick development with standard functionality\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-10",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-from-transistor-to-system\"></a>\n",
    "# 3. From Transistor to System\n",
    "---"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-11",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Hierarchy visualization\n",
    "fig, ax = plt.subplots(figsize=(14, 8))\n",
    "\n",
    "levels = [\n",
    "    ('Transistor', 'NMOS, PMOS', '~5nm - 100nm', '#E3F2FD'),\n",
    "    ('Logic Gate', 'NAND, NOR, INV', '~10-100 transistors', '#BBDEFB'),\n",
    "    ('Standard Cell', 'Flip-flop, Mux, Adder', '~10-1000 gates', '#90CAF9'),\n",
    "    ('Module', 'ALU, Register File, FSM', '~100-10K cells', '#64B5F6'),\n",
    "    ('Block/IP', 'CPU Core, UART, SPI', '~1K-1M cells', '#42A5F5'),\n",
    "    ('Chip/SoC', 'Complete IC', '~1M-10B transistors', '#2196F3'),\n",
    "    ('Package', 'QFP, BGA, Chiplet', 'Mounted on PCB', '#1976D2'),\n",
    "    ('System', 'Phone, Computer, Car', 'Multiple chips + software', '#1565C0'),\n",
    "]\n",
    "\n",
    "for i, (name, example, scale, color) in enumerate(levels):\n",
    "    y = len(levels) - i - 1\n",
    "    # Main box\n",
    "    rect = FancyBboxPatch((1, y * 1.2), 3, 0.9, boxstyle=\"round,pad=0.05\",\n",
    "                          facecolor=color, edgecolor='black', linewidth=2)\n",
    "    ax.add_patch(rect)\n",
    "    ax.text(2.5, y * 1.2 + 0.45, name, ha='center', va='center', \n",
    "            fontsize=12, fontweight='bold')\n",
    "    \n",
    "    # Example\n",
    "    ax.text(5, y * 1.2 + 0.6, example, ha='left', va='center', fontsize=10)\n",
    "    ax.text(5, y * 1.2 + 0.25, scale, ha='left', va='center', fontsize=9, \n",
    "            style='italic', color='gray')\n",
    "    \n",
    "    # Arrow to next level\n",
    "    if i < len(levels) - 1:\n",
    "        ax.annotate('', xy=(2.5, (y-1) * 1.2 + 0.9), xytext=(2.5, y * 1.2),\n",
    "                   arrowprops=dict(arrowstyle='->', color='gray', lw=1.5))\n",
    "\n",
    "ax.set_xlim(0, 10)\n",
    "ax.set_ylim(-0.5, len(levels) * 1.2 + 0.5)\n",
    "ax.set_title('Design Hierarchy: Transistor to System', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-12",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-the-development-pipeline\"></a>\n",
    "# 4. The Development Pipeline\n",
    "---"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-13",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Development pipeline visualization\n",
    "fig, ax = plt.subplots(figsize=(16, 10))\n",
    "\n",
    "# Define the pipeline stages\n",
    "stages = [\n",
    "    ('Specification', 'What should the chip do?', '#E8F5E9', 0),\n",
    "    ('Architecture', 'High-level block diagram', '#E8F5E9', 0),\n",
    "    ('RTL Design', 'Verilog/VHDL code', '#E3F2FD', 1),\n",
    "    ('Simulation', 'Verify functionality', '#E3F2FD', 1),\n",
    "    ('Synthesis', 'Convert to gates', '#FFF3E0', 2),\n",
    "    ('Place & Route', 'Physical layout', '#FFF3E0', 2),\n",
    "    ('Timing Analysis', 'Check speed', '#FFF3E0', 2),\n",
    "    ('DRC/LVS', 'Verify layout rules', '#FCE4EC', 3),\n",
    "    ('Tape Out', 'Send to fab', '#FCE4EC', 3),\n",
    "    ('Fabrication', '1-6 months wait', '#F3E5F5', 4),\n",
    "    ('Packaging', 'Dice & package', '#F3E5F5', 4),\n",
    "    ('Testing', 'Verify silicon', '#E0F2F1', 5),\n",
    "]\n",
    "\n",
    "phase_labels = ['Design', 'Verification', 'Physical', 'Signoff', 'Manufacturing', 'Validation']\n",
    "phase_colors = ['#4CAF50', '#2196F3', '#FF9800', '#E91E63', '#9C27B0', '#009688']\n",
    "\n",
    "# Draw stages\n",
    "for i, (name, desc, color, phase) in enumerate(stages):\n",
    "    y = len(stages) - i - 1\n",
    "    \n",
    "    # Stage box\n",
    "    rect = FancyBboxPatch((2, y * 0.8), 4, 0.6, boxstyle=\"round,pad=0.05\",\n",
    "                          facecolor=color, edgecolor=phase_colors[phase], linewidth=2)\n",
    "    ax.add_patch(rect)\n",
    "    ax.text(4, y * 0.8 + 0.3, name, ha='center', va='center', \n",
    "            fontsize=11, fontweight='bold')\n",
    "    ax.text(6.5, y * 0.8 + 0.3, desc, ha='left', va='center', fontsize=10, color='gray')\n",
    "    \n",
    "    # Arrow\n",
    "    if i < len(stages) - 1:\n",
    "        ax.annotate('', xy=(4, (y-1) * 0.8 + 0.6), xytext=(4, y * 0.8),\n",
    "                   arrowprops=dict(arrowstyle='->', color='gray', lw=1.5))\n",
    "\n",
    "# Phase indicators on the left\n",
    "phase_positions = [10.5, 8.5, 6.5, 4.5, 2.5, 0.5]\n",
    "for i, (label, color, ypos) in enumerate(zip(phase_labels, phase_colors, phase_positions)):\n",
    "    ax.add_patch(FancyBboxPatch((0, ypos * 0.8 - 0.1), 1.5, 0.8, \n",
    "                 boxstyle=\"round,pad=0.02\", facecolor=color, alpha=0.3))\n",
    "    ax.text(0.75, ypos * 0.8 + 0.3, label, ha='center', va='center', \n",
    "            fontsize=9, fontweight='bold', rotation=0)\n",
    "\n",
    "ax.set_xlim(-0.5, 12)\n",
    "ax.set_ylim(-0.5, len(stages) * 0.8 + 0.5)\n",
    "ax.set_title('Chip Development Pipeline', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-14",
   "metadata": {},
   "source": [
    "### Our Course Focus\n",
    "\n",
    "In this course, you'll experience the **RTL-to-GDS flow**:\n",
    "\n",
    "```\n",
    "Verilog Code ‚Üí Simulation ‚Üí Synthesis ‚Üí Place & Route ‚Üí GDS\n",
    "```\n",
    "\n",
    "We skip the analog design and focus on digital, which is more automated and accessible for beginners."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-tools--ecosystem\"></a>\n",
    "# 5. Tools & Ecosystem\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-16",
   "metadata": {},
   "source": [
    "### Open Source Tools (What We Use)\n",
    "\n",
    "| Tool | Purpose | Stage |\n",
    "|------|---------|-------|\n",
    "| **Icarus Verilog** | Simulation | Design |\n",
    "| **Verilator** | Fast simulation + linting | Design |\n",
    "| **GTKWave** | Waveform viewer | Verification |\n",
    "| **Yosys** | Synthesis | Physical |\n",
    "| **OpenROAD** | Place & Route | Physical |\n",
    "| **Magic** | Layout editor & DRC | Signoff |\n",
    "| **KLayout** | Layout viewer & DRC | Signoff |\n",
    "| **Netgen** | LVS checking | Signoff |\n",
    "\n",
    "### Commercial Tools (Industry Standard)\n",
    "\n",
    "| Vendor | Tools |\n",
    "|--------|-------|\n",
    "| **Cadence** | Genus (synthesis), Innovus (P&R), Virtuoso (analog) |\n",
    "| **Synopsys** | Design Compiler, IC Compiler, VCS |\n",
    "| **Siemens EDA** | Questa (simulation), Calibre (DRC/LVS) |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-17",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Tool flow visualization\n",
    "fig, ax = plt.subplots(figsize=(14, 6))\n",
    "\n",
    "tools = [\n",
    "    ('Verilog\\nCode', 'Your\\nDesign', '#E8F5E9'),\n",
    "    ('Icarus\\nVerilog', 'Simulate', '#E3F2FD'),\n",
    "    ('Yosys', 'Synthesize', '#FFF3E0'),\n",
    "    ('OpenROAD', 'Place &\\nRoute', '#FCE4EC'),\n",
    "    ('Magic/\\nKLayout', 'Verify\\nDRC/LVS', '#F3E5F5'),\n",
    "    ('GDS\\nFile', 'Tape\\nOut!', '#E0F2F1'),\n",
    "]\n",
    "\n",
    "for i, (tool, action, color) in enumerate(tools):\n",
    "    x = i * 2.2 + 0.5\n",
    "    \n",
    "    # Tool box\n",
    "    rect = FancyBboxPatch((x, 1), 1.8, 1.5, boxstyle=\"round,pad=0.1\",\n",
    "                          facecolor=color, edgecolor='black', linewidth=2)\n",
    "    ax.add_patch(rect)\n",
    "    ax.text(x + 0.9, 2.1, tool, ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "    ax.text(x + 0.9, 1.4, action, ha='center', va='center', fontsize=9, color='gray')\n",
    "    \n",
    "    # Arrow\n",
    "    if i < len(tools) - 1:\n",
    "        ax.annotate('', xy=(x + 2.0, 1.75), xytext=(x + 1.8, 1.75),\n",
    "                   arrowprops=dict(arrowstyle='->', color='black', lw=2))\n",
    "\n",
    "ax.set_xlim(0, 14)\n",
    "ax.set_ylim(0, 4)\n",
    "ax.set_title('Open Source RTL-to-GDS Flow', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-18",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-process-development-kits\"></a>\n",
    "# 6. Process Development Kits (PDKs)\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-19",
   "metadata": {},
   "source": [
    "A **PDK** tells your tools how to design for a specific manufacturing process.\n",
    "\n",
    "### What's in a PDK?\n",
    "\n",
    "| Component | Description |\n",
    "|-----------|-------------|\n",
    "| **Design Rules** | Minimum widths, spacings, enclosures |\n",
    "| **Device Models** | SPICE models for transistors |\n",
    "| **Standard Cells** | Pre-designed logic gates |\n",
    "| **I/O Cells** | Pads for chip inputs/outputs |\n",
    "| **Tech Files** | Layer definitions, colors, connectivity |\n",
    "\n",
    "### Open PDKs We Can Use\n",
    "\n",
    "| PDK | Node | Provider | Notes |\n",
    "|-----|------|----------|-------|\n",
    "| **SkyWater 130nm** | 130nm | Google/SkyWater | Most mature open PDK |\n",
    "| **GlobalFoundries 180nm** | 180nm | GF/Efabless | Good for analog |\n",
    "| **IHP 130nm** | 130nm | IHP | SiGe BiCMOS available |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-20",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"7-low-cost-tapeout-options\"></a>\n",
    "# 7. Low-Cost Tapeout Options\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-21",
   "metadata": {},
   "source": [
    "### For Hobbyists & Students\n",
    "\n",
    "| Program | Cost | Details |\n",
    "|---------|------|--------|\n",
    "| **Efabless ChipIgnite** | ~$10K (or free for selected projects) | Uses SkyWater 130nm |\n",
    "| **Tiny Tapeout** | ~$100-300 | Shared die, very small area |\n",
    "| **Google/Efabless MPW** | Free (competitive) | Open source requirement |\n",
    "\n",
    "### For Startups & Research\n",
    "\n",
    "| Option | Cost Range | Typical Use |\n",
    "|--------|-----------|-------------|\n",
    "| **MPW (Multi-Project Wafer)** | $20K-100K | Prototype runs |\n",
    "| **Dedicated Run** | $100K-10M+ | Production |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-22",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"8-version-control-for-hardware\"></a>\n",
    "# 8. Version Control for Hardware\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-23",
   "metadata": {},
   "source": [
    "### Why Version Control?\n",
    "\n",
    "- **Track changes**: See what changed and when\n",
    "- **Collaborate**: Multiple people working on same design\n",
    "- **Revert mistakes**: Go back to a working version\n",
    "- **Branches**: Try experimental changes safely\n",
    "\n",
    "### Git Basics for Hardware Projects\n",
    "\n",
    "```bash\n",
    "# Initialize a new repository\n",
    "git init\n",
    "\n",
    "# Stage changes\n",
    "git add mydesign.v testbench.v\n",
    "\n",
    "# Commit with a message\n",
    "git commit -m \"Add UART transmitter module\"\n",
    "\n",
    "# View history\n",
    "git log --oneline\n",
    "```\n",
    "\n",
    "### What to Track vs Ignore\n",
    "\n",
    "| Track (commit these) | Ignore (.gitignore) |\n",
    "|---------------------|---------------------|\n",
    "| Verilog source (.v) | Simulation outputs (.vcd, .vvp) |\n",
    "| Testbenches | Build artifacts |\n",
    "| Constraints (.sdc) | Generated netlists |\n",
    "| Documentation | Large binary files |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-24",
   "metadata": {},
   "source": [
    "---\n",
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n",
    "\n",
    "## Summary\n",
    "\n",
    "- Chips are **integrated circuits** built on silicon\n",
    "- The **development pipeline** goes from specification to tested silicon\n",
    "- We'll use **open source tools** (Yosys, OpenROAD, Magic)\n",
    "- **PDKs** define how to design for a specific fab process\n",
    "- **Low-cost tapeout** options make custom silicon accessible\n",
    "\n",
    "### Homework\n",
    "1. Install the course toolchain (Docker container)\n",
    "2. Run a \"hello world\" synthesis\n",
    "3. Verify your tools work before Thursday!\n",
    "\n",
    "</div>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
