E:/Digital_Tem/System/Finall_System/UART_TX.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/UART_TX.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module UART_TX
-- Compiling module UART_TX_tb

Top level modules:
	UART_TX_tb

} {} {}} E:/Digital_Tem/System/Finall_System/ASYNC_FIFO.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/ASYNC_FIFO.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module ASYNC_FIFO

Top level modules:
	ASYNC_FIFO

} {} {}} E:/Digital_Tem/System/Finall_System/UART_RX_tb.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/UART_RX_tb.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module UART_RX_tb

Top level modules:
	UART_RX_tb

} {} {}} E:/Digital_Tem/System/Finall_System/ALU.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/ALU.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module ALU
-- Compiling module ALU_tb

Top level modules:
	ALU_tb

} {} {}} E:/Digital_Tem/System/Finall_System/edge_bit_counter.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/edge_bit_counter.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module edge_bit_counter
-- Compiling module edge_bit_counter_tb

Top level modules:
	edge_bit_counter_tb

} {} {}} E:/Digital_Tem/System/Finall_System/ClkDiv__.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/ClkDiv__.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module ClkDiv__
-- Compiling module Clk_Div_tb

Top level modules:
	Clk_Div_tb

} {} {}} E:/Digital_Tem/System/Finall_System/data_sampling.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/data_sampling.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module data_sampling
-- Compiling module data_sampling_tb

Top level modules:
	data_sampling_tb

} {} {}} E:/Digital_Tem/System/Finall_System/Register_File.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Register_File.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Register_File
-- Compiling module Register_File_tb

Top level modules:
	Register_File_tb

} {} {}} E:/Digital_Tem/System/Finall_System/Rst_Sync.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Rst_Sync.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Rst_Sync
-- Compiling module Rst_Sync_tb

Top level modules:
	Rst_Sync_tb

} {} {}} E:/Digital_Tem/System/Finall_System/ASYNC_FIFO_tb.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/ASYNC_FIFO_tb.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module ASYNC_FIFO_tb

Top level modules:
	ASYNC_FIFO_tb

} {} {}} E:/Digital_Tem/System/Finall_System/PULSE_GENERATOR.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/PULSE_GENERATOR.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module PULSE_GENERATOR
-- Compiling module PULSE_GENERATOR_tb

Top level modules:
	PULSE_GENERATOR_tb

} {} {}} E:/Digital_Tem/System/Finall_System/SYS_TOP.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/SYS_TOP.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SYS_TOP

Top level modules:
	SYS_TOP

} {} {}} E:/Digital_Tem/System/Finall_System/Clk_Div_tb.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Clk_Div_tb.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Clk_Div_tb

Top level modules:
	Clk_Div_tb

} {} {}} E:/Digital_Tem/System/Finall_System/CLK_GATE.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/CLK_GATE.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module CLK_GATE

Top level modules:
	CLK_GATE

} {} {}} E:/Digital_Tem/System/Finall_System/deserializer.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/deserializer.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module deserializer
-- Compiling module deserializer_tb

Top level modules:
	deserializer_tb

} {} {}} E:/Digital_Tem/System/Finall_System/Bit_Sync.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Bit_Sync.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Bit_Sync
-- Compiling module Bit_Sync_tb

Top level modules:
	Bit_Sync_tb

} {} {}} E:/Digital_Tem/System/Finall_System/Start_Check.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Start_Check.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Start_Check
-- Compiling module Start_Check_tb

Top level modules:
	Start_Check_tb

} {} {}} E:/Digital_Tem/System/Finall_System/Stop_Check.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Stop_Check.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Stop_Check
-- Compiling module Stop_Check_tb

Top level modules:
	Stop_Check_tb

} {} {}} E:/Digital_Tem/System/Finall_System/FIFO_MEMORY.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/FIFO_MEMORY.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module FIFO_MEMORY

Top level modules:
	FIFO_MEMORY

} {} {}} E:/Digital_Tem/System/Finall_System/fifo_wrptr_full.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/fifo_wrptr_full.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module fifo_wrptr_full

Top level modules:
	fifo_wrptr_full

} {} {}} E:/Digital_Tem/System/Finall_System/UART_RX.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/UART_RX.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module UART_RX
-- Compiling module UART_RX_tb

Top level modules:
	UART_RX_tb

} {} {}} E:/Digital_Tem/System/Finall_System/fifo_rdptr_empty.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/fifo_rdptr_empty.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module fifo_rdptr_empty

Top level modules:
	fifo_rdptr_empty

} {} {}} E:/Digital_Tem/System/Finall_System/Parity_Check.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Parity_Check.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Parity_Check
-- Compiling module Parity_Check_tb

Top level modules:
	Parity_Check_tb

} {} {}} E:/Digital_Tem/System/Finall_System/Data_Sync.v {1 {vlog -work work -vopt -stats=none E:/Digital_Tem/System/Finall_System/Data_Sync.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Data_Sync
-- Compiling module Data_Sync_tb

Top level modules:
	Data_Sync_tb

} {} {}}
