Startpoint: core/_9085_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: core/_8462_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ core/_9085_/CLK (sky130_fd_sc_hd__dfxtp_1)
   8.42    8.42 ^ core/_9085_/Q (sky130_fd_sc_hd__dfxtp_1)
  -0.25    8.17 v core/_6479_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    8.17 v core/_8462_/D (sky130_fd_sc_hd__dfxtp_1)
           8.17   data arrival time

  11.00   11.00   clock core_clk (rise edge)
   0.00   11.00   clock network delay (ideal)
  -0.10   10.90   clock uncertainty
   0.00   10.90   clock reconvergence pessimism
          10.90 ^ core/_8462_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.54   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -8.17   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


