Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 21 15:57:09 2022
| Host         : tanish-HP-ENVY-Laptop-13-ba1xxx running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design2_timing_summary_routed.rpt -pb design2_timing_summary_routed.pb -rpx design2_timing_summary_routed.rpx -warn_on_violation
| Design       : design2
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.372        0.000                      0                  101        0.198        0.000                      0                  101        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.372        0.000                      0                  101        0.198        0.000                      0                  101        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.228ns (29.595%)  route 2.921ns (70.405%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.822     8.729    clk_count[13]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.320    14.320    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  clk_count_reg[13]/C
                         clock pessimism              0.240    14.560    
                         clock uncertainty           -0.035    14.525    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.423    14.102    clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.228ns (30.389%)  route 2.813ns (69.611%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.714     8.621    clk_count[13]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[10]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.228ns (30.389%)  route 2.813ns (69.611%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.714     8.621    clk_count[13]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[11]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.228ns (30.389%)  route 2.813ns (69.611%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.714     8.621    clk_count[13]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[12]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.228ns (30.389%)  route 2.813ns (69.611%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.714     8.621    clk_count[13]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  clk_count_reg[9]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.228ns (31.254%)  route 2.701ns (68.746%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.602     8.509    clk_count[13]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[5]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y27         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.228ns (31.254%)  route 2.701ns (68.746%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.602     8.509    clk_count[13]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[6]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y27         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.228ns (31.254%)  route 2.701ns (68.746%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.602     8.509    clk_count[13]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[7]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y27         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.228ns (31.254%)  route 2.701ns (68.746%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.602     8.509    clk_count[13]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.318    14.318    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  clk_count_reg[8]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X60Y27         FDRE (Setup_fdre_C_R)       -0.423    14.100    clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.228ns (31.590%)  route 2.659ns (68.410%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.421     4.580    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  clk_count_reg[4]/Q
                         net (fo=4, routed)           0.455     5.468    clk_count_reg_n_0_[4]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.105     5.573 r  FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.260     5.834    FSM_sequential_state[1]_i_5_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.314 f  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           0.906     7.220    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.325 f  clk_count[13]_i_4/O
                         net (fo=2, routed)           0.477     7.802    clk_count[13]_i_4_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.907 r  clk_count[13]_i_1/O
                         net (fo=13, routed)          0.560     8.467    clk_count[13]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.316    14.316    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  clk_count_reg[1]/C
                         clock pessimism              0.264    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.423    14.122    clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.122    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  5.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.444%)  route 0.129ns (40.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  bit_index_reg[0]/Q
                         net (fo=8, routed)           0.129     1.739    bit_index_reg_n_0_[0]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.048     1.787 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    bit_index[2]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  bit_index_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.107     1.589    bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_A_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.435%)  route 0.117ns (38.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  byteToDisplay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  byteToDisplay_reg[7]/Q
                         net (fo=2, routed)           0.117     1.727    Multi_display/digit_A_reg_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.772 r  Multi_display/digit_A/O
                         net (fo=1, routed)           0.000     1.772    Multi_display/digit_A_n_0
    SLICE_X63Y28         FDSE                                         r  Multi_display/digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    Multi_display/clk_IBUF_BUFG
    SLICE_X63Y28         FDSE                                         r  Multi_display/digit_A_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y28         FDSE (Hold_fdse_C_D)         0.091     1.573    Multi_display/digit_A_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.057%)  route 0.129ns (40.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  bit_index_reg[0]/Q
                         net (fo=8, routed)           0.129     1.739    bit_index_reg_n_0_[0]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.784 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    bit_index[1]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  bit_index_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.091     1.573    bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.824%)  route 0.124ns (37.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  byteToDisplay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  byteToDisplay_reg[5]/Q
                         net (fo=2, routed)           0.124     1.757    byteToDisplay_reg_n_0_[5]
    SLICE_X64Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  byteToDisplay[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    byteToDisplay[5]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  byteToDisplay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  byteToDisplay_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.121     1.590    byteToDisplay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.725%)  route 0.147ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  byteToDisplay_reg[6]/Q
                         net (fo=2, routed)           0.147     1.779    byteToDisplay_reg_n_0_[6]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  byteToDisplay[6]_i_1/O
                         net (fo=1, routed)           0.000     1.824    byteToDisplay[6]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.121     1.589    byteToDisplay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_D_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.402%)  route 0.137ns (39.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  byteToDisplay_reg[0]/Q
                         net (fo=2, routed)           0.137     1.769    Multi_display/digit_D_reg_1
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  Multi_display/digit_D/O
                         net (fo=1, routed)           0.000     1.814    Multi_display/digit_D_n_0
    SLICE_X63Y28         FDSE                                         r  Multi_display/digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    Multi_display/clk_IBUF_BUFG
    SLICE_X63Y28         FDSE                                         r  Multi_display/digit_D_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y28         FDSE (Hold_fdse_C_D)         0.092     1.574    Multi_display/digit_D_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.710%)  route 0.160ns (43.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  byteToDisplay_reg[2]/Q
                         net (fo=2, routed)           0.160     1.792    byteToDisplay_reg_n_0_[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  byteToDisplay[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    byteToDisplay[2]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.121     1.589    byteToDisplay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_B_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.086%)  route 0.145ns (40.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  byteToDisplay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  byteToDisplay_reg[2]/Q
                         net (fo=2, routed)           0.145     1.777    Multi_display/digit_B_reg_1
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  Multi_display/digit_B/O
                         net (fo=1, routed)           0.000     1.822    Multi_display/digit_B_n_0
    SLICE_X65Y28         FDSE                                         r  Multi_display/digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    Multi_display/clk_IBUF_BUFG
    SLICE_X65Y28         FDSE                                         r  Multi_display/digit_B_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X65Y28         FDSE (Hold_fdse_C_D)         0.092     1.573    Multi_display/digit_B_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.584     1.467    Multi_display/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  Multi_display/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Multi_display/counter_reg[31]/Q
                         net (fo=4, routed)           0.115     1.724    Multi_display/counter_reg[31]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  Multi_display/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    Multi_display/counter_reg[28]_i_1_n_4
    SLICE_X61Y27         FDRE                                         r  Multi_display/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     1.978    Multi_display/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  Multi_display/counter_reg[31]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    Multi_display/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.584     1.467    Multi_display/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Multi_display/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Multi_display/counter_reg[7]/Q
                         net (fo=4, routed)           0.118     1.726    Multi_display/counter_reg[7]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  Multi_display/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    Multi_display/counter_reg[4]_i_1_n_4
    SLICE_X61Y21         FDRE                                         r  Multi_display/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.852     1.979    Multi_display/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Multi_display/counter_reg[7]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    Multi_display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   Multi_display/counter_new_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   Multi_display/counter_new_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   Multi_display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Multi_display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Multi_display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Multi_display/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Multi_display/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Multi_display/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Multi_display/counter_new_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Multi_display/counter_new_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Multi_display/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Multi_display/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Multi_display/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Multi_display/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Multi_display/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Multi_display/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Multi_display/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Multi_display/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Multi_display/counter_new_reg[0]/C



