##################################################
##
## Synthesis Project File for Synplify Pro
##   Generated by FICE(FMake) ver 1.7.818-trunk
##   time : 2012-01-17 17:42:08 +0900
##
##################################################


#project files
add_file -verilog "./tp/1767_ff.v"
add_file -verilog "./tp/1767_ff2.v"
add_file -verilog "./1734_001_ICE.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/break.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/DFlashEmu1.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/status.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/coverage.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/mask.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/ememaltrom.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/test.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/host_interface.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/orbus-SS3rd.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/iirl78timerv1.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/bforebreak.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/ememram-SS3rd.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/ice_other.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/pseudoemu.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/iirl78timetagv1.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/ememrom-SS3rd.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/ice_top_SS3rd.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/resetctl.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/tracev1.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/clockctl.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/eventv1.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/idversion.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/emem-SS3rd.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_1_3/failsafev1.v"
add_file -verilog "/home/product/div-micom-ice/data/proj/RL78/Common/ReplaceMacro/tags/1.1.7/MF3_Prim.v"

#implementation: "1_Synthesis"
impl -add 1_Synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 10
set_option -num_startend_points 10
set_option -project_relative_includes 1

#device options
set_option -technology Virtex5
set_option -part XC5VLX110
set_option -package FF1153
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "TOP"

# mapper_options
set_option -frequency 1.00
set_option -write_verilog 1
set_option -write_vhdl 0

# Xilinx Virtex2
set_option -run_prop_extract 1
set_option -maxfan 500
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 1
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 0

# Xilinx Virtex5
set_option -enable_prepacking 1

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 0

#VIF options
set_option -write_vif 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./1_Synthesis/TOP.edf"
impl -active "1_Synthesis"

