06-07-23 10:57:18 - Voltage 1.2 - INFO   QC TESTS
06-07-23 10:57:18 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 10:57:18 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 10:57:20 - Voltage 1.2 - INFO   

06-07-23 10:57:20 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 10:57:20 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 10:57:20 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 10:57:24 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 10:57:24 - Voltage 1.2 - INFO   

06-07-23 10:57:24 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 10:57:26 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 10:57:26 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 10:57:26 - Voltage 1.2 - INFO   Testing track modes
06-07-23 10:57:48 - Voltage 1.2 - INFO   

06-07-23 10:57:48 - Voltage 1.2 - INFO   Finalized test
06-07-23 10:57:48 - Voltage 1.2 - INFO   QC TESTS
06-07-23 10:57:48 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 10:57:48 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 10:57:50 - Voltage 1.2 - INFO   

06-07-23 10:57:50 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 10:57:50 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 10:57:51 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 10:57:54 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 10:57:54 - Voltage 1.2 - INFO   

06-07-23 10:57:55 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 10:57:56 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 10:57:56 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 10:57:56 - Voltage 1.2 - INFO   Testing track modes
06-07-23 10:58:18 - Voltage 1.2 - INFO   

06-07-23 10:58:18 - Voltage 1.2 - INFO   Finalized test
06-07-23 10:58:18 - Voltage 1.2 - INFO   QC TESTS
06-07-23 10:58:18 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 10:58:18 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 10:58:21 - Voltage 1.2 - INFO   

06-07-23 10:58:21 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 10:58:21 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 10:58:21 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 10:58:25 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 10:58:25 - Voltage 1.2 - INFO   

06-07-23 10:58:25 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 10:58:27 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 10:58:27 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 10:58:27 - Voltage 1.2 - INFO   Testing track modes
06-07-23 10:58:49 - Voltage 1.2 - INFO   

06-07-23 10:58:49 - Voltage 1.2 - INFO   Finalized test
06-07-23 10:58:49 - Voltage 1.2 - INFO   QC TESTS
06-07-23 10:58:49 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 10:58:49 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 10:58:51 - Voltage 1.2 - INFO   

06-07-23 10:58:51 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 10:58:51 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 10:58:52 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 10:58:55 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 10:58:55 - Voltage 1.2 - INFO   

06-07-23 10:58:56 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 10:58:57 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 10:58:57 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 10:58:57 - Voltage 1.2 - INFO   Testing track modes
06-07-23 10:59:20 - Voltage 1.2 - INFO   

06-07-23 10:59:20 - Voltage 1.2 - INFO   Finalized test
06-07-23 10:59:20 - Voltage 1.2 - INFO   QC TESTS
06-07-23 10:59:20 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 10:59:20 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 10:59:22 - Voltage 1.2 - INFO   

06-07-23 10:59:22 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 10:59:22 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 10:59:22 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 10:59:26 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 10:59:26 - Voltage 1.2 - INFO   

06-07-23 10:59:26 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 10:59:28 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 10:59:28 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 10:59:28 - Voltage 1.2 - INFO   Testing track modes
06-07-23 10:59:50 - Voltage 1.2 - INFO   

06-07-23 10:59:50 - Voltage 1.2 - INFO   Finalized test
06-07-23 10:59:50 - Voltage 1.2 - INFO   QC TESTS
06-07-23 10:59:50 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 10:59:50 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 10:59:52 - Voltage 1.2 - INFO   

06-07-23 10:59:52 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 10:59:53 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 10:59:53 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 10:59:56 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 10:59:56 - Voltage 1.2 - INFO   

06-07-23 10:59:57 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 10:59:59 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 10:59:59 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 10:59:59 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:00:21 - Voltage 1.2 - INFO   

06-07-23 11:00:21 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:00:21 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:00:21 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:00:21 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:00:23 - Voltage 1.2 - INFO   

06-07-23 11:00:23 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:00:23 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:00:23 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:00:27 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:00:27 - Voltage 1.2 - INFO   

06-07-23 11:00:28 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:00:29 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:00:29 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:00:29 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:00:51 - Voltage 1.2 - INFO   

06-07-23 11:00:51 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:00:51 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:00:51 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:00:51 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:00:54 - Voltage 1.2 - INFO   

06-07-23 11:00:54 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:00:54 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:00:54 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:00:57 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:00:57 - Voltage 1.2 - INFO   

06-07-23 11:00:58 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:01:00 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:01:00 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:01:00 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:01:22 - Voltage 1.2 - INFO   

06-07-23 11:01:22 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:01:22 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:01:22 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:01:22 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:01:24 - Voltage 1.2 - INFO   

06-07-23 11:01:24 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:01:24 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:01:24 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:01:28 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:01:28 - Voltage 1.2 - INFO   

06-07-23 11:01:29 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:01:30 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:01:30 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:01:30 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:01:52 - Voltage 1.2 - INFO   

06-07-23 11:01:52 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:01:52 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:01:52 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:01:52 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:01:55 - Voltage 1.2 - INFO   

06-07-23 11:01:55 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:01:55 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:01:55 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:01:58 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:01:58 - Voltage 1.2 - INFO   

06-07-23 11:01:59 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:02:01 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:02:01 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:02:01 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:02:23 - Voltage 1.2 - INFO   

06-07-23 11:02:23 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:02:23 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:02:23 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:02:23 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:02:25 - Voltage 1.2 - INFO   

06-07-23 11:02:25 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:02:26 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:02:26 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:02:29 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 11:02:29 - Voltage 1.2 - INFO   

06-07-23 11:02:30 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 11:02:32 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:02:32 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:02:32 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:02:54 - Voltage 1.2 - INFO   

06-07-23 11:02:54 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:02:54 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:02:54 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:02:54 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:02:56 - Voltage 1.2 - INFO   

06-07-23 11:02:56 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:02:56 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:02:56 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:03:00 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 11:03:00 - Voltage 1.2 - INFO   

06-07-23 11:03:01 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 11:03:02 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:03:02 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:03:02 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:03:24 - Voltage 1.2 - INFO   

06-07-23 11:03:24 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:03:24 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:03:24 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:03:24 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:03:27 - Voltage 1.2 - INFO   

06-07-23 11:03:27 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:03:27 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:03:27 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:03:31 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 11:03:31 - Voltage 1.2 - INFO   

06-07-23 11:03:31 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 11:03:33 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:03:33 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:03:33 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:03:55 - Voltage 1.2 - INFO   

06-07-23 11:03:55 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:03:55 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:03:55 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:03:55 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:03:57 - Voltage 1.2 - INFO   

06-07-23 11:03:57 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:03:57 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:03:57 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:04:01 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:04:01 - Voltage 1.2 - INFO   

06-07-23 11:04:02 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:04:03 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:04:03 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:04:03 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:04:25 - Voltage 1.2 - INFO   

06-07-23 11:04:25 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:04:25 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:04:25 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:04:25 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:04:28 - Voltage 1.2 - INFO   

06-07-23 11:04:28 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:04:28 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:04:28 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:04:32 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:04:32 - Voltage 1.2 - INFO   

06-07-23 11:04:32 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:04:34 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:04:34 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:04:34 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:04:56 - Voltage 1.2 - INFO   

06-07-23 11:04:56 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:04:56 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:04:56 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:04:56 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:04:58 - Voltage 1.2 - INFO   

06-07-23 11:04:58 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:04:58 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:04:58 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:05:02 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:05:02 - Voltage 1.2 - INFO   

06-07-23 11:05:03 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:05:04 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:05:04 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:05:04 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:05:26 - Voltage 1.2 - INFO   

06-07-23 11:05:26 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:05:26 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:05:26 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:05:26 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:05:29 - Voltage 1.2 - INFO   

06-07-23 11:05:29 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:05:29 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:05:29 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:05:33 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:05:33 - Voltage 1.2 - INFO   

06-07-23 11:05:33 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:05:35 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:05:35 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:05:35 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:05:57 - Voltage 1.2 - INFO   

06-07-23 11:05:57 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:05:57 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:05:57 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:05:57 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:05:59 - Voltage 1.2 - INFO   

06-07-23 11:05:59 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:05:59 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:05:59 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:06:03 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:06:03 - Voltage 1.2 - INFO   

06-07-23 11:06:04 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:06:05 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:06:05 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:06:05 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:06:27 - Voltage 1.2 - INFO   

06-07-23 11:06:27 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:06:27 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:06:27 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:06:27 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:06:30 - Voltage 1.2 - INFO   

06-07-23 11:06:30 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:06:30 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:06:30 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:06:34 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:06:34 - Voltage 1.2 - INFO   

06-07-23 11:06:34 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:06:36 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:06:36 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:06:36 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:06:58 - Voltage 1.2 - INFO   

06-07-23 11:06:58 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:06:58 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:06:58 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:06:58 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:07:00 - Voltage 1.2 - INFO   

06-07-23 11:07:00 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:07:00 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:07:00 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:07:04 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:07:04 - Voltage 1.2 - INFO   

06-07-23 11:07:05 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:07:06 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:07:06 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:07:06 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:07:28 - Voltage 1.2 - INFO   

06-07-23 11:07:28 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:07:29 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:07:29 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:07:29 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:07:31 - Voltage 1.2 - INFO   

06-07-23 11:07:31 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:07:31 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:07:31 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:07:35 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 11:07:35 - Voltage 1.2 - INFO   

06-07-23 11:07:36 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 11:07:37 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:07:37 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:07:37 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:07:59 - Voltage 1.2 - INFO   

06-07-23 11:07:59 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:07:59 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:07:59 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:07:59 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:08:02 - Voltage 1.2 - INFO   

06-07-23 11:08:02 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:08:02 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:08:02 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:08:06 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  5  6  5  7  5  6  6  6]
06-07-23 11:08:06 - Voltage 1.2 - INFO   

06-07-23 11:08:06 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,5,6,5,7,5,6,6,6
06-07-23 11:08:08 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:08:08 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:08:08 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:08:30 - Voltage 1.2 - INFO   

06-07-23 11:08:30 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:08:30 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:08:30 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:08:30 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:08:32 - Voltage 1.2 - INFO   

06-07-23 11:08:32 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:08:32 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:08:33 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:08:36 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 7]
06-07-23 11:08:36 - Voltage 1.2 - INFO   

06-07-23 11:08:37 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,7
06-07-23 11:08:38 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:08:38 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:08:38 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:09:01 - Voltage 1.2 - INFO   

06-07-23 11:09:01 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:09:01 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:09:01 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:09:01 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:09:03 - Voltage 1.2 - INFO   

06-07-23 11:09:03 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:09:03 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:09:03 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:09:07 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  5  6  5  7  5  6  6  7]
06-07-23 11:09:07 - Voltage 1.2 - INFO   

06-07-23 11:09:07 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,5,6,5,7,5,6,6,7
06-07-23 11:09:09 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:09:09 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:09:09 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:09:31 - Voltage 1.2 - INFO   

06-07-23 11:09:31 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:09:31 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:09:31 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:09:31 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:09:33 - Voltage 1.2 - INFO   

06-07-23 11:09:33 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:09:33 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:09:34 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:09:37 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  6]
06-07-23 11:09:37 - Voltage 1.2 - INFO   

06-07-23 11:09:38 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,6
06-07-23 11:09:40 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:09:40 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:09:40 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:10:02 - Voltage 1.2 - INFO   

06-07-23 11:10:02 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:10:02 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:10:02 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:10:02 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:10:04 - Voltage 1.2 - INFO   

06-07-23 11:10:04 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:10:04 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:10:04 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:10:08 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  6]
06-07-23 11:10:08 - Voltage 1.2 - INFO   

06-07-23 11:10:09 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,6
06-07-23 11:10:10 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:10:10 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:10:10 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:10:32 - Voltage 1.2 - INFO   

06-07-23 11:10:32 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:10:32 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:10:32 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:10:32 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:10:34 - Voltage 1.2 - INFO   

06-07-23 11:10:34 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:10:35 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:10:35 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:10:38 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 11:10:38 - Voltage 1.2 - INFO   

06-07-23 11:10:39 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 11:10:41 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:10:41 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:10:41 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:11:03 - Voltage 1.2 - INFO   

06-07-23 11:11:03 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:11:03 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:11:03 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:11:03 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:11:05 - Voltage 1.2 - INFO   

06-07-23 11:11:05 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:11:05 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:11:05 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:11:09 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 6 6 6 5 7 5 6 6 6]
06-07-23 11:11:09 - Voltage 1.2 - INFO   

06-07-23 11:11:10 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,6,6,6,5,7,5,6,6,6
06-07-23 11:11:11 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:11:11 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:11:11 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:11:33 - Voltage 1.2 - INFO   

06-07-23 11:11:33 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:11:33 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:11:33 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:11:33 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:11:35 - Voltage 1.2 - INFO   

06-07-23 11:11:35 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:11:36 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:11:36 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:11:39 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  6  6  6  5  7  5  6  6  7]
06-07-23 11:11:39 - Voltage 1.2 - INFO   

06-07-23 11:11:40 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,6,6,6,5,7,5,6,6,7
06-07-23 11:11:42 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:11:42 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:11:42 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:12:04 - Voltage 1.2 - INFO   

06-07-23 11:12:04 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:12:04 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:12:04 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run1, Board: 999.
06-07-23 11:12:04 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:12:06 - Voltage 1.2 - INFO   

06-07-23 11:12:06 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:12:06 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:12:06 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:12:10 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 11:12:10 - Voltage 1.2 - INFO   

06-07-23 11:12:11 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 11:12:12 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:12:12 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:12:12 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:12:34 - Voltage 1.2 - INFO   

06-07-23 11:12:34 - Voltage 1.2 - INFO   Finalized test
