// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _acc_HH_
#define _acc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "readCalcData.h"
#include "GapJunctionIP_fadvdy.h"
#include "GapJunctionIP_fmusc4.h"
#include "GapJunctionIP_mulwdI.h"

namespace ap_rtl {

struct acc : public sc_module {
    // Port declarations 82
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<27> > simConfig_rowsToSimulate_V_dout;
    sc_in< sc_logic > simConfig_rowsToSimulate_V_empty_n;
    sc_out< sc_logic > simConfig_rowsToSimulate_V_read;
    sc_in< sc_lv<27> > simConfig_BLOCK_NUMBERS_V_dout;
    sc_in< sc_logic > simConfig_BLOCK_NUMBERS_V_empty_n;
    sc_out< sc_logic > simConfig_BLOCK_NUMBERS_V_read;
    sc_out< sc_lv<27> > simConfig_rowsToSimulate_V_out_din;
    sc_in< sc_logic > simConfig_rowsToSimulate_V_out_full_n;
    sc_out< sc_logic > simConfig_rowsToSimulate_V_out_write;
    sc_out< sc_lv<27> > simConfig_BLOCK_NUMBERS_V_out_din;
    sc_in< sc_logic > simConfig_BLOCK_NUMBERS_V_out_full_n;
    sc_out< sc_logic > simConfig_BLOCK_NUMBERS_V_out_write;
    sc_in< sc_lv<32> > F_V_data_0_dout;
    sc_in< sc_logic > F_V_data_0_empty_n;
    sc_out< sc_logic > F_V_data_0_read;
    sc_in< sc_lv<32> > F_V_data_1_dout;
    sc_in< sc_logic > F_V_data_1_empty_n;
    sc_out< sc_logic > F_V_data_1_read;
    sc_in< sc_lv<32> > F_V_data_2_dout;
    sc_in< sc_logic > F_V_data_2_empty_n;
    sc_out< sc_logic > F_V_data_2_read;
    sc_in< sc_lv<32> > F_V_data_3_dout;
    sc_in< sc_logic > F_V_data_3_empty_n;
    sc_out< sc_logic > F_V_data_3_read;
    sc_in< sc_lv<32> > V_V_data_0_dout;
    sc_in< sc_logic > V_V_data_0_empty_n;
    sc_out< sc_logic > V_V_data_0_read;
    sc_in< sc_lv<32> > V_V_data_1_dout;
    sc_in< sc_logic > V_V_data_1_empty_n;
    sc_out< sc_logic > V_V_data_1_read;
    sc_in< sc_lv<32> > V_V_data_2_dout;
    sc_in< sc_logic > V_V_data_2_empty_n;
    sc_out< sc_logic > V_V_data_2_read;
    sc_in< sc_lv<32> > V_V_data_3_dout;
    sc_in< sc_logic > V_V_data_3_empty_n;
    sc_out< sc_logic > V_V_data_3_read;
    sc_in< sc_lv<32> > C_data_V_data_0_dout;
    sc_in< sc_logic > C_data_V_data_0_empty_n;
    sc_out< sc_logic > C_data_V_data_0_read;
    sc_in< sc_lv<32> > C_data_V_data_1_dout;
    sc_in< sc_logic > C_data_V_data_1_empty_n;
    sc_out< sc_logic > C_data_V_data_1_read;
    sc_in< sc_lv<32> > C_data_V_data_2_dout;
    sc_in< sc_logic > C_data_V_data_2_empty_n;
    sc_out< sc_logic > C_data_V_data_2_read;
    sc_in< sc_lv<32> > C_data_V_data_3_dout;
    sc_in< sc_logic > C_data_V_data_3_empty_n;
    sc_out< sc_logic > C_data_V_data_3_read;
    sc_out< sc_lv<32> > F_acc_V_data_0_din;
    sc_in< sc_logic > F_acc_V_data_0_full_n;
    sc_out< sc_logic > F_acc_V_data_0_write;
    sc_out< sc_lv<32> > F_acc_V_data_1_din;
    sc_in< sc_logic > F_acc_V_data_1_full_n;
    sc_out< sc_logic > F_acc_V_data_1_write;
    sc_out< sc_lv<32> > F_acc_V_data_2_din;
    sc_in< sc_logic > F_acc_V_data_2_full_n;
    sc_out< sc_logic > F_acc_V_data_2_write;
    sc_out< sc_lv<32> > F_acc_V_data_3_din;
    sc_in< sc_logic > F_acc_V_data_3_full_n;
    sc_out< sc_logic > F_acc_V_data_3_write;
    sc_out< sc_lv<32> > V_acc_V_data_0_din;
    sc_in< sc_logic > V_acc_V_data_0_full_n;
    sc_out< sc_logic > V_acc_V_data_0_write;
    sc_out< sc_lv<32> > V_acc_V_data_1_din;
    sc_in< sc_logic > V_acc_V_data_1_full_n;
    sc_out< sc_logic > V_acc_V_data_1_write;
    sc_out< sc_lv<32> > V_acc_V_data_2_din;
    sc_in< sc_logic > V_acc_V_data_2_full_n;
    sc_out< sc_logic > V_acc_V_data_2_write;
    sc_out< sc_lv<32> > V_acc_V_data_3_din;
    sc_in< sc_logic > V_acc_V_data_3_full_n;
    sc_out< sc_logic > V_acc_V_data_3_write;


    // Module declarations
    acc(sc_module_name name);
    SC_HAS_PROCESS(acc);

    ~acc();

    sc_trace_file* mVcdFile;

    readCalcData* grp_readCalcData_fu_179;
    GapJunctionIP_fadvdy<1,8,32,32,32>* GapJunctionIP_fadvdy_U156;
    GapJunctionIP_fadvdy<1,8,32,32,32>* GapJunctionIP_fadvdy_U157;
    GapJunctionIP_fadvdy<1,8,32,32,32>* GapJunctionIP_fadvdy_U158;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_x_U159;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_x_U160;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_x_U161;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_x_U162;
    GapJunctionIP_mulwdI<1,7,27,27,54>* GapJunctionIP_mulwdI_U163;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > real_start_status_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > start_control_reg;
    sc_signal< sc_logic > simConfig_rowsToSimulate_V_blk_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMBERS_V_blk_n;
    sc_signal< sc_logic > simConfig_rowsToSimulate_V_out_blk_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMBERS_V_out_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_0_blk_n;
    sc_signal< sc_logic > F_V_data_0_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_315;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_1_blk_n;
    sc_signal< sc_logic > F_V_data_1_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_2_blk_n;
    sc_signal< sc_logic > F_V_data_2_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_3_blk_n;
    sc_signal< sc_logic > F_V_data_3_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_0_blk_n;
    sc_signal< sc_logic > V_V_data_0_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_1_blk_n;
    sc_signal< sc_logic > V_V_data_1_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_2_blk_n;
    sc_signal< sc_logic > V_V_data_2_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_3_blk_n;
    sc_signal< sc_logic > V_V_data_3_blk_n;
    sc_signal< sc_logic > C_data_V_data_0_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > C_data_V_data_1_blk_n;
    sc_signal< sc_logic > C_data_V_data_2_blk_n;
    sc_signal< sc_logic > C_data_V_data_3_blk_n;
    sc_signal< sc_logic > F_acc_V_data_0_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315;
    sc_signal< sc_logic > F_acc_V_data_1_blk_n;
    sc_signal< sc_logic > F_acc_V_data_2_blk_n;
    sc_signal< sc_logic > F_acc_V_data_3_blk_n;
    sc_signal< sc_logic > V_acc_V_data_0_blk_n;
    sc_signal< sc_logic > V_acc_V_data_1_blk_n;
    sc_signal< sc_logic > V_acc_V_data_2_blk_n;
    sc_signal< sc_logic > V_acc_V_data_3_blk_n;
    sc_signal< sc_lv<54> > indvar_flatten_reg_168;
    sc_signal< bool > ap_condition_267;
    sc_signal< sc_lv<54> > grp_fu_283_p2;
    sc_signal< sc_lv<54> > bound_reg_310;
    sc_signal< sc_lv<1> > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_289_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315;
    sc_signal< sc_lv<54> > indvar_flatten_next_fu_294_p2;
    sc_signal< sc_lv<54> > indvar_flatten_next_reg_319;
    sc_signal< sc_lv<32> > F_vector_data_0_reg_324;
    sc_signal< sc_logic > C_data_V_data_00_status;
    sc_signal< bool > ap_condition_316;
    sc_signal< sc_lv<32> > F_vector_data_1_reg_329;
    sc_signal< sc_lv<32> > F_vector_data_2_reg_334;
    sc_signal< sc_lv<32> > F_vector_data_3_reg_339;
    sc_signal< sc_lv<32> > V_vector_data_0_reg_344;
    sc_signal< sc_lv<32> > V_vector_data_1_reg_349;
    sc_signal< sc_lv<32> > V_vector_data_2_reg_354;
    sc_signal< sc_lv<32> > V_vector_data_3_reg_359;
    sc_signal< sc_lv<32> > tmp_data_0_5_reg_364;
    sc_signal< sc_lv<32> > tmp_data_1_5_reg_369;
    sc_signal< sc_lv<32> > tmp_data_2_5_reg_374;
    sc_signal< sc_lv<32> > tmp_data_3_5_reg_379;
    sc_signal< sc_lv<32> > F_vector_data_0_1_reg_384;
    sc_signal< bool > ap_condition_312;
    sc_signal< sc_lv<32> > F_vector_data_1_1_reg_389;
    sc_signal< sc_lv<32> > F_vector_data_2_1_reg_394;
    sc_signal< sc_lv<32> > F_vector_data_3_1_reg_399;
    sc_signal< sc_lv<32> > V_vector_data_0_1_reg_404;
    sc_signal< sc_lv<32> > V_vector_data_1_1_reg_409;
    sc_signal< sc_lv<32> > V_vector_data_2_1_reg_414;
    sc_signal< sc_lv<32> > V_vector_data_3_1_reg_419;
    sc_signal< sc_lv<32> > tmp_data_0_6_reg_424;
    sc_signal< sc_lv<32> > tmp_data_1_6_reg_429;
    sc_signal< sc_lv<32> > tmp_data_2_6_reg_434;
    sc_signal< sc_lv<32> > tmp_data_3_6_reg_439;
    sc_signal< sc_lv<32> > F_vector_data_0_2_reg_444;
    sc_signal< sc_lv<32> > F_vector_data_1_2_reg_449;
    sc_signal< sc_lv<32> > F_vector_data_2_2_reg_454;
    sc_signal< sc_lv<32> > F_vector_data_3_2_reg_459;
    sc_signal< sc_lv<32> > V_vector_data_0_2_reg_464;
    sc_signal< sc_lv<32> > V_vector_data_1_2_reg_469;
    sc_signal< sc_lv<32> > V_vector_data_2_2_reg_474;
    sc_signal< sc_lv<32> > V_vector_data_3_2_reg_479;
    sc_signal< sc_lv<32> > F_vector_data_0_3_reg_484;
    sc_signal< sc_lv<32> > F_vector_data_1_3_reg_489;
    sc_signal< sc_lv<32> > F_vector_data_2_3_reg_494;
    sc_signal< sc_lv<32> > F_vector_data_3_3_reg_499;
    sc_signal< sc_lv<32> > V_vector_data_0_3_reg_504;
    sc_signal< sc_lv<32> > V_vector_data_1_3_reg_509;
    sc_signal< sc_lv<32> > V_vector_data_2_3_reg_514;
    sc_signal< sc_lv<32> > V_vector_data_3_3_reg_519;
    sc_signal< sc_lv<32> > grp_fu_211_p2;
    sc_signal< sc_lv<32> > tmp_i_i_i_reg_524;
    sc_signal< sc_logic > F_acc_V_data_01_status;
    sc_signal< sc_logic > V_acc_V_data_01_status;
    sc_signal< bool > ap_condition_392;
    sc_signal< sc_lv<32> > grp_fu_215_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i_i_reg_529;
    sc_signal< sc_lv<32> > grp_fu_219_p2;
    sc_signal< sc_lv<32> > tmp_2_i_i_i_reg_534;
    sc_signal< sc_lv<32> > grp_fu_223_p2;
    sc_signal< sc_lv<32> > tmp_3_i_i_i_reg_539;
    sc_signal< sc_lv<32> > tmp_data_0_7_reg_544;
    sc_signal< sc_lv<32> > tmp_data_1_7_reg_549;
    sc_signal< sc_lv<32> > tmp_data_2_7_reg_554;
    sc_signal< sc_lv<32> > tmp_data_3_7_reg_559;
    sc_signal< sc_lv<32> > tmp_i204_i_i_reg_564;
    sc_signal< sc_lv<32> > tmp_1_i205_i_i_reg_569;
    sc_signal< sc_lv<32> > tmp_2_i206_i_i_reg_574;
    sc_signal< sc_lv<32> > tmp_3_i207_i_i_reg_579;
    sc_signal< sc_lv<32> > tmp_data_0_8_reg_584;
    sc_signal< sc_lv<32> > tmp_data_1_8_reg_589;
    sc_signal< sc_lv<32> > tmp_data_2_8_reg_594;
    sc_signal< sc_lv<32> > tmp_data_3_8_reg_599;
    sc_signal< sc_lv<32> > tmp_i223_i_i_reg_604;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<32> > tmp_1_i224_i_i_reg_609;
    sc_signal< sc_lv<32> > tmp_2_i225_i_i_reg_614;
    sc_signal< sc_lv<32> > tmp_3_i226_i_i_reg_619;
    sc_signal< sc_lv<32> > tmp_i230_i_i_reg_624;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > tmp_1_i231_i_i_reg_629;
    sc_signal< sc_lv<32> > tmp_2_i232_i_i_reg_634;
    sc_signal< sc_lv<32> > tmp_3_i233_i_i_reg_639;
    sc_signal< sc_lv<32> > tmp_i249_i_i_reg_644;
    sc_signal< sc_lv<32> > tmp_1_i250_i_i_reg_649;
    sc_signal< sc_lv<32> > tmp_2_i251_i_i_reg_654;
    sc_signal< sc_lv<32> > tmp_3_i252_i_i_reg_659;
    sc_signal< sc_lv<32> > tmp_i256_i_i_reg_664;
    sc_signal< sc_lv<32> > tmp_1_i257_i_i_reg_669;
    sc_signal< sc_lv<32> > tmp_2_i258_i_i_reg_674;
    sc_signal< sc_lv<32> > tmp_3_i259_i_i_reg_679;
    sc_signal< sc_lv<32> > tmp_i275_i_i_reg_684;
    sc_signal< sc_lv<32> > tmp_1_i276_i_i_reg_689;
    sc_signal< sc_lv<32> > tmp_2_i277_i_i_reg_694;
    sc_signal< sc_lv<32> > tmp_3_i278_i_i_reg_699;
    sc_signal< sc_lv<32> > tmp_i282_i_i_reg_704;
    sc_signal< sc_lv<32> > tmp_1_i283_i_i_reg_709;
    sc_signal< sc_lv<32> > tmp_2_i284_i_i_reg_714;
    sc_signal< sc_lv<32> > tmp_3_i285_i_i_reg_719;
    sc_signal< sc_lv<32> > grp_fu_199_p2;
    sc_signal< sc_lv<32> > dataTemp1_reg_724;
    sc_signal< sc_lv<32> > grp_fu_203_p2;
    sc_signal< sc_lv<32> > dataTemp2_reg_729;
    sc_signal< sc_lv<32> > dataTemp1_1_reg_734;
    sc_signal< sc_lv<32> > dataTemp2_1_reg_739;
    sc_signal< sc_lv<32> > dataTemp1_2_reg_744;
    sc_signal< sc_lv<32> > dataTemp2_2_reg_749;
    sc_signal< sc_lv<32> > dataTemp1_3_reg_754;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > dataTemp2_3_reg_759;
    sc_signal< sc_lv<32> > dataTemp1_4_reg_764;
    sc_signal< sc_lv<32> > dataTemp2_4_reg_769;
    sc_signal< sc_lv<32> > dataTemp1_5_reg_774;
    sc_signal< sc_lv<32> > dataTemp2_5_reg_779;
    sc_signal< sc_lv<32> > dataTemp1_6_reg_784;
    sc_signal< sc_lv<32> > dataTemp2_6_reg_789;
    sc_signal< sc_lv<32> > dataTemp1_7_reg_794;
    sc_signal< sc_lv<32> > dataTemp2_7_reg_799;
    sc_signal< sc_lv<32> > grp_fu_207_p2;
    sc_signal< sc_lv<32> > tmp_data_0_reg_804;
    sc_signal< sc_lv<32> > tmp_data_0_4_reg_809;
    sc_signal< sc_lv<32> > tmp_data_1_reg_814;
    sc_signal< sc_lv<32> > tmp_data_1_4_reg_819;
    sc_signal< sc_lv<32> > tmp_data_2_reg_824;
    sc_signal< sc_lv<32> > tmp_data_2_4_reg_829;
    sc_signal< sc_lv<32> > tmp_data_3_reg_834;
    sc_signal< sc_lv<32> > tmp_data_3_4_reg_839;
    sc_signal< sc_logic > grp_readCalcData_fu_179_ap_start;
    sc_signal< sc_logic > grp_readCalcData_fu_179_ap_done;
    sc_signal< sc_logic > grp_readCalcData_fu_179_ap_idle;
    sc_signal< sc_logic > grp_readCalcData_fu_179_ap_ready;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_0_read;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_1_read;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_2_read;
    sc_signal< sc_logic > grp_readCalcData_fu_179_F_V_data_3_read;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_0_read;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_1_read;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_2_read;
    sc_signal< sc_logic > grp_readCalcData_fu_179_V_V_data_3_read;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_0;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_1;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_2;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_3;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_4;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_5;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_6;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_179_ap_return_7;
    sc_signal< sc_logic > grp_readCalcData_fu_179_ap_ce;
    sc_signal< sc_lv<54> > indvar_flatten_phi_fu_172_p4;
    sc_signal< sc_logic > ap_reg_grp_readCalcData_fu_179_ap_start;
    sc_signal< sc_logic > C_data_V_data_00_update;
    sc_signal< sc_logic > F_acc_V_data_01_update;
    sc_signal< sc_logic > V_acc_V_data_01_update;
    sc_signal< sc_lv<32> > grp_fu_199_p0;
    sc_signal< sc_lv<32> > grp_fu_199_p1;
    sc_signal< sc_lv<32> > grp_fu_203_p0;
    sc_signal< sc_lv<32> > grp_fu_203_p1;
    sc_signal< sc_lv<32> > grp_fu_207_p0;
    sc_signal< sc_lv<32> > grp_fu_207_p1;
    sc_signal< sc_lv<32> > grp_fu_211_p0;
    sc_signal< sc_lv<32> > grp_fu_211_p1;
    sc_signal< sc_lv<32> > grp_fu_215_p0;
    sc_signal< sc_lv<32> > grp_fu_215_p1;
    sc_signal< sc_lv<32> > grp_fu_219_p0;
    sc_signal< sc_lv<32> > grp_fu_219_p1;
    sc_signal< sc_lv<32> > grp_fu_223_p0;
    sc_signal< sc_lv<32> > grp_fu_223_p1;
    sc_signal< sc_lv<27> > grp_fu_283_p0;
    sc_signal< sc_lv<27> > grp_fu_283_p1;
    sc_signal< sc_logic > grp_fu_199_ce;
    sc_signal< sc_logic > grp_fu_203_ce;
    sc_signal< sc_logic > grp_fu_207_ce;
    sc_signal< sc_logic > grp_fu_211_ce;
    sc_signal< sc_logic > grp_fu_215_ce;
    sc_signal< sc_logic > grp_fu_219_ce;
    sc_signal< sc_logic > grp_fu_223_ce;
    sc_signal< sc_logic > grp_fu_283_ce;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > ap_CS_fsm_state38;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< sc_lv<54> > grp_fu_283_p00;
    sc_signal< sc_lv<54> > grp_fu_283_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_pp0_stage1;
    static const sc_lv<16> ap_ST_fsm_pp0_stage2;
    static const sc_lv<16> ap_ST_fsm_pp0_stage3;
    static const sc_lv<16> ap_ST_fsm_pp0_stage4;
    static const sc_lv<16> ap_ST_fsm_pp0_stage5;
    static const sc_lv<16> ap_ST_fsm_pp0_stage6;
    static const sc_lv<16> ap_ST_fsm_pp0_stage7;
    static const sc_lv<16> ap_ST_fsm_state38;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<54> ap_const_lv54_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_C_data_V_data_00_status();
    void thread_C_data_V_data_00_update();
    void thread_C_data_V_data_0_blk_n();
    void thread_C_data_V_data_0_read();
    void thread_C_data_V_data_1_blk_n();
    void thread_C_data_V_data_1_read();
    void thread_C_data_V_data_2_blk_n();
    void thread_C_data_V_data_2_read();
    void thread_C_data_V_data_3_blk_n();
    void thread_C_data_V_data_3_read();
    void thread_F_V_data_0_blk_n();
    void thread_F_V_data_0_read();
    void thread_F_V_data_1_blk_n();
    void thread_F_V_data_1_read();
    void thread_F_V_data_2_blk_n();
    void thread_F_V_data_2_read();
    void thread_F_V_data_3_blk_n();
    void thread_F_V_data_3_read();
    void thread_F_acc_V_data_01_status();
    void thread_F_acc_V_data_01_update();
    void thread_F_acc_V_data_0_blk_n();
    void thread_F_acc_V_data_0_din();
    void thread_F_acc_V_data_0_write();
    void thread_F_acc_V_data_1_blk_n();
    void thread_F_acc_V_data_1_din();
    void thread_F_acc_V_data_1_write();
    void thread_F_acc_V_data_2_blk_n();
    void thread_F_acc_V_data_2_din();
    void thread_F_acc_V_data_2_write();
    void thread_F_acc_V_data_3_blk_n();
    void thread_F_acc_V_data_3_din();
    void thread_F_acc_V_data_3_write();
    void thread_V_V_data_0_blk_n();
    void thread_V_V_data_0_read();
    void thread_V_V_data_1_blk_n();
    void thread_V_V_data_1_read();
    void thread_V_V_data_2_blk_n();
    void thread_V_V_data_2_read();
    void thread_V_V_data_3_blk_n();
    void thread_V_V_data_3_read();
    void thread_V_acc_V_data_01_status();
    void thread_V_acc_V_data_01_update();
    void thread_V_acc_V_data_0_blk_n();
    void thread_V_acc_V_data_0_din();
    void thread_V_acc_V_data_0_write();
    void thread_V_acc_V_data_1_blk_n();
    void thread_V_acc_V_data_1_din();
    void thread_V_acc_V_data_1_write();
    void thread_V_acc_V_data_2_blk_n();
    void thread_V_acc_V_data_2_din();
    void thread_V_acc_V_data_2_write();
    void thread_V_acc_V_data_3_blk_n();
    void thread_V_acc_V_data_3_din();
    void thread_V_acc_V_data_3_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_condition_267();
    void thread_ap_condition_312();
    void thread_ap_condition_316();
    void thread_ap_condition_392();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_289_p2();
    void thread_grp_fu_199_ce();
    void thread_grp_fu_199_p0();
    void thread_grp_fu_199_p1();
    void thread_grp_fu_203_ce();
    void thread_grp_fu_203_p0();
    void thread_grp_fu_203_p1();
    void thread_grp_fu_207_ce();
    void thread_grp_fu_207_p0();
    void thread_grp_fu_207_p1();
    void thread_grp_fu_211_ce();
    void thread_grp_fu_211_p0();
    void thread_grp_fu_211_p1();
    void thread_grp_fu_215_ce();
    void thread_grp_fu_215_p0();
    void thread_grp_fu_215_p1();
    void thread_grp_fu_219_ce();
    void thread_grp_fu_219_p0();
    void thread_grp_fu_219_p1();
    void thread_grp_fu_223_ce();
    void thread_grp_fu_223_p0();
    void thread_grp_fu_223_p1();
    void thread_grp_fu_283_ce();
    void thread_grp_fu_283_p0();
    void thread_grp_fu_283_p00();
    void thread_grp_fu_283_p1();
    void thread_grp_fu_283_p10();
    void thread_grp_readCalcData_fu_179_ap_ce();
    void thread_grp_readCalcData_fu_179_ap_start();
    void thread_indvar_flatten_next_fu_294_p2();
    void thread_indvar_flatten_phi_fu_172_p4();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_simConfig_BLOCK_NUMBERS_V_blk_n();
    void thread_simConfig_BLOCK_NUMBERS_V_out_blk_n();
    void thread_simConfig_BLOCK_NUMBERS_V_out_din();
    void thread_simConfig_BLOCK_NUMBERS_V_out_write();
    void thread_simConfig_BLOCK_NUMBERS_V_read();
    void thread_simConfig_rowsToSimulate_V_blk_n();
    void thread_simConfig_rowsToSimulate_V_out_blk_n();
    void thread_simConfig_rowsToSimulate_V_out_din();
    void thread_simConfig_rowsToSimulate_V_out_write();
    void thread_simConfig_rowsToSimulate_V_read();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
