
Arduino.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000120  00800200  00001ecc  00001f60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ecc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000005d  00800320  00800320  00002080  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002080  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000370  00000000  00000000  000020dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003136  00000000  00000000  0000244c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001573  00000000  00000000  00005582  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001c11  00000000  00000000  00006af5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000818  00000000  00000000  00008708  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a02  00000000  00000000  00008f20  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001b02  00000000  00000000  00009922  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000308  00000000  00000000  0000b424  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	41 c1       	rjmp	.+642    	; 0x290 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	44 c5       	rjmp	.+2696   	; 0xac6 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	5e c7       	rjmp	.+3772   	; 0xf5a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	c8 07       	cpc	r28, r24
      e6:	1a 08       	sbc	r1, r10
      e8:	1a 08       	sbc	r1, r10
      ea:	1a 08       	sbc	r1, r10
      ec:	1a 08       	sbc	r1, r10
      ee:	1a 08       	sbc	r1, r10
      f0:	1a 08       	sbc	r1, r10
      f2:	1a 08       	sbc	r1, r10
      f4:	c8 07       	cpc	r28, r24
      f6:	1a 08       	sbc	r1, r10
      f8:	1a 08       	sbc	r1, r10
      fa:	1a 08       	sbc	r1, r10
      fc:	1a 08       	sbc	r1, r10
      fe:	1a 08       	sbc	r1, r10
     100:	1a 08       	sbc	r1, r10
     102:	1a 08       	sbc	r1, r10
     104:	ca 07       	cpc	r28, r26
     106:	1a 08       	sbc	r1, r10
     108:	1a 08       	sbc	r1, r10
     10a:	1a 08       	sbc	r1, r10
     10c:	1a 08       	sbc	r1, r10
     10e:	1a 08       	sbc	r1, r10
     110:	1a 08       	sbc	r1, r10
     112:	1a 08       	sbc	r1, r10
     114:	1a 08       	sbc	r1, r10
     116:	1a 08       	sbc	r1, r10
     118:	1a 08       	sbc	r1, r10
     11a:	1a 08       	sbc	r1, r10
     11c:	1a 08       	sbc	r1, r10
     11e:	1a 08       	sbc	r1, r10
     120:	1a 08       	sbc	r1, r10
     122:	1a 08       	sbc	r1, r10
     124:	ca 07       	cpc	r28, r26
     126:	1a 08       	sbc	r1, r10
     128:	1a 08       	sbc	r1, r10
     12a:	1a 08       	sbc	r1, r10
     12c:	1a 08       	sbc	r1, r10
     12e:	1a 08       	sbc	r1, r10
     130:	1a 08       	sbc	r1, r10
     132:	1a 08       	sbc	r1, r10
     134:	1a 08       	sbc	r1, r10
     136:	1a 08       	sbc	r1, r10
     138:	1a 08       	sbc	r1, r10
     13a:	1a 08       	sbc	r1, r10
     13c:	1a 08       	sbc	r1, r10
     13e:	1a 08       	sbc	r1, r10
     140:	1a 08       	sbc	r1, r10
     142:	1a 08       	sbc	r1, r10
     144:	16 08       	sbc	r1, r6
     146:	1a 08       	sbc	r1, r10
     148:	1a 08       	sbc	r1, r10
     14a:	1a 08       	sbc	r1, r10
     14c:	1a 08       	sbc	r1, r10
     14e:	1a 08       	sbc	r1, r10
     150:	1a 08       	sbc	r1, r10
     152:	1a 08       	sbc	r1, r10
     154:	f3 07       	cpc	r31, r19
     156:	1a 08       	sbc	r1, r10
     158:	1a 08       	sbc	r1, r10
     15a:	1a 08       	sbc	r1, r10
     15c:	1a 08       	sbc	r1, r10
     15e:	1a 08       	sbc	r1, r10
     160:	1a 08       	sbc	r1, r10
     162:	1a 08       	sbc	r1, r10
     164:	1a 08       	sbc	r1, r10
     166:	1a 08       	sbc	r1, r10
     168:	1a 08       	sbc	r1, r10
     16a:	1a 08       	sbc	r1, r10
     16c:	1a 08       	sbc	r1, r10
     16e:	1a 08       	sbc	r1, r10
     170:	1a 08       	sbc	r1, r10
     172:	1a 08       	sbc	r1, r10
     174:	e7 07       	cpc	r30, r23
     176:	1a 08       	sbc	r1, r10
     178:	1a 08       	sbc	r1, r10
     17a:	1a 08       	sbc	r1, r10
     17c:	1a 08       	sbc	r1, r10
     17e:	1a 08       	sbc	r1, r10
     180:	1a 08       	sbc	r1, r10
     182:	1a 08       	sbc	r1, r10
     184:	05 08       	sbc	r0, r5

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec ec       	ldi	r30, 0xCC	; 204
     19e:	fe e1       	ldi	r31, 0x1E	; 30
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 32       	cpi	r26, 0x20	; 32
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a0 e2       	ldi	r26, 0x20	; 32
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 37       	cpi	r26, 0x7D	; 125
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	33 d0       	rcall	.+102    	; 0x228 <main>
     1c2:	0c 94 64 0f 	jmp	0x1ec8	; 0x1ec8 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_read>:

uint16_t ADC_read() {
	
	uint16_t data = 0;
	//Read from ADC2
	set_bit(ADMUX, MUX1);
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	82 60       	ori	r24, 0x02	; 2
     1d0:	80 83       	st	Z, r24
	// Start conversion
	set_bit(ADCSRA,ADSC);
     1d2:	ea e7       	ldi	r30, 0x7A	; 122
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 64       	ori	r24, 0x40	; 64
     1da:	80 83       	st	Z, r24
	// Wait for conversion complete
	loop_until_bit_is_set(ADCSRA,ADIF);
     1dc:	80 81       	ld	r24, Z
     1de:	84 ff       	sbrs	r24, 4
     1e0:	fd cf       	rjmp	.-6      	; 0x1dc <ADC_read+0x14>
	// Read data
	uint8_t data_low = ADCL;
     1e2:	20 91 78 00 	lds	r18, 0x0078
	uint16_t data_high = ADCH;
     1e6:	80 91 79 00 	lds	r24, 0x0079
     1ea:	90 e0       	ldi	r25, 0x00	; 0
	data = data_low + data_high*0b100000000;
     1ec:	98 2f       	mov	r25, r24
     1ee:	88 27       	eor	r24, r24
	
	return data;
     1f0:	82 0f       	add	r24, r18
     1f2:	91 1d       	adc	r25, r1
     1f4:	08 95       	ret

000001f6 <ADC_init>:
#include "bit_macros.h"
#include "ADC.h"

void ADC_init() {
	// Set pin A2 to input
	clear_bit(DDRF, PF2);
     1f6:	82 98       	cbi	0x10, 2	; 16
	
	// Enable ADC
	set_bit(ADCSRA, ADEN);
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 68       	ori	r24, 0x80	; 128
     200:	80 83       	st	Z, r24
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     202:	80 81       	ld	r24, Z
     204:	81 60       	ori	r24, 0x01	; 1
     206:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     208:	80 81       	ld	r24, Z
     20a:	82 60       	ori	r24, 0x02	; 2
     20c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     20e:	80 81       	ld	r24, Z
     210:	84 60       	ori	r24, 0x04	; 4
     212:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     214:	ec e7       	ldi	r30, 0x7C	; 124
     216:	f0 e0       	ldi	r31, 0x00	; 0
     218:	80 81       	ld	r24, Z
     21a:	80 68       	ori	r24, 0x80	; 128
     21c:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     21e:	80 81       	ld	r24, Z
     220:	80 64       	ori	r24, 0x40	; 64
     222:	80 83       	st	Z, r24
	
	ADC_read();
     224:	d1 cf       	rjmp	.-94     	; 0x1c8 <ADC_read>
     226:	08 95       	ret

00000228 <main>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     228:	2f ef       	ldi	r18, 0xFF	; 255
     22a:	89 ef       	ldi	r24, 0xF9	; 249
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	21 50       	subi	r18, 0x01	; 1
     230:	80 40       	sbci	r24, 0x00	; 0
     232:	90 40       	sbci	r25, 0x00	; 0
     234:	e1 f7       	brne	.-8      	; 0x22e <main+0x6>
     236:	00 c0       	rjmp	.+0      	; 0x238 <main+0x10>
     238:	00 00       	nop
}
int main(void)
{
	unsigned long clockspeed = F_CPU;
	_delay_ms(20);
	UART_init(clockspeed);
     23a:	60 e0       	ldi	r22, 0x00	; 0
     23c:	74 e2       	ldi	r23, 0x24	; 36
     23e:	84 ef       	ldi	r24, 0xF4	; 244
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	21 d7       	rcall	.+3650   	; 0x1086 <UART_init>
	
	can_init(MODE_NORMAL);
     244:	80 e0       	ldi	r24, 0x00	; 0
     246:	38 d0       	rcall	.+112    	; 0x2b8 <can_init>
	PWM_init(0.02, clockspeed);
     248:	20 e0       	ldi	r18, 0x00	; 0
     24a:	34 e2       	ldi	r19, 0x24	; 36
     24c:	44 ef       	ldi	r20, 0xF4	; 244
     24e:	50 e0       	ldi	r21, 0x00	; 0
     250:	6a e0       	ldi	r22, 0x0A	; 10
     252:	77 ed       	ldi	r23, 0xD7	; 215
     254:	83 ea       	ldi	r24, 0xA3	; 163
     256:	9c e3       	ldi	r25, 0x3C	; 60
     258:	bb d5       	rcall	.+2934   	; 0xdd0 <PWM_init>
	servo_init(clockspeed);
     25a:	60 e0       	ldi	r22, 0x00	; 0
     25c:	74 e2       	ldi	r23, 0x24	; 36
     25e:	84 ef       	ldi	r24, 0xF4	; 244
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	fe d5       	rcall	.+3068   	; 0xe60 <servo_init>
	IR_init();
     264:	05 d3       	rcall	.+1546   	; 0x870 <IR_init>
	ADC_init();
     266:	c7 df       	rcall	.-114    	; 0x1f6 <ADC_init>
	DAC_init();
     268:	f0 d1       	rcall	.+992    	; 0x64a <DAC_init>
	motor_init();
     26a:	fa d3       	rcall	.+2036   	; 0xa60 <motor_init>
	motor_calibrate();
     26c:	d8 d3       	rcall	.+1968   	; 0xa1e <motor_calibrate>
	PID_init();
     26e:	4d d4       	rcall	.+2202   	; 0xb0a <PID_init>
	printf("NY START!!!!!\r\n");
     270:	89 e5       	ldi	r24, 0x59	; 89
     272:	92 e0       	ldi	r25, 0x02	; 2
     274:	0e 94 5b 0b 	call	0x16b6	; 0x16b6 <puts>
     278:	2f ef       	ldi	r18, 0xFF	; 255
     27a:	8b e7       	ldi	r24, 0x7B	; 123
     27c:	92 e9       	ldi	r25, 0x92	; 146
     27e:	21 50       	subi	r18, 0x01	; 1
     280:	80 40       	sbci	r24, 0x00	; 0
     282:	90 40       	sbci	r25, 0x00	; 0
     284:	e1 f7       	brne	.-8      	; 0x27e <main+0x56>
     286:	00 c0       	rjmp	.+0      	; 0x288 <main+0x60>
     288:	00 00       	nop
	_delay_ms(3000); //Time to calibrate
	while(1)
	{
		PlayGame();
     28a:	0a d2       	rcall	.+1044   	; 0x6a0 <PlayGame>
		
		SendInfo();
     28c:	b7 d2       	rcall	.+1390   	; 0x7fc <SendInfo>
     28e:	fd cf       	rjmp	.-6      	; 0x28a <main+0x62>

00000290 <__vector_3>:
#include <avr/delay.h>

volatile int flag = 0;


ISR(INT2_vect){ 
     290:	1f 92       	push	r1
     292:	0f 92       	push	r0
     294:	0f b6       	in	r0, 0x3f	; 63
     296:	0f 92       	push	r0
     298:	11 24       	eor	r1, r1
     29a:	8f 93       	push	r24
     29c:	9f 93       	push	r25
	flag = 1; 
     29e:	81 e0       	ldi	r24, 0x01	; 1
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	90 93 23 03 	sts	0x0323, r25
     2a6:	80 93 22 03 	sts	0x0322, r24
	//printf("\r\n INTERUPT \r \n");
} 
     2aa:	9f 91       	pop	r25
     2ac:	8f 91       	pop	r24
     2ae:	0f 90       	pop	r0
     2b0:	0f be       	out	0x3f, r0	; 63
     2b2:	0f 90       	pop	r0
     2b4:	1f 90       	pop	r1
     2b6:	18 95       	reti

000002b8 <can_init>:

void can_init(uint8_t mode){

	mcp_2515_init(mode);
     2b8:	79 d1       	rcall	.+754    	; 0x5ac <mcp_2515_init>
	
	
	mcp_2515_write(MCP_CANINTE, MCP_RX_INT);
     2ba:	63 e0       	ldi	r22, 0x03	; 3
     2bc:	8b e2       	ldi	r24, 0x2B	; 43
     2be:	63 d1       	rcall	.+710    	; 0x586 <mcp_2515_write>
	
	// Disable global interrupts
	cli();
     2c0:	f8 94       	cli
	// Interrupt on falling edge PD2
	set_bit(EICRA, ISC21);
     2c2:	e9 e6       	ldi	r30, 0x69	; 105
     2c4:	f0 e0       	ldi	r31, 0x00	; 0
     2c6:	80 81       	ld	r24, Z
     2c8:	80 62       	ori	r24, 0x20	; 32
     2ca:	80 83       	st	Z, r24
	clear_bit(EICRA, ISC20);
     2cc:	80 81       	ld	r24, Z
     2ce:	8f 7e       	andi	r24, 0xEF	; 239
     2d0:	80 83       	st	Z, r24
	// Enable interrupt on PD2
	set_bit(EIMSK,INT2);
     2d2:	ea 9a       	sbi	0x1d, 2	; 29
	// Enable global interrupts
	sei();
     2d4:	78 94       	sei
     2d6:	08 95       	ret

000002d8 <can_interrupt>:
}

uint8_t can_interrupt(){
	if (flag){	
     2d8:	80 91 22 03 	lds	r24, 0x0322
     2dc:	90 91 23 03 	lds	r25, 0x0323
     2e0:	89 2b       	or	r24, r25
     2e2:	31 f0       	breq	.+12     	; 0x2f0 <can_interrupt+0x18>
		flag = 0;
     2e4:	10 92 23 03 	sts	0x0323, r1
     2e8:	10 92 22 03 	sts	0x0322, r1
		return 1;
     2ec:	81 e0       	ldi	r24, 0x01	; 1
     2ee:	08 95       	ret
	}
	return 0;
     2f0:	80 e0       	ldi	r24, 0x00	; 0
}
     2f2:	08 95       	ret

000002f4 <can_transmit_complete>:
	mcp_2515_request_to_send(MCP_RTS_TX0 + buffer_number);
	//printf("buffer nr. %d\n\r",buffer_number);
	
}

int can_transmit_complete(int buffer_number){
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	ec 01       	movw	r28, r24
	uint8_t transmit_flag = mcp_2515_read(MCP_CANINTF);
     2fa:	8c e2       	ldi	r24, 0x2C	; 44
     2fc:	37 d1       	rcall	.+622    	; 0x56c <mcp_2515_read>
	uint8_t interrupt_bits = (transmit_flag & (MCP_TX0IF + buffer_number*2));
     2fe:	9e 01       	movw	r18, r28
     300:	2e 5f       	subi	r18, 0xFE	; 254
     302:	3f 4f       	sbci	r19, 0xFF	; 255
     304:	42 2f       	mov	r20, r18
     306:	44 0f       	add	r20, r20
     308:	84 23       	and	r24, r20

	if(interrupt_bits == (MCP_TX0IF + buffer_number*2)){
     30a:	48 2f       	mov	r20, r24
     30c:	50 e0       	ldi	r21, 0x00	; 0
     30e:	22 0f       	add	r18, r18
     310:	33 1f       	adc	r19, r19
     312:	81 e0       	ldi	r24, 0x01	; 1
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	42 17       	cp	r20, r18
     318:	53 07       	cpc	r21, r19
     31a:	11 f4       	brne	.+4      	; 0x320 <can_transmit_complete+0x2c>
     31c:	80 e0       	ldi	r24, 0x00	; 0
     31e:	90 e0       	ldi	r25, 0x00	; 0
			return 0;
	}
	//printf("\r\nMELDING SENDT\r\n");
	return 1;
}
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
     324:	08 95       	ret

00000326 <can_message_send>:
	}
	
	return message1;
}

void can_message_send(can_message* message){
     326:	ef 92       	push	r14
     328:	ff 92       	push	r15
     32a:	0f 93       	push	r16
     32c:	1f 93       	push	r17
     32e:	cf 93       	push	r28
     330:	df 93       	push	r29
     332:	ec 01       	movw	r28, r24
	
	static int buffer_number = 0;
	
	while (!can_transmit_complete(buffer_number)){
     334:	11 c0       	rjmp	.+34     	; 0x358 <can_message_send+0x32>
		buffer_number +=1;
     336:	20 91 20 03 	lds	r18, 0x0320
     33a:	30 91 21 03 	lds	r19, 0x0321
     33e:	2f 5f       	subi	r18, 0xFF	; 255
     340:	3f 4f       	sbci	r19, 0xFF	; 255
     342:	30 93 21 03 	sts	0x0321, r19
     346:	20 93 20 03 	sts	0x0320, r18
		if (buffer_number > 2) {
     34a:	23 30       	cpi	r18, 0x03	; 3
     34c:	31 05       	cpc	r19, r1
     34e:	24 f0       	brlt	.+8      	; 0x358 <can_message_send+0x32>
			buffer_number = 0;
     350:	10 92 21 03 	sts	0x0321, r1
     354:	10 92 20 03 	sts	0x0320, r1

void can_message_send(can_message* message){
	
	static int buffer_number = 0;
	
	while (!can_transmit_complete(buffer_number)){
     358:	80 91 20 03 	lds	r24, 0x0320
     35c:	90 91 21 03 	lds	r25, 0x0321
     360:	c9 df       	rcall	.-110    	; 0x2f4 <can_transmit_complete>
     362:	89 2b       	or	r24, r25
     364:	41 f3       	breq	.-48     	; 0x336 <can_message_send+0x10>
			buffer_number = 0;
		}
	}
	
	// Arbitration field identifier ID = 1337;    id high = 167  id low = 0
	unsigned int ID = message->id;
     366:	88 81       	ld	r24, Y
     368:	99 81       	ldd	r25, Y+1	; 0x01
	char id_high = ID / 8;
	char id_low = ID % 8;
     36a:	28 2f       	mov	r18, r24
     36c:	27 70       	andi	r18, 0x07	; 7
     36e:	f2 2e       	mov	r15, r18
		}
	}
	
	// Arbitration field identifier ID = 1337;    id high = 167  id low = 0
	unsigned int ID = message->id;
	char id_high = ID / 8;
     370:	bc 01       	movw	r22, r24
     372:	76 95       	lsr	r23
     374:	67 95       	ror	r22
     376:	76 95       	lsr	r23
     378:	67 95       	ror	r22
     37a:	76 95       	lsr	r23
     37c:	67 95       	ror	r22
	char id_low = ID % 8;
	id_low = id_low*0b100000;
	mcp_2515_write(MCP_TXB0SIDH + 16 * buffer_number, id_high);
     37e:	00 e2       	ldi	r16, 0x20	; 32
     380:	13 e0       	ldi	r17, 0x03	; 3
     382:	f8 01       	movw	r30, r16
     384:	80 81       	ld	r24, Z
     386:	82 95       	swap	r24
     388:	80 7f       	andi	r24, 0xF0	; 240
     38a:	8f 5c       	subi	r24, 0xCF	; 207
     38c:	fc d0       	rcall	.+504    	; 0x586 <mcp_2515_write>
	
	// Arbitration field identifier ID = 1337;    id high = 167  id low = 0
	unsigned int ID = message->id;
	char id_high = ID / 8;
	char id_low = ID % 8;
	id_low = id_low*0b100000;
     38e:	6f 2d       	mov	r22, r15
     390:	62 95       	swap	r22
     392:	66 0f       	add	r22, r22
     394:	60 7e       	andi	r22, 0xE0	; 224
	mcp_2515_write(MCP_TXB0SIDH + 16 * buffer_number, id_high);
	mcp_2515_write(MCP_TXB0SIDL + 16 * buffer_number, id_low);
     396:	f8 01       	movw	r30, r16
     398:	80 81       	ld	r24, Z
     39a:	82 95       	swap	r24
     39c:	80 7f       	andi	r24, 0xF0	; 240
     39e:	8e 5c       	subi	r24, 0xCE	; 206
     3a0:	f2 d0       	rcall	.+484    	; 0x586 <mcp_2515_write>
	
	// Define data length of message
	uint8_t data_length = message->length;
     3a2:	ea 80       	ldd	r14, Y+2	; 0x02
	mcp_2515_write(MCP_TXB0DLC + 16 * buffer_number, data_length);
     3a4:	f8 01       	movw	r30, r16
     3a6:	80 81       	ld	r24, Z
     3a8:	82 95       	swap	r24
     3aa:	80 7f       	andi	r24, 0xF0	; 240
     3ac:	6e 2d       	mov	r22, r14
     3ae:	8b 5c       	subi	r24, 0xCB	; 203
     3b0:	ea d0       	rcall	.+468    	; 0x586 <mcp_2515_write>
	
	// Write data bytes to transmit buffer
	char* data_bytes = message->data;
     3b2:	23 96       	adiw	r28, 0x03	; 3
	for (uint8_t byte = 0; byte < data_length; byte++) {
     3b4:	ee 20       	and	r14, r14
     3b6:	79 f0       	breq	.+30     	; 0x3d6 <can_message_send+0xb0>
     3b8:	f1 2c       	mov	r15, r1
		mcp_2515_write(MCP_TXB0Dm + byte + 16 * buffer_number, data_bytes[byte]);
     3ba:	69 91       	ld	r22, Y+
     3bc:	f8 01       	movw	r30, r16
     3be:	80 81       	ld	r24, Z
     3c0:	2f 2d       	mov	r18, r15
     3c2:	f0 e1       	ldi	r31, 0x10	; 16
     3c4:	8f 9f       	mul	r24, r31
     3c6:	20 0d       	add	r18, r0
     3c8:	11 24       	eor	r1, r1
     3ca:	82 2f       	mov	r24, r18
     3cc:	8a 5c       	subi	r24, 0xCA	; 202
     3ce:	db d0       	rcall	.+438    	; 0x586 <mcp_2515_write>
	uint8_t data_length = message->length;
	mcp_2515_write(MCP_TXB0DLC + 16 * buffer_number, data_length);
	
	// Write data bytes to transmit buffer
	char* data_bytes = message->data;
	for (uint8_t byte = 0; byte < data_length; byte++) {
     3d0:	f3 94       	inc	r15
     3d2:	fe 10       	cpse	r15, r14
     3d4:	f2 cf       	rjmp	.-28     	; 0x3ba <can_message_send+0x94>
		mcp_2515_write(MCP_TXB0Dm + byte + 16 * buffer_number, data_bytes[byte]);
	}
	
	// Request to send message, send if successful
	mcp_2515_request_to_send(MCP_RTS_TX0 + buffer_number);
     3d6:	80 91 20 03 	lds	r24, 0x0320
     3da:	8f 57       	subi	r24, 0x7F	; 127
     3dc:	1a d1       	rcall	.+564    	; 0x612 <mcp_2515_request_to_send>
	//printf("buffer nr. %d\n\r",buffer_number);
	
}
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	1f 91       	pop	r17
     3e4:	0f 91       	pop	r16
     3e6:	ff 90       	pop	r15
     3e8:	ef 90       	pop	r14
     3ea:	08 95       	ret

000003ec <can_message_receive>:
	}
	//printf("\r\nMELDING SENDT\r\n");
	return 1;
}

void can_message_receive(int rec_buff_num, can_message* received_message){
     3ec:	0f 93       	push	r16
     3ee:	1f 93       	push	r17
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
     3f4:	eb 01       	movw	r28, r22
	uint8_t id_high = mcp_2515_read(MCP_RXB0SIDH + 16 * rec_buff_num);
     3f6:	18 2f       	mov	r17, r24
     3f8:	12 95       	swap	r17
     3fa:	10 7f       	andi	r17, 0xF0	; 240
     3fc:	81 e6       	ldi	r24, 0x61	; 97
     3fe:	81 0f       	add	r24, r17
     400:	b5 d0       	rcall	.+362    	; 0x56c <mcp_2515_read>
     402:	08 2f       	mov	r16, r24
	uint8_t id_low = mcp_2515_read(MCP_RXB0SIDL + 16 * rec_buff_num);
     404:	82 e6       	ldi	r24, 0x62	; 98
     406:	81 0f       	add	r24, r17
     408:	b1 d0       	rcall	.+354    	; 0x56c <mcp_2515_read>
	uint8_t mask = 0b11100000;
	id_low = (id_low & mask);
	received_message->id = 0b1000*id_high + id_low/0b100000;
     40a:	20 2f       	mov	r18, r16
     40c:	30 e0       	ldi	r19, 0x00	; 0
     40e:	22 0f       	add	r18, r18
     410:	33 1f       	adc	r19, r19
     412:	22 0f       	add	r18, r18
     414:	33 1f       	adc	r19, r19
     416:	22 0f       	add	r18, r18
     418:	33 1f       	adc	r19, r19
     41a:	82 95       	swap	r24
     41c:	86 95       	lsr	r24
     41e:	87 70       	andi	r24, 0x07	; 7
     420:	28 0f       	add	r18, r24
     422:	31 1d       	adc	r19, r1
     424:	39 83       	std	Y+1, r19	; 0x01
     426:	28 83       	st	Y, r18
	
	uint8_t data_length = mcp_2515_read(MCP_RXB0DLC + 16 * rec_buff_num);
     428:	85 e6       	ldi	r24, 0x65	; 101
     42a:	81 0f       	add	r24, r17
     42c:	9f d0       	rcall	.+318    	; 0x56c <mcp_2515_read>
	mask = 0b1111;
	received_message->length = (data_length & mask);
     42e:	98 2f       	mov	r25, r24
     430:	9f 70       	andi	r25, 0x0F	; 15
     432:	9a 83       	std	Y+2, r25	; 0x02
	
	for (uint8_t byte = 0; byte < data_length; byte++) {
     434:	88 23       	and	r24, r24
     436:	51 f0       	breq	.+20     	; 0x44c <can_message_receive+0x60>
     438:	1a 59       	subi	r17, 0x9A	; 154
     43a:	23 96       	adiw	r28, 0x03	; 3
     43c:	08 2f       	mov	r16, r24
     43e:	01 0f       	add	r16, r17
		received_message->data[byte] = mcp_2515_read(MCP_RXB0DM + byte + 16 * rec_buff_num);
     440:	81 2f       	mov	r24, r17
     442:	94 d0       	rcall	.+296    	; 0x56c <mcp_2515_read>
     444:	89 93       	st	Y+, r24
     446:	1f 5f       	subi	r17, 0xFF	; 255
	
	uint8_t data_length = mcp_2515_read(MCP_RXB0DLC + 16 * rec_buff_num);
	mask = 0b1111;
	received_message->length = (data_length & mask);
	
	for (uint8_t byte = 0; byte < data_length; byte++) {
     448:	10 13       	cpse	r17, r16
     44a:	fa cf       	rjmp	.-12     	; 0x440 <can_message_receive+0x54>
		received_message->data[byte] = mcp_2515_read(MCP_RXB0DM + byte + 16 * rec_buff_num);
	}
	
}
     44c:	df 91       	pop	r29
     44e:	cf 91       	pop	r28
     450:	1f 91       	pop	r17
     452:	0f 91       	pop	r16
     454:	08 95       	ret

00000456 <can_int_vect>:

void can_int_vect(int* v) { 
     456:	cf 93       	push	r28
     458:	df 93       	push	r29
     45a:	ec 01       	movw	r28, r24
	uint8_t int_flag = mcp_2515_read(MCP_CANINTF);
     45c:	8c e2       	ldi	r24, 0x2C	; 44
     45e:	86 d0       	rcall	.+268    	; 0x56c <mcp_2515_read>
	v[0] = (int_flag & MCP_RX0IF);
     460:	98 2f       	mov	r25, r24
     462:	91 70       	andi	r25, 0x01	; 1
     464:	98 83       	st	Y, r25
     466:	19 82       	std	Y+1, r1	; 0x01
	v[1] = (int_flag & MCP_RX1IF);
     468:	82 70       	andi	r24, 0x02	; 2
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	9b 83       	std	Y+3, r25	; 0x03
     46e:	8a 83       	std	Y+2, r24	; 0x02
}
     470:	df 91       	pop	r29
     472:	cf 91       	pop	r28
     474:	08 95       	ret

00000476 <can_handle_messages>:
		return 1;
	}
	return 0;
}

can_message can_handle_messages(){
     476:	0f 93       	push	r16
     478:	1f 93       	push	r17
     47a:	cf 93       	push	r28
     47c:	df 93       	push	r29
     47e:	cd b7       	in	r28, 0x3d	; 61
     480:	de b7       	in	r29, 0x3e	; 62
     482:	68 97       	sbiw	r28, 0x18	; 24
     484:	0f b6       	in	r0, 0x3f	; 63
     486:	f8 94       	cli
     488:	de bf       	out	0x3e, r29	; 62
     48a:	0f be       	out	0x3f, r0	; 63
     48c:	cd bf       	out	0x3d, r28	; 61
     48e:	8c 01       	movw	r16, r24
	uint8_t v[2] = {0};
     490:	1a 82       	std	Y+2, r1	; 0x02
     492:	19 82       	std	Y+1, r1	; 0x01

	can_int_vect(v);
     494:	ce 01       	movw	r24, r28
     496:	01 96       	adiw	r24, 0x01	; 1
     498:	de df       	rcall	.-68     	; 0x456 <can_int_vect>

	can_message message1;
	if (v[0]){
     49a:	89 81       	ldd	r24, Y+1	; 0x01
     49c:	88 23       	and	r24, r24
     49e:	01 f1       	breq	.+64     	; 0x4e0 <can_handle_messages+0x6a>
		can_message_receive(0, &message1);
     4a0:	be 01       	movw	r22, r28
     4a2:	6d 5f       	subi	r22, 0xFD	; 253
     4a4:	7f 4f       	sbci	r23, 0xFF	; 255
     4a6:	80 e0       	ldi	r24, 0x00	; 0
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	a0 df       	rcall	.-192    	; 0x3ec <can_message_receive>
		mcp_2515_write(MCP_CANINTF,0);
     4ac:	60 e0       	ldi	r22, 0x00	; 0
     4ae:	8c e2       	ldi	r24, 0x2C	; 44
     4b0:	6a d0       	rcall	.+212    	; 0x586 <mcp_2515_write>
		mcp_2515_bit_modify(MCP_CANINTF, 1, 0);
     4b2:	40 e0       	ldi	r20, 0x00	; 0
     4b4:	61 e0       	ldi	r22, 0x01	; 1
     4b6:	8c e2       	ldi	r24, 0x2C	; 44
     4b8:	b4 d0       	rcall	.+360    	; 0x622 <mcp_2515_bit_modify>
		//mcp_2515_bit_modify(MCP_CANINTF, 1, 0);
		can_int_vect(v);
     4ba:	ce 01       	movw	r24, r28
     4bc:	01 96       	adiw	r24, 0x01	; 1
     4be:	cb df       	rcall	.-106    	; 0x456 <can_int_vect>
		if (!v[1]){
     4c0:	8a 81       	ldd	r24, Y+2	; 0x02
     4c2:	81 11       	cpse	r24, r1
     4c4:	04 c0       	rjmp	.+8      	; 0x4ce <can_handle_messages+0x58>
			flag = 0;
     4c6:	10 92 23 03 	sts	0x0323, r1
     4ca:	10 92 22 03 	sts	0x0322, r1
		}
		return message1;
     4ce:	8b e0       	ldi	r24, 0x0B	; 11
     4d0:	fe 01       	movw	r30, r28
     4d2:	33 96       	adiw	r30, 0x03	; 3
     4d4:	d8 01       	movw	r26, r16
     4d6:	01 90       	ld	r0, Z+
     4d8:	0d 92       	st	X+, r0
     4da:	8a 95       	dec	r24
     4dc:	e1 f7       	brne	.-8      	; 0x4d6 <can_handle_messages+0x60>
     4de:	2b c0       	rjmp	.+86     	; 0x536 <can_handle_messages+0xc0>
	}
	
	can_message message2;
	
	if (v[1]){
     4e0:	8a 81       	ldd	r24, Y+2	; 0x02
     4e2:	88 23       	and	r24, r24
     4e4:	01 f1       	breq	.+64     	; 0x526 <can_handle_messages+0xb0>
		can_message_receive(1, &message2);
     4e6:	be 01       	movw	r22, r28
     4e8:	62 5f       	subi	r22, 0xF2	; 242
     4ea:	7f 4f       	sbci	r23, 0xFF	; 255
     4ec:	81 e0       	ldi	r24, 0x01	; 1
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	7d df       	rcall	.-262    	; 0x3ec <can_message_receive>
		mcp_2515_write(MCP_CANINTF,0);
     4f2:	60 e0       	ldi	r22, 0x00	; 0
     4f4:	8c e2       	ldi	r24, 0x2C	; 44
     4f6:	47 d0       	rcall	.+142    	; 0x586 <mcp_2515_write>
		//mcp_2515_bit_modify(MCP_CANINTF, 2, 0);
		mcp_2515_bit_modify(MCP_CANINTF, 2, 0);
     4f8:	40 e0       	ldi	r20, 0x00	; 0
     4fa:	62 e0       	ldi	r22, 0x02	; 2
     4fc:	8c e2       	ldi	r24, 0x2C	; 44
     4fe:	91 d0       	rcall	.+290    	; 0x622 <mcp_2515_bit_modify>
		can_int_vect(v);
     500:	ce 01       	movw	r24, r28
     502:	01 96       	adiw	r24, 0x01	; 1
     504:	a8 df       	rcall	.-176    	; 0x456 <can_int_vect>
		if (!v[0]){
     506:	89 81       	ldd	r24, Y+1	; 0x01
     508:	81 11       	cpse	r24, r1
     50a:	04 c0       	rjmp	.+8      	; 0x514 <can_handle_messages+0x9e>
			flag = 0;
     50c:	10 92 23 03 	sts	0x0323, r1
     510:	10 92 22 03 	sts	0x0322, r1
		}
		return message2;
     514:	8b e0       	ldi	r24, 0x0B	; 11
     516:	fe 01       	movw	r30, r28
     518:	3e 96       	adiw	r30, 0x0e	; 14
     51a:	d8 01       	movw	r26, r16
     51c:	01 90       	ld	r0, Z+
     51e:	0d 92       	st	X+, r0
     520:	8a 95       	dec	r24
     522:	e1 f7       	brne	.-8      	; 0x51c <can_handle_messages+0xa6>
     524:	08 c0       	rjmp	.+16     	; 0x536 <can_handle_messages+0xc0>
	}
	
	return message1;
     526:	8b e0       	ldi	r24, 0x0B	; 11
     528:	fe 01       	movw	r30, r28
     52a:	33 96       	adiw	r30, 0x03	; 3
     52c:	d8 01       	movw	r26, r16
     52e:	01 90       	ld	r0, Z+
     530:	0d 92       	st	X+, r0
     532:	8a 95       	dec	r24
     534:	e1 f7       	brne	.-8      	; 0x52e <can_handle_messages+0xb8>
}
     536:	c8 01       	movw	r24, r16
     538:	68 96       	adiw	r28, 0x18	; 24
     53a:	0f b6       	in	r0, 0x3f	; 63
     53c:	f8 94       	cli
     53e:	de bf       	out	0x3e, r29	; 62
     540:	0f be       	out	0x3f, r0	; 63
     542:	cd bf       	out	0x3d, r28	; 61
     544:	df 91       	pop	r29
     546:	cf 91       	pop	r28
     548:	1f 91       	pop	r17
     54a:	0f 91       	pop	r16
     54c:	08 95       	ret

0000054e <mcp_activate_slave>:
     54e:	2f 98       	cbi	0x05, 7	; 5
     550:	08 95       	ret

00000552 <mcp_deactivate_slave>:
     552:	2f 9a       	sbi	0x05, 7	; 5
     554:	08 95       	ret

00000556 <mcp_2515_reset>:
     556:	fb df       	rcall	.-10     	; 0x54e <mcp_activate_slave>
     558:	80 ec       	ldi	r24, 0xC0	; 192
     55a:	b9 d5       	rcall	.+2930   	; 0x10ce <SPI_write>
     55c:	fa df       	rcall	.-12     	; 0x552 <mcp_deactivate_slave>
     55e:	83 ec       	ldi	r24, 0xC3	; 195
     560:	99 e0       	ldi	r25, 0x09	; 9
     562:	01 97       	sbiw	r24, 0x01	; 1
     564:	f1 f7       	brne	.-4      	; 0x562 <mcp_2515_reset+0xc>
     566:	00 c0       	rjmp	.+0      	; 0x568 <mcp_2515_reset+0x12>
     568:	00 00       	nop
     56a:	08 95       	ret

0000056c <mcp_2515_read>:
     56c:	cf 93       	push	r28
     56e:	c8 2f       	mov	r28, r24
     570:	ee df       	rcall	.-36     	; 0x54e <mcp_activate_slave>
     572:	83 e0       	ldi	r24, 0x03	; 3
     574:	ac d5       	rcall	.+2904   	; 0x10ce <SPI_write>
     576:	8c 2f       	mov	r24, r28
     578:	aa d5       	rcall	.+2900   	; 0x10ce <SPI_write>
     57a:	ae d5       	rcall	.+2908   	; 0x10d8 <SPI_read>
     57c:	c8 2f       	mov	r28, r24
     57e:	e9 df       	rcall	.-46     	; 0x552 <mcp_deactivate_slave>
     580:	8c 2f       	mov	r24, r28
     582:	cf 91       	pop	r28
     584:	08 95       	ret

00000586 <mcp_2515_write>:
     586:	cf 93       	push	r28
     588:	df 93       	push	r29
     58a:	d8 2f       	mov	r29, r24
     58c:	c6 2f       	mov	r28, r22
     58e:	df df       	rcall	.-66     	; 0x54e <mcp_activate_slave>
     590:	82 e0       	ldi	r24, 0x02	; 2
     592:	9d d5       	rcall	.+2874   	; 0x10ce <SPI_write>
     594:	8d 2f       	mov	r24, r29
     596:	9b d5       	rcall	.+2870   	; 0x10ce <SPI_write>
     598:	8c 2f       	mov	r24, r28
     59a:	99 d5       	rcall	.+2866   	; 0x10ce <SPI_write>
     59c:	da df       	rcall	.-76     	; 0x552 <mcp_deactivate_slave>
     59e:	df 91       	pop	r29
     5a0:	cf 91       	pop	r28
     5a2:	08 95       	ret

000005a4 <mcp_2515_set_mode>:
     5a4:	68 2f       	mov	r22, r24
     5a6:	8f e0       	ldi	r24, 0x0F	; 15
     5a8:	ee cf       	rjmp	.-36     	; 0x586 <mcp_2515_write>
     5aa:	08 95       	ret

000005ac <mcp_2515_init>:
     5ac:	cf 93       	push	r28
     5ae:	c8 2f       	mov	r28, r24
     5b0:	88 d5       	rcall	.+2832   	; 0x10c2 <SPI_init>
     5b2:	d1 df       	rcall	.-94     	; 0x556 <mcp_2515_reset>
     5b4:	8e e0       	ldi	r24, 0x0E	; 14
     5b6:	da df       	rcall	.-76     	; 0x56c <mcp_2515_read>
     5b8:	80 7e       	andi	r24, 0xE0	; 224
     5ba:	80 38       	cpi	r24, 0x80	; 128
     5bc:	71 f0       	breq	.+28     	; 0x5da <mcp_2515_init+0x2e>
     5be:	1f 92       	push	r1
     5c0:	8f 93       	push	r24
     5c2:	88 e6       	ldi	r24, 0x68	; 104
     5c4:	92 e0       	ldi	r25, 0x02	; 2
     5c6:	9f 93       	push	r25
     5c8:	8f 93       	push	r24
     5ca:	0e 94 4a 0b 	call	0x1694	; 0x1694 <printf>
     5ce:	0f 90       	pop	r0
     5d0:	0f 90       	pop	r0
     5d2:	0f 90       	pop	r0
     5d4:	0f 90       	pop	r0
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	1a c0       	rjmp	.+52     	; 0x60e <mcp_2515_init+0x62>
     5da:	8c 2f       	mov	r24, r28
     5dc:	e3 df       	rcall	.-58     	; 0x5a4 <mcp_2515_set_mode>
     5de:	8e e0       	ldi	r24, 0x0E	; 14
     5e0:	c5 df       	rcall	.-118    	; 0x56c <mcp_2515_read>
     5e2:	80 7e       	andi	r24, 0xE0	; 224
     5e4:	8c 17       	cp	r24, r28
     5e6:	91 f0       	breq	.+36     	; 0x60c <mcp_2515_init+0x60>
     5e8:	1f 92       	push	r1
     5ea:	8f 93       	push	r24
     5ec:	82 eb       	ldi	r24, 0xB2	; 178
     5ee:	92 e0       	ldi	r25, 0x02	; 2
     5f0:	9f 93       	push	r25
     5f2:	8f 93       	push	r24
     5f4:	0e 94 4a 0b 	call	0x1694	; 0x1694 <printf>
     5f8:	86 ef       	ldi	r24, 0xF6	; 246
     5fa:	92 e0       	ldi	r25, 0x02	; 2
     5fc:	0e 94 5b 0b 	call	0x16b6	; 0x16b6 <puts>
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	0f 90       	pop	r0
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	01 c0       	rjmp	.+2      	; 0x60e <mcp_2515_init+0x62>
     60c:	80 e0       	ldi	r24, 0x00	; 0
     60e:	cf 91       	pop	r28
     610:	08 95       	ret

00000612 <mcp_2515_request_to_send>:
     612:	cf 93       	push	r28
     614:	c8 2f       	mov	r28, r24
     616:	9b df       	rcall	.-202    	; 0x54e <mcp_activate_slave>
     618:	8c 2f       	mov	r24, r28
     61a:	59 d5       	rcall	.+2738   	; 0x10ce <SPI_write>
     61c:	9a df       	rcall	.-204    	; 0x552 <mcp_deactivate_slave>
     61e:	cf 91       	pop	r28
     620:	08 95       	ret

00000622 <mcp_2515_bit_modify>:
     622:	1f 93       	push	r17
     624:	cf 93       	push	r28
     626:	df 93       	push	r29
     628:	18 2f       	mov	r17, r24
     62a:	d6 2f       	mov	r29, r22
     62c:	c4 2f       	mov	r28, r20
     62e:	8f df       	rcall	.-226    	; 0x54e <mcp_activate_slave>
     630:	85 e0       	ldi	r24, 0x05	; 5
     632:	4d d5       	rcall	.+2714   	; 0x10ce <SPI_write>
     634:	81 2f       	mov	r24, r17
     636:	4b d5       	rcall	.+2710   	; 0x10ce <SPI_write>
     638:	8d 2f       	mov	r24, r29
     63a:	49 d5       	rcall	.+2706   	; 0x10ce <SPI_write>
     63c:	8c 2f       	mov	r24, r28
     63e:	47 d5       	rcall	.+2702   	; 0x10ce <SPI_write>
     640:	88 df       	rcall	.-240    	; 0x552 <mcp_deactivate_slave>
     642:	df 91       	pop	r29
     644:	cf 91       	pop	r28
     646:	1f 91       	pop	r17
     648:	08 95       	ret

0000064a <DAC_init>:
#include <stdint.h>
#include <avr/interrupt.h>
#include "TWI_Master.h"

void DAC_init() {
	sei();
     64a:	78 94       	sei
	TWI_Master_Initialise();
     64c:	5a c4       	rjmp	.+2228   	; 0xf02 <TWI_Master_Initialise>
     64e:	08 95       	ret

00000650 <DAC_send>:
}

void DAC_send(uint8_t data) {
     650:	cf 93       	push	r28
     652:	df 93       	push	r29
     654:	00 d0       	rcall	.+0      	; 0x656 <DAC_send+0x6>
     656:	cd b7       	in	r28, 0x3d	; 61
     658:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     65a:	90 e5       	ldi	r25, 0x50	; 80
     65c:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     65e:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     660:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     662:	63 e0       	ldi	r22, 0x03	; 3
     664:	ce 01       	movw	r24, r28
     666:	01 96       	adiw	r24, 0x01	; 1
     668:	56 d4       	rcall	.+2220   	; 0xf16 <TWI_Start_Transceiver_With_Data>
}
     66a:	0f 90       	pop	r0
     66c:	0f 90       	pop	r0
     66e:	0f 90       	pop	r0
     670:	df 91       	pop	r29
     672:	cf 91       	pop	r28
     674:	08 95       	ret

00000676 <HitBall>:
	LeftButtonhold = LeftButton;
	_delay_ms(100);
}
void HitBall(){
	
	PORTB |= (1<<PB6);
     676:	2e 9a       	sbi	0x05, 6	; 5
     678:	2f e3       	ldi	r18, 0x3F	; 63
     67a:	8d e0       	ldi	r24, 0x0D	; 13
     67c:	93 e0       	ldi	r25, 0x03	; 3
     67e:	21 50       	subi	r18, 0x01	; 1
     680:	80 40       	sbci	r24, 0x00	; 0
     682:	90 40       	sbci	r25, 0x00	; 0
     684:	e1 f7       	brne	.-8      	; 0x67e <HitBall+0x8>
     686:	00 c0       	rjmp	.+0      	; 0x688 <HitBall+0x12>
     688:	00 00       	nop
	_delay_ms(1000);
	PORTB &= ~(1<<PB6);
     68a:	2e 98       	cbi	0x05, 6	; 5
	points++;
     68c:	80 91 24 03 	lds	r24, 0x0324
     690:	90 91 25 03 	lds	r25, 0x0325
     694:	01 96       	adiw	r24, 0x01	; 1
     696:	90 93 25 03 	sts	0x0325, r25
     69a:	80 93 24 03 	sts	0x0324, r24
     69e:	08 95       	ret

000006a0 <PlayGame>:
int LeftButtonhold;
long setpunktmotor;
int servo;
int points = 0;
int Reset;
void PlayGame(){
     6a0:	cf 92       	push	r12
     6a2:	df 92       	push	r13
     6a4:	ef 92       	push	r14
     6a6:	ff 92       	push	r15
     6a8:	cf 93       	push	r28
     6aa:	df 93       	push	r29
     6ac:	cd b7       	in	r28, 0x3d	; 61
     6ae:	de b7       	in	r29, 0x3e	; 62
     6b0:	2b 97       	sbiw	r28, 0x0b	; 11
     6b2:	0f b6       	in	r0, 0x3f	; 63
     6b4:	f8 94       	cli
     6b6:	de bf       	out	0x3e, r29	; 62
     6b8:	0f be       	out	0x3f, r0	; 63
     6ba:	cd bf       	out	0x3d, r28	; 61
	//printf("PLAY GAME ");
	DDRB |= (1<<PB6);
     6bc:	26 9a       	sbi	0x04, 6	; 4
	if (can_interrupt()){
     6be:	0c de       	rcall	.-1000   	; 0x2d8 <can_interrupt>
     6c0:	88 23       	and	r24, r24
     6c2:	09 f4       	brne	.+2      	; 0x6c6 <PlayGame+0x26>
     6c4:	7d c0       	rjmp	.+250    	; 0x7c0 <PlayGame+0x120>
		
		canMessage = can_handle_messages();
     6c6:	ce 01       	movw	r24, r28
     6c8:	01 96       	adiw	r24, 0x01	; 1
     6ca:	d5 de       	rcall	.-598    	; 0x476 <can_handle_messages>
     6cc:	8b e0       	ldi	r24, 0x0B	; 11
     6ce:	fe 01       	movw	r30, r28
     6d0:	31 96       	adiw	r30, 0x01	; 1
     6d2:	a4 e5       	ldi	r26, 0x54	; 84
     6d4:	b3 e0       	ldi	r27, 0x03	; 3
     6d6:	01 90       	ld	r0, Z+
     6d8:	0d 92       	st	X+, r0
     6da:	8a 95       	dec	r24
     6dc:	e1 f7       	brne	.-8      	; 0x6d6 <PlayGame+0x36>
		Slider_L = canMessage.data[0];   //printf("SLIDER_L = %d    ",Slider_L);
     6de:	80 91 57 03 	lds	r24, 0x0357
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	a0 e0       	ldi	r26, 0x00	; 0
     6e6:	b0 e0       	ldi	r27, 0x00	; 0
     6e8:	80 93 46 03 	sts	0x0346, r24
     6ec:	90 93 47 03 	sts	0x0347, r25
     6f0:	a0 93 48 03 	sts	0x0348, r26
     6f4:	b0 93 49 03 	sts	0x0349, r27
		Slider_R = canMessage.data[1];	 //printf("SLIDER_R = %d    ",Slider_R);
     6f8:	80 91 58 03 	lds	r24, 0x0358
     6fc:	90 e0       	ldi	r25, 0x00	; 0
     6fe:	90 93 4f 03 	sts	0x034F, r25
     702:	80 93 4e 03 	sts	0x034E, r24
		LeftButton = canMessage.data[2]; //printf("LeftButton = %d   \r\n ",LeftButton);
     706:	80 91 59 03 	lds	r24, 0x0359
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	90 93 53 03 	sts	0x0353, r25
     710:	80 93 52 03 	sts	0x0352, r24
		if(canMessage.data[3] == 'R'){
     714:	80 91 5a 03 	lds	r24, 0x035A
     718:	82 35       	cpi	r24, 0x52	; 82
     71a:	71 f4       	brne	.+28     	; 0x738 <PlayGame+0x98>
			Reset = 1;
     71c:	81 e0       	ldi	r24, 0x01	; 1
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	90 93 4b 03 	sts	0x034B, r25
     724:	80 93 4a 03 	sts	0x034A, r24
			points = 0;
     728:	10 92 25 03 	sts	0x0325, r1
     72c:	10 92 24 03 	sts	0x0324, r1
			setEnemyScore(0);
     730:	80 e0       	ldi	r24, 0x00	; 0
     732:	90 e0       	ldi	r25, 0x00	; 0
     734:	22 d1       	rcall	.+580    	; 0x97a <setEnemyScore>
     736:	04 c0       	rjmp	.+8      	; 0x740 <PlayGame+0xa0>
		}
		else
		{
			Reset = 0;
     738:	10 92 4b 03 	sts	0x034B, r1
     73c:	10 92 4a 03 	sts	0x034A, r1
	printf("POINTSSEND = %d    ",points);
	printf("ENEMYPOINT = %d \r\n",enemyScore());
}

long mapslider(int x, int in_min, int in_max, int out_min, int out_max){
	return (long)(x - in_min) * (long)(out_max - out_min) / (long)(in_max - in_min) + out_min;
     740:	a0 91 4e 03 	lds	r26, 0x034E
     744:	b0 91 4f 03 	lds	r27, 0x034F
     748:	20 ed       	ldi	r18, 0xD0	; 208
     74a:	30 e2       	ldi	r19, 0x20	; 32
     74c:	53 d7       	rcall	.+3750   	; 0x15f4 <__usmulhisi3>
     74e:	c1 2c       	mov	r12, r1
     750:	d1 2c       	mov	r13, r1
     752:	76 01       	movw	r14, r12
     754:	ca 94       	dec	r12
     756:	a7 01       	movw	r20, r14
     758:	96 01       	movw	r18, r12
     75a:	15 d7       	rcall	.+3626   	; 0x1586 <__divmodsi4>
     75c:	da 01       	movw	r26, r20
     75e:	c9 01       	movw	r24, r18
     760:	84 56       	subi	r24, 0x64	; 100
     762:	91 09       	sbc	r25, r1
     764:	a1 09       	sbc	r26, r1
     766:	b1 09       	sbc	r27, r1
		else
		{
			Reset = 0;
		}
		//printf("RESET  %d  \r\n", Reset);
		setpunktmotor = mapslider(Slider_R,0,255,-100,8300);
     768:	80 93 42 03 	sts	0x0342, r24
     76c:	90 93 43 03 	sts	0x0343, r25
     770:	a0 93 44 03 	sts	0x0344, r26
     774:	b0 93 45 03 	sts	0x0345, r27
		PID_setpos(setpunktmotor);
     778:	fc d2       	rcall	.+1528   	; 0xd72 <PID_setpos>
	printf("POINTSSEND = %d    ",points);
	printf("ENEMYPOINT = %d \r\n",enemyScore());
}

long mapslider(int x, int in_min, int in_max, int out_min, int out_max){
	return (long)(x - in_min) * (long)(out_max - out_min) / (long)(in_max - in_min) + out_min;
     77a:	20 91 46 03 	lds	r18, 0x0346
     77e:	30 91 47 03 	lds	r19, 0x0347
     782:	a8 e3       	ldi	r26, 0x38	; 56
     784:	bf ef       	ldi	r27, 0xFF	; 255
     786:	21 d7       	rcall	.+3650   	; 0x15ca <__mulhisi3>
     788:	a7 01       	movw	r20, r14
     78a:	96 01       	movw	r18, r12
     78c:	fc d6       	rcall	.+3576   	; 0x1586 <__divmodsi4>
     78e:	da 01       	movw	r26, r20
     790:	c9 01       	movw	r24, r18
     792:	8c 59       	subi	r24, 0x9C	; 156
     794:	9f 4f       	sbci	r25, 0xFF	; 255
     796:	af 4f       	sbci	r26, 0xFF	; 255
     798:	bf 4f       	sbci	r27, 0xFF	; 255
		}
		//printf("RESET  %d  \r\n", Reset);
		setpunktmotor = mapslider(Slider_R,0,255,-100,8300);
		PID_setpos(setpunktmotor);
		
		servo = mapslider(Slider_L,0,255,100,-100);
     79a:	90 93 4d 03 	sts	0x034D, r25
     79e:	80 93 4c 03 	sts	0x034C, r24
		
		set_servo(servo);
     7a2:	6b d3       	rcall	.+1750   	; 0xe7a <set_servo>
		//printf("leftbutton = %d     leftbuttonhold = %d  \r\n", LeftButton,LeftButtonhold);
		if((LeftButtonhold != LeftButton) && LeftButton){
     7a4:	80 91 52 03 	lds	r24, 0x0352
     7a8:	90 91 53 03 	lds	r25, 0x0353
     7ac:	20 91 50 03 	lds	r18, 0x0350
     7b0:	30 91 51 03 	lds	r19, 0x0351
     7b4:	28 17       	cp	r18, r24
     7b6:	39 07       	cpc	r19, r25
     7b8:	19 f0       	breq	.+6      	; 0x7c0 <PlayGame+0x120>
     7ba:	89 2b       	or	r24, r25
     7bc:	09 f0       	breq	.+2      	; 0x7c0 <PlayGame+0x120>
			HitBall();
     7be:	5b df       	rcall	.-330    	; 0x676 <HitBall>
		}
	}
	if(PID_NewUpdate()){
     7c0:	96 d1       	rcall	.+812    	; 0xaee <PID_NewUpdate>
     7c2:	81 11       	cpse	r24, r1
		PID_update();
     7c4:	ab d1       	rcall	.+854    	; 0xb1c <PID_update>
	}
	LeftButtonhold = LeftButton;
     7c6:	80 91 52 03 	lds	r24, 0x0352
     7ca:	90 91 53 03 	lds	r25, 0x0353
     7ce:	90 93 51 03 	sts	0x0351, r25
     7d2:	80 93 50 03 	sts	0x0350, r24
     7d6:	87 ea       	ldi	r24, 0xA7	; 167
     7d8:	91 e6       	ldi	r25, 0x61	; 97
     7da:	01 97       	sbiw	r24, 0x01	; 1
     7dc:	f1 f7       	brne	.-4      	; 0x7da <PlayGame+0x13a>
     7de:	00 c0       	rjmp	.+0      	; 0x7e0 <PlayGame+0x140>
     7e0:	00 00       	nop
	_delay_ms(100);
}
     7e2:	2b 96       	adiw	r28, 0x0b	; 11
     7e4:	0f b6       	in	r0, 0x3f	; 63
     7e6:	f8 94       	cli
     7e8:	de bf       	out	0x3e, r29	; 62
     7ea:	0f be       	out	0x3f, r0	; 63
     7ec:	cd bf       	out	0x3d, r28	; 61
     7ee:	df 91       	pop	r29
     7f0:	cf 91       	pop	r28
     7f2:	ff 90       	pop	r15
     7f4:	ef 90       	pop	r14
     7f6:	df 90       	pop	r13
     7f8:	cf 90       	pop	r12
     7fa:	08 95       	ret

000007fc <SendInfo>:
	PORTB &= ~(1<<PB6);
	points++;
	//printf("POINTS = %d \r\n",points);
}

void SendInfo(){
     7fc:	cf 93       	push	r28
     7fe:	df 93       	push	r29
     800:	cd b7       	in	r28, 0x3d	; 61
     802:	de b7       	in	r29, 0x3e	; 62
     804:	2b 97       	sbiw	r28, 0x0b	; 11
     806:	0f b6       	in	r0, 0x3f	; 63
     808:	f8 94       	cli
     80a:	de bf       	out	0x3e, r29	; 62
     80c:	0f be       	out	0x3f, r0	; 63
     80e:	cd bf       	out	0x3d, r28	; 61
	IR_game_over();
     810:	96 d0       	rcall	.+300    	; 0x93e <IR_game_over>
	can_message canMessageOut;
	canMessageOut.data[0] = enemyScore();
     812:	b0 d0       	rcall	.+352    	; 0x974 <enemyScore>
     814:	8c 83       	std	Y+4, r24	; 0x04
	canMessageOut.data[1] = points;
     816:	80 91 24 03 	lds	r24, 0x0324
     81a:	8d 83       	std	Y+5, r24	; 0x05
	canMessageOut.length = 2;
     81c:	82 e0       	ldi	r24, 0x02	; 2
     81e:	8b 83       	std	Y+3, r24	; 0x03
	canMessageOut.id = 1;
     820:	81 e0       	ldi	r24, 0x01	; 1
     822:	90 e0       	ldi	r25, 0x00	; 0
     824:	9a 83       	std	Y+2, r25	; 0x02
     826:	89 83       	std	Y+1, r24	; 0x01
	can_message_send(&canMessageOut);
     828:	ce 01       	movw	r24, r28
     82a:	01 96       	adiw	r24, 0x01	; 1
     82c:	7c dd       	rcall	.-1288   	; 0x326 <can_message_send>
	printf("POINTSSEND = %d    ",points);
     82e:	80 91 25 03 	lds	r24, 0x0325
     832:	8f 93       	push	r24
     834:	80 91 24 03 	lds	r24, 0x0324
     838:	8f 93       	push	r24
     83a:	89 ef       	ldi	r24, 0xF9	; 249
     83c:	92 e0       	ldi	r25, 0x02	; 2
     83e:	9f 93       	push	r25
     840:	8f 93       	push	r24
     842:	28 d7       	rcall	.+3664   	; 0x1694 <printf>
	printf("ENEMYPOINT = %d \r\n",enemyScore());
     844:	97 d0       	rcall	.+302    	; 0x974 <enemyScore>
     846:	9f 93       	push	r25
     848:	8f 93       	push	r24
     84a:	8d e0       	ldi	r24, 0x0D	; 13
     84c:	93 e0       	ldi	r25, 0x03	; 3
     84e:	9f 93       	push	r25
     850:	8f 93       	push	r24
     852:	20 d7       	rcall	.+3648   	; 0x1694 <printf>
     854:	0f b6       	in	r0, 0x3f	; 63
     856:	f8 94       	cli
     858:	de bf       	out	0x3e, r29	; 62
     85a:	0f be       	out	0x3f, r0	; 63
     85c:	cd bf       	out	0x3d, r28	; 61
}
     85e:	2b 96       	adiw	r28, 0x0b	; 11
     860:	0f b6       	in	r0, 0x3f	; 63
     862:	f8 94       	cli
     864:	de bf       	out	0x3e, r29	; 62
     866:	0f be       	out	0x3f, r0	; 63
     868:	cd bf       	out	0x3d, r28	; 61
     86a:	df 91       	pop	r29
     86c:	cf 91       	pop	r28
     86e:	08 95       	ret

00000870 <IR_init>:
uint8_t read_index = 0;
uint16_t total = 0;
static uint8_t enemys;
bool hasBeen0 = false;

void IR_init() {
     870:	cf 93       	push	r28
     872:	df 93       	push	r29
	ADC_init();
     874:	c0 dc       	rcall	.-1664   	; 0x1f6 <ADC_init>
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     876:	90 91 06 02 	lds	r25, 0x0206
     87a:	99 23       	and	r25, r25
     87c:	41 f0       	breq	.+16     	; 0x88e <IR_init+0x1e>
     87e:	ef e5       	ldi	r30, 0x5F	; 95
     880:	f3 e0       	ldi	r31, 0x03	; 3
     882:	80 e0       	ldi	r24, 0x00	; 0
		readings[this_reading] = 0;
     884:	11 92       	st	Z+, r1
     886:	11 92       	st	Z+, r1
bool hasBeen0 = false;

void IR_init() {
	ADC_init();
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     888:	8f 5f       	subi	r24, 0xFF	; 255
     88a:	89 17       	cp	r24, r25
     88c:	d8 f3       	brcs	.-10     	; 0x884 <IR_init+0x14>
		readings[this_reading] = 0;
	}
	
	readings[read_index] = ADC_read();
     88e:	c0 91 2a 03 	lds	r28, 0x032A
     892:	d0 e0       	ldi	r29, 0x00	; 0
     894:	99 dc       	rcall	.-1742   	; 0x1c8 <ADC_read>
     896:	cc 0f       	add	r28, r28
     898:	dd 1f       	adc	r29, r29
     89a:	c1 5a       	subi	r28, 0xA1	; 161
     89c:	dc 4f       	sbci	r29, 0xFC	; 252
     89e:	99 83       	std	Y+1, r25	; 0x01
     8a0:	88 83       	st	Y, r24
	total = readings[read_index];
     8a2:	e0 91 2a 03 	lds	r30, 0x032A
     8a6:	f0 e0       	ldi	r31, 0x00	; 0
     8a8:	ee 0f       	add	r30, r30
     8aa:	ff 1f       	adc	r31, r31
     8ac:	e1 5a       	subi	r30, 0xA1	; 161
     8ae:	fc 4f       	sbci	r31, 0xFC	; 252
     8b0:	80 81       	ld	r24, Z
     8b2:	91 81       	ldd	r25, Z+1	; 0x01
     8b4:	90 93 29 03 	sts	0x0329, r25
     8b8:	80 93 28 03 	sts	0x0328, r24
	enemys = 0;
     8bc:	10 92 27 03 	sts	0x0327, r1
}
     8c0:	df 91       	pop	r29
     8c2:	cf 91       	pop	r28
     8c4:	08 95       	ret

000008c6 <IR_average_filter>:

uint16_t IR_average_filter() {
     8c6:	cf 93       	push	r28
     8c8:	df 93       	push	r29
	
	total = total - readings[read_index];
     8ca:	c0 91 2a 03 	lds	r28, 0x032A
     8ce:	d0 e0       	ldi	r29, 0x00	; 0
     8d0:	cc 0f       	add	r28, r28
     8d2:	dd 1f       	adc	r29, r29
     8d4:	c1 5a       	subi	r28, 0xA1	; 161
     8d6:	dc 4f       	sbci	r29, 0xFC	; 252
     8d8:	80 91 28 03 	lds	r24, 0x0328
     8dc:	90 91 29 03 	lds	r25, 0x0329
     8e0:	28 81       	ld	r18, Y
     8e2:	39 81       	ldd	r19, Y+1	; 0x01
     8e4:	82 1b       	sub	r24, r18
     8e6:	93 0b       	sbc	r25, r19
     8e8:	90 93 29 03 	sts	0x0329, r25
     8ec:	80 93 28 03 	sts	0x0328, r24
	
	readings[read_index] = ADC_read();
     8f0:	6b dc       	rcall	.-1834   	; 0x1c8 <ADC_read>
     8f2:	99 83       	std	Y+1, r25	; 0x01
     8f4:	88 83       	st	Y, r24
	
	total = total + readings[read_index];
     8f6:	40 91 2a 03 	lds	r20, 0x032A
     8fa:	e4 2f       	mov	r30, r20
     8fc:	f0 e0       	ldi	r31, 0x00	; 0
     8fe:	ee 0f       	add	r30, r30
     900:	ff 1f       	adc	r31, r31
     902:	e1 5a       	subi	r30, 0xA1	; 161
     904:	fc 4f       	sbci	r31, 0xFC	; 252
     906:	20 81       	ld	r18, Z
     908:	31 81       	ldd	r19, Z+1	; 0x01
     90a:	80 91 28 03 	lds	r24, 0x0328
     90e:	90 91 29 03 	lds	r25, 0x0329
     912:	82 0f       	add	r24, r18
     914:	93 1f       	adc	r25, r19
     916:	90 93 29 03 	sts	0x0329, r25
     91a:	80 93 28 03 	sts	0x0328, r24
	
	read_index = read_index + 1;
     91e:	21 e0       	ldi	r18, 0x01	; 1
     920:	24 0f       	add	r18, r20
     922:	20 93 2a 03 	sts	0x032A, r18
	
	if (read_index >= num_readings) {
     926:	60 91 06 02 	lds	r22, 0x0206
     92a:	26 17       	cp	r18, r22
     92c:	10 f0       	brcs	.+4      	; 0x932 <IR_average_filter+0x6c>
		read_index = 0;
     92e:	10 92 2a 03 	sts	0x032A, r1
	}
	
	uint16_t average = total / num_readings;
     932:	70 e0       	ldi	r23, 0x00	; 0
     934:	f2 d5       	rcall	.+3044   	; 0x151a <__udivmodhi4>
     936:	cb 01       	movw	r24, r22
	return average;
}
     938:	df 91       	pop	r29
     93a:	cf 91       	pop	r28
     93c:	08 95       	ret

0000093e <IR_game_over>:

uint16_t IR_game_over() {
	if (IR_average_filter() < 200) {
     93e:	c3 df       	rcall	.-122    	; 0x8c6 <IR_average_filter>
     940:	88 3c       	cpi	r24, 0xC8	; 200
     942:	91 05       	cpc	r25, r1
     944:	70 f4       	brcc	.+28     	; 0x962 <IR_game_over+0x24>
		if(hasBeen0){
     946:	80 91 26 03 	lds	r24, 0x0326
     94a:	88 23       	and	r24, r24
     94c:	81 f0       	breq	.+32     	; 0x96e <IR_game_over+0x30>
			enemys = enemys + 1;
     94e:	80 91 27 03 	lds	r24, 0x0327
     952:	8f 5f       	subi	r24, 0xFF	; 255
     954:	80 93 27 03 	sts	0x0327, r24
			hasBeen0 = false;
     958:	10 92 26 03 	sts	0x0326, r1
		}
		return 1;
     95c:	81 e0       	ldi	r24, 0x01	; 1
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	08 95       	ret
	}
	else {
		hasBeen0 = true;
     962:	81 e0       	ldi	r24, 0x01	; 1
     964:	80 93 26 03 	sts	0x0326, r24
		return 0;
     968:	80 e0       	ldi	r24, 0x00	; 0
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	08 95       	ret
	if (IR_average_filter() < 200) {
		if(hasBeen0){
			enemys = enemys + 1;
			hasBeen0 = false;
		}
		return 1;
     96e:	81 e0       	ldi	r24, 0x01	; 1
     970:	90 e0       	ldi	r25, 0x00	; 0
	}
	else {
		hasBeen0 = true;
		return 0;
	}
}
     972:	08 95       	ret

00000974 <enemyScore>:
uint8_t enemyScore(){
	return enemys;
}
     974:	80 91 27 03 	lds	r24, 0x0327
     978:	08 95       	ret

0000097a <setEnemyScore>:
void setEnemyScore(int score){
	enemys = score;
     97a:	80 93 27 03 	sts	0x0327, r24
     97e:	08 95       	ret

00000980 <motor_reset_encoder>:
	
	motor_calibrate();
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     980:	e2 e0       	ldi	r30, 0x02	; 2
     982:	f1 e0       	ldi	r31, 0x01	; 1
     984:	80 81       	ld	r24, Z
     986:	8f 7b       	andi	r24, 0xBF	; 191
     988:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     98a:	8f e1       	ldi	r24, 0x1F	; 31
     98c:	93 e0       	ldi	r25, 0x03	; 3
     98e:	01 97       	sbiw	r24, 0x01	; 1
     990:	f1 f7       	brne	.-4      	; 0x98e <motor_reset_encoder+0xe>
     992:	00 c0       	rjmp	.+0      	; 0x994 <motor_reset_encoder+0x14>
     994:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     996:	80 81       	ld	r24, Z
     998:	80 64       	ori	r24, 0x40	; 64
     99a:	80 83       	st	Z, r24
     99c:	08 95       	ret

0000099e <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	switch (direction){
     99e:	88 23       	and	r24, r24
     9a0:	19 f0       	breq	.+6      	; 0x9a8 <motor_set_direction+0xa>
     9a2:	81 30       	cpi	r24, 0x01	; 1
     9a4:	39 f0       	breq	.+14     	; 0x9b4 <motor_set_direction+0x16>
     9a6:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     9a8:	e2 e0       	ldi	r30, 0x02	; 2
     9aa:	f1 e0       	ldi	r31, 0x01	; 1
     9ac:	80 81       	ld	r24, Z
     9ae:	8d 7f       	andi	r24, 0xFD	; 253
     9b0:	80 83       	st	Z, r24
			break;
     9b2:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     9b4:	e2 e0       	ldi	r30, 0x02	; 2
     9b6:	f1 e0       	ldi	r31, 0x01	; 1
     9b8:	80 81       	ld	r24, Z
     9ba:	82 60       	ori	r24, 0x02	; 2
     9bc:	80 83       	st	Z, r24
     9be:	08 95       	ret

000009c0 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	46 ce       	rjmp	.-884    	; 0x650 <DAC_send>
     9c4:	08 95       	ret

000009c6 <motor_encoder>:
}

int16_t motor_encoder(uint8_t reset_flag){
     9c6:	cf 93       	push	r28
     9c8:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     9ca:	e2 e0       	ldi	r30, 0x02	; 2
     9cc:	f1 e0       	ldi	r31, 0x01	; 1
     9ce:	90 81       	ld	r25, Z
     9d0:	9f 7d       	andi	r25, 0xDF	; 223
     9d2:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     9d4:	90 81       	ld	r25, Z
     9d6:	98 60       	ori	r25, 0x08	; 8
     9d8:	90 83       	st	Z, r25
     9da:	ef ee       	ldi	r30, 0xEF	; 239
     9dc:	f0 e0       	ldi	r31, 0x00	; 0
     9de:	31 97       	sbiw	r30, 0x01	; 1
     9e0:	f1 f7       	brne	.-4      	; 0x9de <motor_encoder+0x18>
     9e2:	00 c0       	rjmp	.+0      	; 0x9e4 <motor_encoder+0x1e>
     9e4:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     9e6:	d0 91 06 01 	lds	r29, 0x0106
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     9ea:	e2 e0       	ldi	r30, 0x02	; 2
     9ec:	f1 e0       	ldi	r31, 0x01	; 1
     9ee:	90 81       	ld	r25, Z
     9f0:	97 7f       	andi	r25, 0xF7	; 247
     9f2:	90 83       	st	Z, r25
     9f4:	ef ee       	ldi	r30, 0xEF	; 239
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	31 97       	sbiw	r30, 0x01	; 1
     9fa:	f1 f7       	brne	.-4      	; 0x9f8 <motor_encoder+0x32>
     9fc:	00 c0       	rjmp	.+0      	; 0x9fe <motor_encoder+0x38>
     9fe:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     a00:	c0 91 06 01 	lds	r28, 0x0106
	if (reset_flag) {
     a04:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     a06:	bc df       	rcall	.-136    	; 0x980 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	f1 e0       	ldi	r31, 0x01	; 1
     a0c:	80 81       	ld	r24, Z
     a0e:	80 62       	ori	r24, 0x20	; 32
     a10:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     a12:	8d 2f       	mov	r24, r29
     a14:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     a16:	9c 2b       	or	r25, r28
     a18:	df 91       	pop	r29
     a1a:	cf 91       	pop	r28
     a1c:	08 95       	ret

00000a1e <motor_calibrate>:

void motor_calibrate() {
     a1e:	cf 93       	push	r28
     a20:	df 93       	push	r29
	motor_set_direction(RIGHT);
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	bc df       	rcall	.-136    	; 0x99e <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     a26:	82 e3       	ldi	r24, 0x32	; 50
     a28:	90 e0       	ldi	r25, 0x00	; 0
     a2a:	12 de       	rcall	.-988    	; 0x650 <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(RIGHT);
	motor_set_speed(50);
	int16_t cur_rot = motor_encoder(0);
     a2c:	80 e0       	ldi	r24, 0x00	; 0
     a2e:	cb df       	rcall	.-106    	; 0x9c6 <motor_encoder>
     a30:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a32:	2f ef       	ldi	r18, 0xFF	; 255
     a34:	83 ef       	ldi	r24, 0xF3	; 243
     a36:	91 e0       	ldi	r25, 0x01	; 1
     a38:	21 50       	subi	r18, 0x01	; 1
     a3a:	80 40       	sbci	r24, 0x00	; 0
     a3c:	90 40       	sbci	r25, 0x00	; 0
     a3e:	e1 f7       	brne	.-8      	; 0xa38 <motor_calibrate+0x1a>
     a40:	00 c0       	rjmp	.+0      	; 0xa42 <motor_calibrate+0x24>
     a42:	00 00       	nop
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_encoder(0);
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	bf df       	rcall	.-130    	; 0x9c6 <motor_encoder>
void motor_calibrate() {
	motor_set_direction(RIGHT);
	motor_set_speed(50);
	int16_t cur_rot = motor_encoder(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     a48:	8c 17       	cp	r24, r28
     a4a:	9d 07       	cpc	r25, r29
     a4c:	11 f0       	breq	.+4      	; 0xa52 <motor_calibrate+0x34>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_encoder(0);
     a4e:	ec 01       	movw	r28, r24
     a50:	f0 cf       	rjmp	.-32     	; 0xa32 <motor_calibrate+0x14>
	}
	motor_reset_encoder();
     a52:	96 df       	rcall	.-212    	; 0x980 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	fb dd       	rcall	.-1034   	; 0x650 <DAC_send>
		_delay_ms(40);
		cur_rot = motor_encoder(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     a5a:	df 91       	pop	r29
     a5c:	cf 91       	pop	r28
     a5e:	08 95       	ret

00000a60 <motor_init>:
#include "ADC.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     a60:	e1 e0       	ldi	r30, 0x01	; 1
     a62:	f1 e0       	ldi	r31, 0x01	; 1
     a64:	80 81       	ld	r24, Z
     a66:	80 61       	ori	r24, 0x10	; 16
     a68:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     a6a:	a2 e0       	ldi	r26, 0x02	; 2
     a6c:	b1 e0       	ldi	r27, 0x01	; 1
     a6e:	8c 91       	ld	r24, X
     a70:	80 61       	ori	r24, 0x10	; 16
     a72:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     a74:	80 81       	ld	r24, Z
     a76:	82 60       	ori	r24, 0x02	; 2
     a78:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     a7a:	80 81       	ld	r24, Z
     a7c:	80 62       	ori	r24, 0x20	; 32
     a7e:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     a80:	80 81       	ld	r24, Z
     a82:	88 60       	ori	r24, 0x08	; 8
     a84:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     a86:	80 81       	ld	r24, Z
     a88:	80 64       	ori	r24, 0x40	; 64
     a8a:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     a8c:	79 df       	rcall	.-270    	; 0x980 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     a8e:	e7 e0       	ldi	r30, 0x07	; 7
     a90:	f1 e0       	ldi	r31, 0x01	; 1
     a92:	80 81       	ld	r24, Z
     a94:	8e 7f       	andi	r24, 0xFE	; 254
     a96:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     a98:	80 81       	ld	r24, Z
     a9a:	8d 7f       	andi	r24, 0xFD	; 253
     a9c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     a9e:	80 81       	ld	r24, Z
     aa0:	8b 7f       	andi	r24, 0xFB	; 251
     aa2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     aa4:	80 81       	ld	r24, Z
     aa6:	87 7f       	andi	r24, 0xF7	; 247
     aa8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     aaa:	80 81       	ld	r24, Z
     aac:	8f 7e       	andi	r24, 0xEF	; 239
     aae:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     ab0:	80 81       	ld	r24, Z
     ab2:	8f 7d       	andi	r24, 0xDF	; 223
     ab4:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     ab6:	80 81       	ld	r24, Z
     ab8:	8f 7b       	andi	r24, 0xBF	; 191
     aba:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     abc:	80 81       	ld	r24, Z
     abe:	8f 77       	andi	r24, 0x7F	; 127
     ac0:	80 83       	st	Z, r24
	
	motor_calibrate();
     ac2:	ad cf       	rjmp	.-166    	; 0xa1e <motor_calibrate>
     ac4:	08 95       	ret

00000ac6 <__vector_15>:
double integral = 0;
double eprev = 0;
double deriv = 0;
int16_t speed;
int count = 0;
ISR(TIMER2_OVF_vect){
     ac6:	1f 92       	push	r1
     ac8:	0f 92       	push	r0
     aca:	0f b6       	in	r0, 0x3f	; 63
     acc:	0f 92       	push	r0
     ace:	11 24       	eor	r1, r1
     ad0:	8f 93       	push	r24
     ad2:	9f 93       	push	r25
	flagpid = 1;
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	90 93 38 03 	sts	0x0338, r25
     adc:	80 93 37 03 	sts	0x0337, r24
}
     ae0:	9f 91       	pop	r25
     ae2:	8f 91       	pop	r24
     ae4:	0f 90       	pop	r0
     ae6:	0f be       	out	0x3f, r0	; 63
     ae8:	0f 90       	pop	r0
     aea:	1f 90       	pop	r1
     aec:	18 95       	reti

00000aee <PID_NewUpdate>:
uint8_t PID_NewUpdate(){
	if (flagpid){	
     aee:	80 91 37 03 	lds	r24, 0x0337
     af2:	90 91 38 03 	lds	r25, 0x0338
     af6:	89 2b       	or	r24, r25
     af8:	31 f0       	breq	.+12     	; 0xb06 <PID_NewUpdate+0x18>
		flagpid = 0;
     afa:	10 92 38 03 	sts	0x0338, r1
     afe:	10 92 37 03 	sts	0x0337, r1
		return 1;
     b02:	81 e0       	ldi	r24, 0x01	; 1
     b04:	08 95       	ret
	}
	return 0;
     b06:	80 e0       	ldi	r24, 0x00	; 0
}
     b08:	08 95       	ret

00000b0a <PID_init>:

void PID_init(){
	
	cli();
     b0a:	f8 94       	cli
	
	// enable timer 2
	TIMSK2 = (1<<TOIE2);
     b0c:	81 e0       	ldi	r24, 0x01	; 1
     b0e:	80 93 70 00 	sts	0x0070, r24
	
	// start timer 2
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     b12:	87 e0       	ldi	r24, 0x07	; 7
     b14:	80 93 b1 00 	sts	0x00B1, r24
	
	sei();
     b18:	78 94       	sei
     b1a:	08 95       	ret

00000b1c <PID_update>:
	
}
void PID_update(){
     b1c:	8f 92       	push	r8
     b1e:	9f 92       	push	r9
     b20:	af 92       	push	r10
     b22:	bf 92       	push	r11
     b24:	cf 92       	push	r12
     b26:	df 92       	push	r13
     b28:	ef 92       	push	r14
     b2a:	ff 92       	push	r15
     b2c:	0f 93       	push	r16
     b2e:	1f 93       	push	r17
     b30:	cf 93       	push	r28
     b32:	df 93       	push	r29
	pos = motor_encoder(0);
     b34:	80 e0       	ldi	r24, 0x00	; 0
     b36:	90 e0       	ldi	r25, 0x00	; 0
     b38:	46 df       	rcall	.-372    	; 0x9c6 <motor_encoder>
     b3a:	90 93 68 03 	sts	0x0368, r25
     b3e:	80 93 67 03 	sts	0x0367, r24
	e = pos - posd;
     b42:	20 91 69 03 	lds	r18, 0x0369
     b46:	30 91 6a 03 	lds	r19, 0x036A
     b4a:	ec 01       	movw	r28, r24
     b4c:	c2 1b       	sub	r28, r18
     b4e:	d3 0b       	sbc	r29, r19
     b50:	d0 93 6e 03 	sts	0x036E, r29
     b54:	c0 93 6d 03 	sts	0x036D, r28
	abse = abs(e);
     b58:	ce 01       	movw	r24, r28
     b5a:	dd 23       	and	r29, r29
     b5c:	24 f4       	brge	.+8      	; 0xb66 <PID_update+0x4a>
     b5e:	88 27       	eor	r24, r24
     b60:	99 27       	eor	r25, r25
     b62:	8c 1b       	sub	r24, r28
     b64:	9d 0b       	sbc	r25, r29
     b66:	8c 01       	movw	r16, r24
     b68:	90 93 70 03 	sts	0x0370, r25
     b6c:	80 93 6f 03 	sts	0x036F, r24
	//printf("posd: %d  ", posd);
	//printf("pos: %d  ", pos);
	//printf("e: %d  ", e);
	
	
	integral = integral + e*timestep;
     b70:	be 01       	movw	r22, r28
     b72:	88 27       	eor	r24, r24
     b74:	77 fd       	sbrc	r23, 7
     b76:	80 95       	com	r24
     b78:	98 2f       	mov	r25, r24
     b7a:	b8 d3       	rcall	.+1904   	; 0x12ec <__floatsisf>
     b7c:	6b 01       	movw	r12, r22
     b7e:	7c 01       	movw	r14, r24
     b80:	80 90 13 02 	lds	r8, 0x0213
     b84:	90 90 14 02 	lds	r9, 0x0214
     b88:	a0 90 15 02 	lds	r10, 0x0215
     b8c:	b0 90 16 02 	lds	r11, 0x0216
     b90:	a5 01       	movw	r20, r10
     b92:	94 01       	movw	r18, r8
     b94:	5f d4       	rcall	.+2238   	; 0x1454 <__mulsf3>
     b96:	9b 01       	movw	r18, r22
     b98:	ac 01       	movw	r20, r24
     b9a:	60 91 33 03 	lds	r22, 0x0333
     b9e:	70 91 34 03 	lds	r23, 0x0334
     ba2:	80 91 35 03 	lds	r24, 0x0335
     ba6:	90 91 36 03 	lds	r25, 0x0336
     baa:	9d d2       	rcall	.+1338   	; 0x10e6 <__addsf3>
     bac:	60 93 33 03 	sts	0x0333, r22
     bb0:	70 93 34 03 	sts	0x0334, r23
     bb4:	80 93 35 03 	sts	0x0335, r24
     bb8:	90 93 36 03 	sts	0x0336, r25
	deriv = (e-eprev)/timestep;
     bbc:	20 91 2f 03 	lds	r18, 0x032F
     bc0:	30 91 30 03 	lds	r19, 0x0330
     bc4:	40 91 31 03 	lds	r20, 0x0331
     bc8:	50 91 32 03 	lds	r21, 0x0332
     bcc:	c7 01       	movw	r24, r14
     bce:	b6 01       	movw	r22, r12
     bd0:	89 d2       	rcall	.+1298   	; 0x10e4 <__subsf3>
     bd2:	a5 01       	movw	r20, r10
     bd4:	94 01       	movw	r18, r8
     bd6:	ef d2       	rcall	.+1502   	; 0x11b6 <__divsf3>
     bd8:	4b 01       	movw	r8, r22
     bda:	5c 01       	movw	r10, r24
     bdc:	60 93 2b 03 	sts	0x032B, r22
     be0:	70 93 2c 03 	sts	0x032C, r23
     be4:	80 93 2d 03 	sts	0x032D, r24
     be8:	90 93 2e 03 	sts	0x032E, r25
	eprev = e;
     bec:	c0 92 2f 03 	sts	0x032F, r12
     bf0:	d0 92 30 03 	sts	0x0330, r13
     bf4:	e0 92 31 03 	sts	0x0331, r14
     bf8:	f0 92 32 03 	sts	0x0332, r15
	if(e < 2){
     bfc:	c2 30       	cpi	r28, 0x02	; 2
     bfe:	d1 05       	cpc	r29, r1
     c00:	44 f4       	brge	.+16     	; 0xc12 <PID_update+0xf6>
		integral = 0;
     c02:	10 92 33 03 	sts	0x0333, r1
     c06:	10 92 34 03 	sts	0x0334, r1
     c0a:	10 92 35 03 	sts	0x0335, r1
     c0e:	10 92 36 03 	sts	0x0336, r1
	}
	
	
	speed = Kp*abse +  Kd * deriv + Ki * integral;
     c12:	b8 01       	movw	r22, r16
     c14:	88 27       	eor	r24, r24
     c16:	77 fd       	sbrc	r23, 7
     c18:	80 95       	com	r24
     c1a:	98 2f       	mov	r25, r24
     c1c:	67 d3       	rcall	.+1742   	; 0x12ec <__floatsisf>
     c1e:	20 91 0f 02 	lds	r18, 0x020F
     c22:	30 91 10 02 	lds	r19, 0x0210
     c26:	40 91 11 02 	lds	r20, 0x0211
     c2a:	50 91 12 02 	lds	r21, 0x0212
     c2e:	12 d4       	rcall	.+2084   	; 0x1454 <__mulsf3>
     c30:	6b 01       	movw	r12, r22
     c32:	7c 01       	movw	r14, r24
     c34:	20 91 07 02 	lds	r18, 0x0207
     c38:	30 91 08 02 	lds	r19, 0x0208
     c3c:	40 91 09 02 	lds	r20, 0x0209
     c40:	50 91 0a 02 	lds	r21, 0x020A
     c44:	c5 01       	movw	r24, r10
     c46:	b4 01       	movw	r22, r8
     c48:	05 d4       	rcall	.+2058   	; 0x1454 <__mulsf3>
     c4a:	9b 01       	movw	r18, r22
     c4c:	ac 01       	movw	r20, r24
     c4e:	c7 01       	movw	r24, r14
     c50:	b6 01       	movw	r22, r12
     c52:	49 d2       	rcall	.+1170   	; 0x10e6 <__addsf3>
     c54:	6b 01       	movw	r12, r22
     c56:	7c 01       	movw	r14, r24
     c58:	20 91 33 03 	lds	r18, 0x0333
     c5c:	30 91 34 03 	lds	r19, 0x0334
     c60:	40 91 35 03 	lds	r20, 0x0335
     c64:	50 91 36 03 	lds	r21, 0x0336
     c68:	60 91 0b 02 	lds	r22, 0x020B
     c6c:	70 91 0c 02 	lds	r23, 0x020C
     c70:	80 91 0d 02 	lds	r24, 0x020D
     c74:	90 91 0e 02 	lds	r25, 0x020E
     c78:	ed d3       	rcall	.+2010   	; 0x1454 <__mulsf3>
     c7a:	9b 01       	movw	r18, r22
     c7c:	ac 01       	movw	r20, r24
     c7e:	c7 01       	movw	r24, r14
     c80:	b6 01       	movw	r22, r12
     c82:	31 d2       	rcall	.+1122   	; 0x10e6 <__addsf3>
     c84:	00 d3       	rcall	.+1536   	; 0x1286 <__fixsfsi>
     c86:	70 93 6c 03 	sts	0x036C, r23
     c8a:	60 93 6b 03 	sts	0x036B, r22
	if(e > 0) { motor_set_direction(RIGHT);}
     c8e:	1c 16       	cp	r1, r28
     c90:	1d 06       	cpc	r1, r29
     c92:	1c f4       	brge	.+6      	; 0xc9a <PID_update+0x17e>
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	83 de       	rcall	.-762    	; 0x99e <motor_set_direction>
     c98:	02 c0       	rjmp	.+4      	; 0xc9e <PID_update+0x182>
		else {motor_set_direction(LEFT);}
     c9a:	80 e0       	ldi	r24, 0x00	; 0
     c9c:	80 de       	rcall	.-768    	; 0x99e <motor_set_direction>
		
	uint8_t speedout;
	if(speed > 500){
     c9e:	80 91 6b 03 	lds	r24, 0x036B
     ca2:	90 91 6c 03 	lds	r25, 0x036C
     ca6:	85 3f       	cpi	r24, 0xF5	; 245
     ca8:	21 e0       	ldi	r18, 0x01	; 1
     caa:	92 07       	cpc	r25, r18
     cac:	3c f0       	brlt	.+14     	; 0xcbc <PID_update+0x1a0>
		speed = 500;
     cae:	84 ef       	ldi	r24, 0xF4	; 244
     cb0:	91 e0       	ldi	r25, 0x01	; 1
     cb2:	90 93 6c 03 	sts	0x036C, r25
     cb6:	80 93 6b 03 	sts	0x036B, r24
     cba:	09 c0       	rjmp	.+18     	; 0xcce <PID_update+0x1b2>
	}
	if(speed < -500){
     cbc:	8c 30       	cpi	r24, 0x0C	; 12
     cbe:	9e 4f       	sbci	r25, 0xFE	; 254
     cc0:	34 f4       	brge	.+12     	; 0xcce <PID_update+0x1b2>
		speed = -500;
     cc2:	8c e0       	ldi	r24, 0x0C	; 12
     cc4:	9e ef       	ldi	r25, 0xFE	; 254
     cc6:	90 93 6c 03 	sts	0x036C, r25
     cca:	80 93 6b 03 	sts	0x036B, r24
	}
	if (abs(e) > 1800){
     cce:	80 91 6d 03 	lds	r24, 0x036D
     cd2:	90 91 6e 03 	lds	r25, 0x036E
     cd6:	99 23       	and	r25, r25
     cd8:	1c f4       	brge	.+6      	; 0xce0 <PID_update+0x1c4>
     cda:	91 95       	neg	r25
     cdc:	81 95       	neg	r24
     cde:	91 09       	sbc	r25, r1
     ce0:	89 30       	cpi	r24, 0x09	; 9
     ce2:	97 40       	sbci	r25, 0x07	; 7
     ce4:	b4 f0       	brlt	.+44     	; 0xd12 <PID_update+0x1f6>
void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
}
long mapspeed(int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
	return (long)(x - in_min) * (long)(out_max - out_min) / (long)(in_max - in_min) + out_min;
     ce6:	a0 91 6b 03 	lds	r26, 0x036B
     cea:	b0 91 6c 03 	lds	r27, 0x036C
     cee:	2c e3       	ldi	r18, 0x3C	; 60
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	80 d4       	rcall	.+2304   	; 0x15f4 <__usmulhisi3>
     cf4:	24 ef       	ldi	r18, 0xF4	; 244
     cf6:	31 e0       	ldi	r19, 0x01	; 1
     cf8:	40 e0       	ldi	r20, 0x00	; 0
     cfa:	50 e0       	ldi	r21, 0x00	; 0
     cfc:	44 d4       	rcall	.+2184   	; 0x1586 <__divmodsi4>
     cfe:	da 01       	movw	r26, r20
     d00:	c9 01       	movw	r24, r18
     d02:	88 96       	adiw	r24, 0x28	; 40
     d04:	a1 1d       	adc	r26, r1
     d06:	b1 1d       	adc	r27, r1
	}
	if(speed < -500){
		speed = -500;
	}
	if (abs(e) > 1800){
		speed = (int16_t)mapspeed(speed,0,500,40,100);
     d08:	90 93 6c 03 	sts	0x036C, r25
     d0c:	80 93 6b 03 	sts	0x036B, r24
     d10:	15 c0       	rjmp	.+42     	; 0xd3c <PID_update+0x220>
void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
}
long mapspeed(int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
	return (long)(x - in_min) * (long)(out_max - out_min) / (long)(in_max - in_min) + out_min;
     d12:	a0 91 6b 03 	lds	r26, 0x036B
     d16:	b0 91 6c 03 	lds	r27, 0x036C
     d1a:	2a e2       	ldi	r18, 0x2A	; 42
     d1c:	30 e0       	ldi	r19, 0x00	; 0
     d1e:	6a d4       	rcall	.+2260   	; 0x15f4 <__usmulhisi3>
     d20:	24 ef       	ldi	r18, 0xF4	; 244
     d22:	31 e0       	ldi	r19, 0x01	; 1
     d24:	40 e0       	ldi	r20, 0x00	; 0
     d26:	50 e0       	ldi	r21, 0x00	; 0
     d28:	2e d4       	rcall	.+2140   	; 0x1586 <__divmodsi4>
     d2a:	da 01       	movw	r26, r20
     d2c:	c9 01       	movw	r24, r18
     d2e:	86 96       	adiw	r24, 0x26	; 38
     d30:	a1 1d       	adc	r26, r1
     d32:	b1 1d       	adc	r27, r1
	if (abs(e) > 1800){
		speed = (int16_t)mapspeed(speed,0,500,40,100);
	}
	else
	{
		speed = (int16_t)mapspeed(speed,0,500,38,80);
     d34:	90 93 6c 03 	sts	0x036C, r25
     d38:	80 93 6b 03 	sts	0x036B, r24
	}
	speed = abs(speed);
     d3c:	80 91 6b 03 	lds	r24, 0x036B
     d40:	90 91 6c 03 	lds	r25, 0x036C
     d44:	99 23       	and	r25, r25
     d46:	1c f4       	brge	.+6      	; 0xd4e <PID_update+0x232>
     d48:	91 95       	neg	r25
     d4a:	81 95       	neg	r24
     d4c:	91 09       	sbc	r25, r1
     d4e:	80 93 6b 03 	sts	0x036B, r24
     d52:	90 93 6c 03 	sts	0x036C, r25
	//printf("speed: %d   ", speed);
	
	speedout = speed; //printf("speedout: %d \r\n  ", speedout);
	
	motor_set_speed(speedout);
     d56:	34 de       	rcall	.-920    	; 0x9c0 <motor_set_speed>
}
     d58:	df 91       	pop	r29
     d5a:	cf 91       	pop	r28
     d5c:	1f 91       	pop	r17
     d5e:	0f 91       	pop	r16
     d60:	ff 90       	pop	r15
     d62:	ef 90       	pop	r14
     d64:	df 90       	pop	r13
     d66:	cf 90       	pop	r12
     d68:	bf 90       	pop	r11
     d6a:	af 90       	pop	r10
     d6c:	9f 90       	pop	r9
     d6e:	8f 90       	pop	r8
     d70:	08 95       	ret

00000d72 <PID_setpos>:

void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
     d72:	90 93 6a 03 	sts	0x036A, r25
     d76:	80 93 69 03 	sts	0x0369, r24
     d7a:	08 95       	ret

00000d7c <PWM_set_period>:

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
}

void PWM_set_period(float sec){
     d7c:	cf 92       	push	r12
     d7e:	df 92       	push	r13
     d80:	ef 92       	push	r14
     d82:	ff 92       	push	r15
     d84:	6b 01       	movw	r12, r22
     d86:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     d88:	e1 e8       	ldi	r30, 0x81	; 129
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	80 81       	ld	r24, Z
     d8e:	84 60       	ori	r24, 0x04	; 4
     d90:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     d92:	80 81       	ld	r24, Z
     d94:	8d 7f       	andi	r24, 0xFD	; 253
     d96:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     d98:	80 81       	ld	r24, Z
     d9a:	8e 7f       	andi	r24, 0xFE	; 254
     d9c:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t period = pwm_timer_freq*sec - 0.5;
     d9e:	60 91 39 03 	lds	r22, 0x0339
     da2:	70 91 3a 03 	lds	r23, 0x033A
     da6:	80 e0       	ldi	r24, 0x00	; 0
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	9e d2       	rcall	.+1340   	; 0x12e8 <__floatunsisf>
     dac:	a7 01       	movw	r20, r14
     dae:	96 01       	movw	r18, r12
     db0:	51 d3       	rcall	.+1698   	; 0x1454 <__mulsf3>
     db2:	20 e0       	ldi	r18, 0x00	; 0
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	40 e0       	ldi	r20, 0x00	; 0
     db8:	5f e3       	ldi	r21, 0x3F	; 63
     dba:	94 d1       	rcall	.+808    	; 0x10e4 <__subsf3>
     dbc:	69 d2       	rcall	.+1234   	; 0x1290 <__fixunssfsi>
	ICR1 = period;
     dbe:	70 93 87 00 	sts	0x0087, r23
     dc2:	60 93 86 00 	sts	0x0086, r22
	
}
     dc6:	ff 90       	pop	r15
     dc8:	ef 90       	pop	r14
     dca:	df 90       	pop	r13
     dcc:	cf 90       	pop	r12
     dce:	08 95       	ret

00000dd0 <PWM_init>:
static uint16_t pwm_timer_freq;

uint16_t pulse;


void PWM_init(float period_sec, unsigned long clock_frequency){
     dd0:	0f 93       	push	r16
     dd2:	1f 93       	push	r17
	
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     dd4:	e1 e8       	ldi	r30, 0x81	; 129
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	a0 81       	ld	r26, Z
     dda:	a0 61       	ori	r26, 0x10	; 16
     ddc:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     dde:	a0 81       	ld	r26, Z
     de0:	a8 60       	ori	r26, 0x08	; 8
     de2:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     de4:	e0 e8       	ldi	r30, 0x80	; 128
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	a0 81       	ld	r26, Z
     dea:	a2 60       	ori	r26, 0x02	; 2
     dec:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     dee:	a0 81       	ld	r26, Z
     df0:	ae 7f       	andi	r26, 0xFE	; 254
     df2:	a0 83       	st	Z, r26
	
	//Set compare output on PB5 (OC1A)
	set_bit(TCCR1A, COM1A1);
     df4:	a0 81       	ld	r26, Z
     df6:	a0 68       	ori	r26, 0x80	; 128
     df8:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1A0);
     dfa:	a0 81       	ld	r26, Z
     dfc:	af 7b       	andi	r26, 0xBF	; 191
     dfe:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_frequency/prescaler;
     e00:	03 2f       	mov	r16, r19
     e02:	14 2f       	mov	r17, r20
     e04:	25 2f       	mov	r18, r21
     e06:	33 27       	eor	r19, r19
     e08:	10 93 3a 03 	sts	0x033A, r17
     e0c:	00 93 39 03 	sts	0x0339, r16
	PWM_set_period(period_sec);
     e10:	b5 df       	rcall	.-150    	; 0xd7c <PWM_set_period>
	

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
     e12:	25 9a       	sbi	0x04, 5	; 4
}
     e14:	1f 91       	pop	r17
     e16:	0f 91       	pop	r16
     e18:	08 95       	ret

00000e1a <PWM_pulse_set>:
	uint16_t period = pwm_timer_freq*sec - 0.5;
	ICR1 = period;
	
}

void PWM_pulse_set(float sec) {
     e1a:	cf 92       	push	r12
     e1c:	df 92       	push	r13
     e1e:	ef 92       	push	r14
     e20:	ff 92       	push	r15
     e22:	6b 01       	movw	r12, r22
     e24:	7c 01       	movw	r14, r24
	
	pulse = pwm_timer_freq*sec - 0.5;
     e26:	60 91 39 03 	lds	r22, 0x0339
     e2a:	70 91 3a 03 	lds	r23, 0x033A
     e2e:	80 e0       	ldi	r24, 0x00	; 0
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	5a d2       	rcall	.+1204   	; 0x12e8 <__floatunsisf>
     e34:	a7 01       	movw	r20, r14
     e36:	96 01       	movw	r18, r12
     e38:	0d d3       	rcall	.+1562   	; 0x1454 <__mulsf3>
     e3a:	20 e0       	ldi	r18, 0x00	; 0
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	40 e0       	ldi	r20, 0x00	; 0
     e40:	5f e3       	ldi	r21, 0x3F	; 63
     e42:	50 d1       	rcall	.+672    	; 0x10e4 <__subsf3>
     e44:	25 d2       	rcall	.+1098   	; 0x1290 <__fixunssfsi>
     e46:	70 93 72 03 	sts	0x0372, r23
     e4a:	60 93 71 03 	sts	0x0371, r22
	OCR1A = pulse;
     e4e:	70 93 89 00 	sts	0x0089, r23
     e52:	60 93 88 00 	sts	0x0088, r22
}
     e56:	ff 90       	pop	r15
     e58:	ef 90       	pop	r14
     e5a:	df 90       	pop	r13
     e5c:	cf 90       	pop	r12
     e5e:	08 95       	ret

00000e60 <servo_init>:

#include "PWM_servo_driver.h"
#include "PWM_driver.h"
#include <avr/io.h>

void servo_init(unsigned long clock_speed){
     e60:	9b 01       	movw	r18, r22
     e62:	ac 01       	movw	r20, r24
	
	float period_sec = 0.02;
	PWM_init(period_sec, clock_speed);
     e64:	6a e0       	ldi	r22, 0x0A	; 10
     e66:	77 ed       	ldi	r23, 0xD7	; 215
     e68:	83 ea       	ldi	r24, 0xA3	; 163
     e6a:	9c e3       	ldi	r25, 0x3C	; 60
     e6c:	b1 df       	rcall	.-158    	; 0xdd0 <PWM_init>
	PWM_pulse_set(0.0015);
     e6e:	66 ea       	ldi	r22, 0xA6	; 166
     e70:	7b e9       	ldi	r23, 0x9B	; 155
     e72:	84 ec       	ldi	r24, 0xC4	; 196
     e74:	9a e3       	ldi	r25, 0x3A	; 58
     e76:	d1 cf       	rjmp	.-94     	; 0xe1a <PWM_pulse_set>
     e78:	08 95       	ret

00000e7a <set_servo>:
	
}



void set_servo(int servo_dir){
     e7a:	cf 92       	push	r12
     e7c:	df 92       	push	r13
     e7e:	ef 92       	push	r14
     e80:	ff 92       	push	r15
	
	//printf("servo_dir = %d  ",servo_dir);
	float min_pw = 0.0009;
	float max_pw = 0.0021;
	
	float dir = (float)servo_dir;
     e82:	bc 01       	movw	r22, r24
     e84:	88 27       	eor	r24, r24
     e86:	77 fd       	sbrc	r23, 7
     e88:	80 95       	com	r24
     e8a:	98 2f       	mov	r25, r24
     e8c:	2f d2       	rcall	.+1118   	; 0x12ec <__floatsisf>
	
	float servo_pw = dir/200000.0 + 0.0015;
     e8e:	20 e0       	ldi	r18, 0x00	; 0
     e90:	30 e5       	ldi	r19, 0x50	; 80
     e92:	43 e4       	ldi	r20, 0x43	; 67
     e94:	58 e4       	ldi	r21, 0x48	; 72
     e96:	8f d1       	rcall	.+798    	; 0x11b6 <__divsf3>
     e98:	26 ea       	ldi	r18, 0xA6	; 166
     e9a:	3b e9       	ldi	r19, 0x9B	; 155
     e9c:	44 ec       	ldi	r20, 0xC4	; 196
     e9e:	5a e3       	ldi	r21, 0x3A	; 58
     ea0:	22 d1       	rcall	.+580    	; 0x10e6 <__addsf3>
     ea2:	6b 01       	movw	r12, r22
     ea4:	7c 01       	movw	r14, r24
	
	if (servo_pw < min_pw) {
     ea6:	2a ef       	ldi	r18, 0xFA	; 250
     ea8:	3d ee       	ldi	r19, 0xED	; 237
     eaa:	4b e6       	ldi	r20, 0x6B	; 107
     eac:	5a e3       	ldi	r21, 0x3A	; 58
     eae:	7f d1       	rcall	.+766    	; 0x11ae <__cmpsf2>
     eb0:	88 23       	and	r24, r24
     eb2:	54 f0       	brlt	.+20     	; 0xec8 <set_servo+0x4e>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     eb4:	27 e2       	ldi	r18, 0x27	; 39
     eb6:	30 ea       	ldi	r19, 0xA0	; 160
     eb8:	49 e0       	ldi	r20, 0x09	; 9
     eba:	5b e3       	ldi	r21, 0x3B	; 59
     ebc:	c7 01       	movw	r24, r14
     ebe:	b6 01       	movw	r22, r12
     ec0:	c5 d2       	rcall	.+1418   	; 0x144c <__gesf2>
     ec2:	18 16       	cp	r1, r24
     ec4:	64 f0       	brlt	.+24     	; 0xede <set_servo+0x64>
     ec6:	15 c0       	rjmp	.+42     	; 0xef2 <set_servo+0x78>
	float dir = (float)servo_dir;
	
	float servo_pw = dir/200000.0 + 0.0015;
	
	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     ec8:	0f 2e       	mov	r0, r31
     eca:	fa ef       	ldi	r31, 0xFA	; 250
     ecc:	cf 2e       	mov	r12, r31
     ece:	fd ee       	ldi	r31, 0xED	; 237
     ed0:	df 2e       	mov	r13, r31
     ed2:	fb e6       	ldi	r31, 0x6B	; 107
     ed4:	ef 2e       	mov	r14, r31
     ed6:	fa e3       	ldi	r31, 0x3A	; 58
     ed8:	ff 2e       	mov	r15, r31
     eda:	f0 2d       	mov	r31, r0
     edc:	0a c0       	rjmp	.+20     	; 0xef2 <set_servo+0x78>
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
     ede:	0f 2e       	mov	r0, r31
     ee0:	f7 e2       	ldi	r31, 0x27	; 39
     ee2:	cf 2e       	mov	r12, r31
     ee4:	f0 ea       	ldi	r31, 0xA0	; 160
     ee6:	df 2e       	mov	r13, r31
     ee8:	f9 e0       	ldi	r31, 0x09	; 9
     eea:	ef 2e       	mov	r14, r31
     eec:	fb e3       	ldi	r31, 0x3B	; 59
     eee:	ff 2e       	mov	r15, r31
     ef0:	f0 2d       	mov	r31, r0
	}
	//printf("servo_pw = %d  \r\n",servo_pw);
	PWM_pulse_set(servo_pw);
     ef2:	c7 01       	movw	r24, r14
     ef4:	b6 01       	movw	r22, r12
     ef6:	91 df       	rcall	.-222    	; 0xe1a <PWM_pulse_set>
	
     ef8:	ff 90       	pop	r15
     efa:	ef 90       	pop	r14
     efc:	df 90       	pop	r13
     efe:	cf 90       	pop	r12
     f00:	08 95       	ret

00000f02 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     f02:	8c e0       	ldi	r24, 0x0C	; 12
     f04:	80 93 b8 00 	sts	0x00B8, r24
     f08:	8f ef       	ldi	r24, 0xFF	; 255
     f0a:	80 93 bb 00 	sts	0x00BB, r24
     f0e:	84 e0       	ldi	r24, 0x04	; 4
     f10:	80 93 bc 00 	sts	0x00BC, r24
     f14:	08 95       	ret

00000f16 <TWI_Start_Transceiver_With_Data>:
     f16:	ec eb       	ldi	r30, 0xBC	; 188
     f18:	f0 e0       	ldi	r31, 0x00	; 0
     f1a:	20 81       	ld	r18, Z
     f1c:	20 fd       	sbrc	r18, 0
     f1e:	fd cf       	rjmp	.-6      	; 0xf1a <TWI_Start_Transceiver_With_Data+0x4>
     f20:	60 93 3d 03 	sts	0x033D, r22
     f24:	fc 01       	movw	r30, r24
     f26:	20 81       	ld	r18, Z
     f28:	20 93 3e 03 	sts	0x033E, r18
     f2c:	20 fd       	sbrc	r18, 0
     f2e:	0c c0       	rjmp	.+24     	; 0xf48 <TWI_Start_Transceiver_With_Data+0x32>
     f30:	62 30       	cpi	r22, 0x02	; 2
     f32:	50 f0       	brcs	.+20     	; 0xf48 <TWI_Start_Transceiver_With_Data+0x32>
     f34:	dc 01       	movw	r26, r24
     f36:	11 96       	adiw	r26, 0x01	; 1
     f38:	ef e3       	ldi	r30, 0x3F	; 63
     f3a:	f3 e0       	ldi	r31, 0x03	; 3
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	9d 91       	ld	r25, X+
     f40:	91 93       	st	Z+, r25
     f42:	8f 5f       	subi	r24, 0xFF	; 255
     f44:	86 13       	cpse	r24, r22
     f46:	fb cf       	rjmp	.-10     	; 0xf3e <TWI_Start_Transceiver_With_Data+0x28>
     f48:	10 92 3c 03 	sts	0x033C, r1
     f4c:	88 ef       	ldi	r24, 0xF8	; 248
     f4e:	80 93 17 02 	sts	0x0217, r24
     f52:	85 ea       	ldi	r24, 0xA5	; 165
     f54:	80 93 bc 00 	sts	0x00BC, r24
     f58:	08 95       	ret

00000f5a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     f5a:	1f 92       	push	r1
     f5c:	0f 92       	push	r0
     f5e:	0f b6       	in	r0, 0x3f	; 63
     f60:	0f 92       	push	r0
     f62:	11 24       	eor	r1, r1
     f64:	0b b6       	in	r0, 0x3b	; 59
     f66:	0f 92       	push	r0
     f68:	2f 93       	push	r18
     f6a:	3f 93       	push	r19
     f6c:	8f 93       	push	r24
     f6e:	9f 93       	push	r25
     f70:	af 93       	push	r26
     f72:	bf 93       	push	r27
     f74:	ef 93       	push	r30
     f76:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     f78:	80 91 b9 00 	lds	r24, 0x00B9
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	fc 01       	movw	r30, r24
     f80:	38 97       	sbiw	r30, 0x08	; 8
     f82:	e1 35       	cpi	r30, 0x51	; 81
     f84:	f1 05       	cpc	r31, r1
     f86:	08 f0       	brcs	.+2      	; 0xf8a <__vector_39+0x30>
     f88:	55 c0       	rjmp	.+170    	; 0x1034 <__vector_39+0xda>
     f8a:	ee 58       	subi	r30, 0x8E	; 142
     f8c:	ff 4f       	sbci	r31, 0xFF	; 255
     f8e:	17 c3       	rjmp	.+1582   	; 0x15be <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     f90:	10 92 3b 03 	sts	0x033B, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     f94:	e0 91 3b 03 	lds	r30, 0x033B
     f98:	80 91 3d 03 	lds	r24, 0x033D
     f9c:	e8 17       	cp	r30, r24
     f9e:	70 f4       	brcc	.+28     	; 0xfbc <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     fa0:	81 e0       	ldi	r24, 0x01	; 1
     fa2:	8e 0f       	add	r24, r30
     fa4:	80 93 3b 03 	sts	0x033B, r24
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	e2 5c       	subi	r30, 0xC2	; 194
     fac:	fc 4f       	sbci	r31, 0xFC	; 252
     fae:	80 81       	ld	r24, Z
     fb0:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     fb4:	85 e8       	ldi	r24, 0x85	; 133
     fb6:	80 93 bc 00 	sts	0x00BC, r24
     fba:	43 c0       	rjmp	.+134    	; 0x1042 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     fbc:	80 91 3c 03 	lds	r24, 0x033C
     fc0:	81 60       	ori	r24, 0x01	; 1
     fc2:	80 93 3c 03 	sts	0x033C, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     fc6:	84 e9       	ldi	r24, 0x94	; 148
     fc8:	80 93 bc 00 	sts	0x00BC, r24
     fcc:	3a c0       	rjmp	.+116    	; 0x1042 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     fce:	e0 91 3b 03 	lds	r30, 0x033B
     fd2:	81 e0       	ldi	r24, 0x01	; 1
     fd4:	8e 0f       	add	r24, r30
     fd6:	80 93 3b 03 	sts	0x033B, r24
     fda:	80 91 bb 00 	lds	r24, 0x00BB
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	e2 5c       	subi	r30, 0xC2	; 194
     fe2:	fc 4f       	sbci	r31, 0xFC	; 252
     fe4:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     fe6:	20 91 3b 03 	lds	r18, 0x033B
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	80 91 3d 03 	lds	r24, 0x033D
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	01 97       	sbiw	r24, 0x01	; 1
     ff4:	28 17       	cp	r18, r24
     ff6:	39 07       	cpc	r19, r25
     ff8:	24 f4       	brge	.+8      	; 0x1002 <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ffa:	85 ec       	ldi	r24, 0xC5	; 197
     ffc:	80 93 bc 00 	sts	0x00BC, r24
    1000:	20 c0       	rjmp	.+64     	; 0x1042 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1002:	85 e8       	ldi	r24, 0x85	; 133
    1004:	80 93 bc 00 	sts	0x00BC, r24
    1008:	1c c0       	rjmp	.+56     	; 0x1042 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
    100a:	80 91 bb 00 	lds	r24, 0x00BB
    100e:	e0 91 3b 03 	lds	r30, 0x033B
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	e2 5c       	subi	r30, 0xC2	; 194
    1016:	fc 4f       	sbci	r31, 0xFC	; 252
    1018:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
    101a:	80 91 3c 03 	lds	r24, 0x033C
    101e:	81 60       	ori	r24, 0x01	; 1
    1020:	80 93 3c 03 	sts	0x033C, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1024:	84 e9       	ldi	r24, 0x94	; 148
    1026:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
    102a:	0b c0       	rjmp	.+22     	; 0x1042 <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    102c:	85 ea       	ldi	r24, 0xA5	; 165
    102e:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
    1032:	07 c0       	rjmp	.+14     	; 0x1042 <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1034:	80 91 b9 00 	lds	r24, 0x00B9
    1038:	80 93 17 02 	sts	0x0217, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    103c:	84 e0       	ldi	r24, 0x04	; 4
    103e:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
}
    1042:	ff 91       	pop	r31
    1044:	ef 91       	pop	r30
    1046:	bf 91       	pop	r27
    1048:	af 91       	pop	r26
    104a:	9f 91       	pop	r25
    104c:	8f 91       	pop	r24
    104e:	3f 91       	pop	r19
    1050:	2f 91       	pop	r18
    1052:	0f 90       	pop	r0
    1054:	0b be       	out	0x3b, r0	; 59
    1056:	0f 90       	pop	r0
    1058:	0f be       	out	0x3f, r0	; 63
    105a:	0f 90       	pop	r0
    105c:	1f 90       	pop	r1
    105e:	18 95       	reti

00001060 <put_char>:
    1060:	e0 ec       	ldi	r30, 0xC0	; 192
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	90 81       	ld	r25, Z
    1066:	95 ff       	sbrs	r25, 5
    1068:	fd cf       	rjmp	.-6      	; 0x1064 <put_char+0x4>
    106a:	80 93 c6 00 	sts	0x00C6, r24
    106e:	80 e0       	ldi	r24, 0x00	; 0
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	08 95       	ret

00001074 <get_char>:
    1074:	e0 ec       	ldi	r30, 0xC0	; 192
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	80 81       	ld	r24, Z
    107a:	88 23       	and	r24, r24
    107c:	ec f7       	brge	.-6      	; 0x1078 <get_char+0x4>
    107e:	80 91 c6 00 	lds	r24, 0x00C6
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	08 95       	ret

00001086 <UART_init>:
    1086:	20 e0       	ldi	r18, 0x00	; 0
    1088:	38 e5       	ldi	r19, 0x58	; 88
    108a:	42 e0       	ldi	r20, 0x02	; 2
    108c:	50 e0       	ldi	r21, 0x00	; 0
    108e:	59 d2       	rcall	.+1202   	; 0x1542 <__udivmodsi4>
    1090:	21 50       	subi	r18, 0x01	; 1
    1092:	10 92 c5 00 	sts	0x00C5, r1
    1096:	20 93 c4 00 	sts	0x00C4, r18
    109a:	e2 ec       	ldi	r30, 0xC2	; 194
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	88 e0       	ldi	r24, 0x08	; 8
    10a0:	80 83       	st	Z, r24
    10a2:	86 e0       	ldi	r24, 0x06	; 6
    10a4:	80 83       	st	Z, r24
    10a6:	e1 ec       	ldi	r30, 0xC1	; 193
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	80 61       	ori	r24, 0x10	; 16
    10ae:	80 83       	st	Z, r24
    10b0:	80 81       	ld	r24, Z
    10b2:	88 60       	ori	r24, 0x08	; 8
    10b4:	80 83       	st	Z, r24
    10b6:	6a e3       	ldi	r22, 0x3A	; 58
    10b8:	78 e0       	ldi	r23, 0x08	; 8
    10ba:	80 e3       	ldi	r24, 0x30	; 48
    10bc:	98 e0       	ldi	r25, 0x08	; 8
    10be:	a0 c2       	rjmp	.+1344   	; 0x1600 <fdevopen>
    10c0:	08 95       	ret

000010c2 <SPI_init>:
    10c2:	87 e8       	ldi	r24, 0x87	; 135
    10c4:	84 b9       	out	0x04, r24	; 4
    10c6:	81 e5       	ldi	r24, 0x51	; 81
    10c8:	8c bd       	out	0x2c, r24	; 44
    10ca:	2f 9a       	sbi	0x05, 7	; 5
    10cc:	08 95       	ret

000010ce <SPI_write>:
    10ce:	8e bd       	out	0x2e, r24	; 46
    10d0:	0d b4       	in	r0, 0x2d	; 45
    10d2:	07 fe       	sbrs	r0, 7
    10d4:	fd cf       	rjmp	.-6      	; 0x10d0 <SPI_write+0x2>
    10d6:	08 95       	ret

000010d8 <SPI_read>:
    10d8:	1e bc       	out	0x2e, r1	; 46
    10da:	0d b4       	in	r0, 0x2d	; 45
    10dc:	07 fe       	sbrs	r0, 7
    10de:	fd cf       	rjmp	.-6      	; 0x10da <SPI_read+0x2>
    10e0:	8e b5       	in	r24, 0x2e	; 46
    10e2:	08 95       	ret

000010e4 <__subsf3>:
    10e4:	50 58       	subi	r21, 0x80	; 128

000010e6 <__addsf3>:
    10e6:	bb 27       	eor	r27, r27
    10e8:	aa 27       	eor	r26, r26
    10ea:	0e d0       	rcall	.+28     	; 0x1108 <__addsf3x>
    10ec:	75 c1       	rjmp	.+746    	; 0x13d8 <__fp_round>
    10ee:	66 d1       	rcall	.+716    	; 0x13bc <__fp_pscA>
    10f0:	30 f0       	brcs	.+12     	; 0x10fe <__addsf3+0x18>
    10f2:	6b d1       	rcall	.+726    	; 0x13ca <__fp_pscB>
    10f4:	20 f0       	brcs	.+8      	; 0x10fe <__addsf3+0x18>
    10f6:	31 f4       	brne	.+12     	; 0x1104 <__addsf3+0x1e>
    10f8:	9f 3f       	cpi	r25, 0xFF	; 255
    10fa:	11 f4       	brne	.+4      	; 0x1100 <__addsf3+0x1a>
    10fc:	1e f4       	brtc	.+6      	; 0x1104 <__addsf3+0x1e>
    10fe:	5b c1       	rjmp	.+694    	; 0x13b6 <__fp_nan>
    1100:	0e f4       	brtc	.+2      	; 0x1104 <__addsf3+0x1e>
    1102:	e0 95       	com	r30
    1104:	e7 fb       	bst	r30, 7
    1106:	51 c1       	rjmp	.+674    	; 0x13aa <__fp_inf>

00001108 <__addsf3x>:
    1108:	e9 2f       	mov	r30, r25
    110a:	77 d1       	rcall	.+750    	; 0x13fa <__fp_split3>
    110c:	80 f3       	brcs	.-32     	; 0x10ee <__addsf3+0x8>
    110e:	ba 17       	cp	r27, r26
    1110:	62 07       	cpc	r22, r18
    1112:	73 07       	cpc	r23, r19
    1114:	84 07       	cpc	r24, r20
    1116:	95 07       	cpc	r25, r21
    1118:	18 f0       	brcs	.+6      	; 0x1120 <__addsf3x+0x18>
    111a:	71 f4       	brne	.+28     	; 0x1138 <__addsf3x+0x30>
    111c:	9e f5       	brtc	.+102    	; 0x1184 <__addsf3x+0x7c>
    111e:	8f c1       	rjmp	.+798    	; 0x143e <__fp_zero>
    1120:	0e f4       	brtc	.+2      	; 0x1124 <__addsf3x+0x1c>
    1122:	e0 95       	com	r30
    1124:	0b 2e       	mov	r0, r27
    1126:	ba 2f       	mov	r27, r26
    1128:	a0 2d       	mov	r26, r0
    112a:	0b 01       	movw	r0, r22
    112c:	b9 01       	movw	r22, r18
    112e:	90 01       	movw	r18, r0
    1130:	0c 01       	movw	r0, r24
    1132:	ca 01       	movw	r24, r20
    1134:	a0 01       	movw	r20, r0
    1136:	11 24       	eor	r1, r1
    1138:	ff 27       	eor	r31, r31
    113a:	59 1b       	sub	r21, r25
    113c:	99 f0       	breq	.+38     	; 0x1164 <__addsf3x+0x5c>
    113e:	59 3f       	cpi	r21, 0xF9	; 249
    1140:	50 f4       	brcc	.+20     	; 0x1156 <__addsf3x+0x4e>
    1142:	50 3e       	cpi	r21, 0xE0	; 224
    1144:	68 f1       	brcs	.+90     	; 0x11a0 <__addsf3x+0x98>
    1146:	1a 16       	cp	r1, r26
    1148:	f0 40       	sbci	r31, 0x00	; 0
    114a:	a2 2f       	mov	r26, r18
    114c:	23 2f       	mov	r18, r19
    114e:	34 2f       	mov	r19, r20
    1150:	44 27       	eor	r20, r20
    1152:	58 5f       	subi	r21, 0xF8	; 248
    1154:	f3 cf       	rjmp	.-26     	; 0x113c <__addsf3x+0x34>
    1156:	46 95       	lsr	r20
    1158:	37 95       	ror	r19
    115a:	27 95       	ror	r18
    115c:	a7 95       	ror	r26
    115e:	f0 40       	sbci	r31, 0x00	; 0
    1160:	53 95       	inc	r21
    1162:	c9 f7       	brne	.-14     	; 0x1156 <__addsf3x+0x4e>
    1164:	7e f4       	brtc	.+30     	; 0x1184 <__addsf3x+0x7c>
    1166:	1f 16       	cp	r1, r31
    1168:	ba 0b       	sbc	r27, r26
    116a:	62 0b       	sbc	r22, r18
    116c:	73 0b       	sbc	r23, r19
    116e:	84 0b       	sbc	r24, r20
    1170:	ba f0       	brmi	.+46     	; 0x11a0 <__addsf3x+0x98>
    1172:	91 50       	subi	r25, 0x01	; 1
    1174:	a1 f0       	breq	.+40     	; 0x119e <__addsf3x+0x96>
    1176:	ff 0f       	add	r31, r31
    1178:	bb 1f       	adc	r27, r27
    117a:	66 1f       	adc	r22, r22
    117c:	77 1f       	adc	r23, r23
    117e:	88 1f       	adc	r24, r24
    1180:	c2 f7       	brpl	.-16     	; 0x1172 <__addsf3x+0x6a>
    1182:	0e c0       	rjmp	.+28     	; 0x11a0 <__addsf3x+0x98>
    1184:	ba 0f       	add	r27, r26
    1186:	62 1f       	adc	r22, r18
    1188:	73 1f       	adc	r23, r19
    118a:	84 1f       	adc	r24, r20
    118c:	48 f4       	brcc	.+18     	; 0x11a0 <__addsf3x+0x98>
    118e:	87 95       	ror	r24
    1190:	77 95       	ror	r23
    1192:	67 95       	ror	r22
    1194:	b7 95       	ror	r27
    1196:	f7 95       	ror	r31
    1198:	9e 3f       	cpi	r25, 0xFE	; 254
    119a:	08 f0       	brcs	.+2      	; 0x119e <__addsf3x+0x96>
    119c:	b3 cf       	rjmp	.-154    	; 0x1104 <__addsf3+0x1e>
    119e:	93 95       	inc	r25
    11a0:	88 0f       	add	r24, r24
    11a2:	08 f0       	brcs	.+2      	; 0x11a6 <__addsf3x+0x9e>
    11a4:	99 27       	eor	r25, r25
    11a6:	ee 0f       	add	r30, r30
    11a8:	97 95       	ror	r25
    11aa:	87 95       	ror	r24
    11ac:	08 95       	ret

000011ae <__cmpsf2>:
    11ae:	d9 d0       	rcall	.+434    	; 0x1362 <__fp_cmp>
    11b0:	08 f4       	brcc	.+2      	; 0x11b4 <__cmpsf2+0x6>
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	08 95       	ret

000011b6 <__divsf3>:
    11b6:	0c d0       	rcall	.+24     	; 0x11d0 <__divsf3x>
    11b8:	0f c1       	rjmp	.+542    	; 0x13d8 <__fp_round>
    11ba:	07 d1       	rcall	.+526    	; 0x13ca <__fp_pscB>
    11bc:	40 f0       	brcs	.+16     	; 0x11ce <__divsf3+0x18>
    11be:	fe d0       	rcall	.+508    	; 0x13bc <__fp_pscA>
    11c0:	30 f0       	brcs	.+12     	; 0x11ce <__divsf3+0x18>
    11c2:	21 f4       	brne	.+8      	; 0x11cc <__divsf3+0x16>
    11c4:	5f 3f       	cpi	r21, 0xFF	; 255
    11c6:	19 f0       	breq	.+6      	; 0x11ce <__divsf3+0x18>
    11c8:	f0 c0       	rjmp	.+480    	; 0x13aa <__fp_inf>
    11ca:	51 11       	cpse	r21, r1
    11cc:	39 c1       	rjmp	.+626    	; 0x1440 <__fp_szero>
    11ce:	f3 c0       	rjmp	.+486    	; 0x13b6 <__fp_nan>

000011d0 <__divsf3x>:
    11d0:	14 d1       	rcall	.+552    	; 0x13fa <__fp_split3>
    11d2:	98 f3       	brcs	.-26     	; 0x11ba <__divsf3+0x4>

000011d4 <__divsf3_pse>:
    11d4:	99 23       	and	r25, r25
    11d6:	c9 f3       	breq	.-14     	; 0x11ca <__divsf3+0x14>
    11d8:	55 23       	and	r21, r21
    11da:	b1 f3       	breq	.-20     	; 0x11c8 <__divsf3+0x12>
    11dc:	95 1b       	sub	r25, r21
    11de:	55 0b       	sbc	r21, r21
    11e0:	bb 27       	eor	r27, r27
    11e2:	aa 27       	eor	r26, r26
    11e4:	62 17       	cp	r22, r18
    11e6:	73 07       	cpc	r23, r19
    11e8:	84 07       	cpc	r24, r20
    11ea:	38 f0       	brcs	.+14     	; 0x11fa <__divsf3_pse+0x26>
    11ec:	9f 5f       	subi	r25, 0xFF	; 255
    11ee:	5f 4f       	sbci	r21, 0xFF	; 255
    11f0:	22 0f       	add	r18, r18
    11f2:	33 1f       	adc	r19, r19
    11f4:	44 1f       	adc	r20, r20
    11f6:	aa 1f       	adc	r26, r26
    11f8:	a9 f3       	breq	.-22     	; 0x11e4 <__divsf3_pse+0x10>
    11fa:	33 d0       	rcall	.+102    	; 0x1262 <__divsf3_pse+0x8e>
    11fc:	0e 2e       	mov	r0, r30
    11fe:	3a f0       	brmi	.+14     	; 0x120e <__divsf3_pse+0x3a>
    1200:	e0 e8       	ldi	r30, 0x80	; 128
    1202:	30 d0       	rcall	.+96     	; 0x1264 <__divsf3_pse+0x90>
    1204:	91 50       	subi	r25, 0x01	; 1
    1206:	50 40       	sbci	r21, 0x00	; 0
    1208:	e6 95       	lsr	r30
    120a:	00 1c       	adc	r0, r0
    120c:	ca f7       	brpl	.-14     	; 0x1200 <__divsf3_pse+0x2c>
    120e:	29 d0       	rcall	.+82     	; 0x1262 <__divsf3_pse+0x8e>
    1210:	fe 2f       	mov	r31, r30
    1212:	27 d0       	rcall	.+78     	; 0x1262 <__divsf3_pse+0x8e>
    1214:	66 0f       	add	r22, r22
    1216:	77 1f       	adc	r23, r23
    1218:	88 1f       	adc	r24, r24
    121a:	bb 1f       	adc	r27, r27
    121c:	26 17       	cp	r18, r22
    121e:	37 07       	cpc	r19, r23
    1220:	48 07       	cpc	r20, r24
    1222:	ab 07       	cpc	r26, r27
    1224:	b0 e8       	ldi	r27, 0x80	; 128
    1226:	09 f0       	breq	.+2      	; 0x122a <__divsf3_pse+0x56>
    1228:	bb 0b       	sbc	r27, r27
    122a:	80 2d       	mov	r24, r0
    122c:	bf 01       	movw	r22, r30
    122e:	ff 27       	eor	r31, r31
    1230:	93 58       	subi	r25, 0x83	; 131
    1232:	5f 4f       	sbci	r21, 0xFF	; 255
    1234:	2a f0       	brmi	.+10     	; 0x1240 <__divsf3_pse+0x6c>
    1236:	9e 3f       	cpi	r25, 0xFE	; 254
    1238:	51 05       	cpc	r21, r1
    123a:	68 f0       	brcs	.+26     	; 0x1256 <__divsf3_pse+0x82>
    123c:	b6 c0       	rjmp	.+364    	; 0x13aa <__fp_inf>
    123e:	00 c1       	rjmp	.+512    	; 0x1440 <__fp_szero>
    1240:	5f 3f       	cpi	r21, 0xFF	; 255
    1242:	ec f3       	brlt	.-6      	; 0x123e <__divsf3_pse+0x6a>
    1244:	98 3e       	cpi	r25, 0xE8	; 232
    1246:	dc f3       	brlt	.-10     	; 0x123e <__divsf3_pse+0x6a>
    1248:	86 95       	lsr	r24
    124a:	77 95       	ror	r23
    124c:	67 95       	ror	r22
    124e:	b7 95       	ror	r27
    1250:	f7 95       	ror	r31
    1252:	9f 5f       	subi	r25, 0xFF	; 255
    1254:	c9 f7       	brne	.-14     	; 0x1248 <__divsf3_pse+0x74>
    1256:	88 0f       	add	r24, r24
    1258:	91 1d       	adc	r25, r1
    125a:	96 95       	lsr	r25
    125c:	87 95       	ror	r24
    125e:	97 f9       	bld	r25, 7
    1260:	08 95       	ret
    1262:	e1 e0       	ldi	r30, 0x01	; 1
    1264:	66 0f       	add	r22, r22
    1266:	77 1f       	adc	r23, r23
    1268:	88 1f       	adc	r24, r24
    126a:	bb 1f       	adc	r27, r27
    126c:	62 17       	cp	r22, r18
    126e:	73 07       	cpc	r23, r19
    1270:	84 07       	cpc	r24, r20
    1272:	ba 07       	cpc	r27, r26
    1274:	20 f0       	brcs	.+8      	; 0x127e <__divsf3_pse+0xaa>
    1276:	62 1b       	sub	r22, r18
    1278:	73 0b       	sbc	r23, r19
    127a:	84 0b       	sbc	r24, r20
    127c:	ba 0b       	sbc	r27, r26
    127e:	ee 1f       	adc	r30, r30
    1280:	88 f7       	brcc	.-30     	; 0x1264 <__divsf3_pse+0x90>
    1282:	e0 95       	com	r30
    1284:	08 95       	ret

00001286 <__fixsfsi>:
    1286:	04 d0       	rcall	.+8      	; 0x1290 <__fixunssfsi>
    1288:	68 94       	set
    128a:	b1 11       	cpse	r27, r1
    128c:	d9 c0       	rjmp	.+434    	; 0x1440 <__fp_szero>
    128e:	08 95       	ret

00001290 <__fixunssfsi>:
    1290:	bc d0       	rcall	.+376    	; 0x140a <__fp_splitA>
    1292:	88 f0       	brcs	.+34     	; 0x12b6 <__fixunssfsi+0x26>
    1294:	9f 57       	subi	r25, 0x7F	; 127
    1296:	90 f0       	brcs	.+36     	; 0x12bc <__fixunssfsi+0x2c>
    1298:	b9 2f       	mov	r27, r25
    129a:	99 27       	eor	r25, r25
    129c:	b7 51       	subi	r27, 0x17	; 23
    129e:	a0 f0       	brcs	.+40     	; 0x12c8 <__fixunssfsi+0x38>
    12a0:	d1 f0       	breq	.+52     	; 0x12d6 <__fixunssfsi+0x46>
    12a2:	66 0f       	add	r22, r22
    12a4:	77 1f       	adc	r23, r23
    12a6:	88 1f       	adc	r24, r24
    12a8:	99 1f       	adc	r25, r25
    12aa:	1a f0       	brmi	.+6      	; 0x12b2 <__fixunssfsi+0x22>
    12ac:	ba 95       	dec	r27
    12ae:	c9 f7       	brne	.-14     	; 0x12a2 <__fixunssfsi+0x12>
    12b0:	12 c0       	rjmp	.+36     	; 0x12d6 <__fixunssfsi+0x46>
    12b2:	b1 30       	cpi	r27, 0x01	; 1
    12b4:	81 f0       	breq	.+32     	; 0x12d6 <__fixunssfsi+0x46>
    12b6:	c3 d0       	rcall	.+390    	; 0x143e <__fp_zero>
    12b8:	b1 e0       	ldi	r27, 0x01	; 1
    12ba:	08 95       	ret
    12bc:	c0 c0       	rjmp	.+384    	; 0x143e <__fp_zero>
    12be:	67 2f       	mov	r22, r23
    12c0:	78 2f       	mov	r23, r24
    12c2:	88 27       	eor	r24, r24
    12c4:	b8 5f       	subi	r27, 0xF8	; 248
    12c6:	39 f0       	breq	.+14     	; 0x12d6 <__fixunssfsi+0x46>
    12c8:	b9 3f       	cpi	r27, 0xF9	; 249
    12ca:	cc f3       	brlt	.-14     	; 0x12be <__fixunssfsi+0x2e>
    12cc:	86 95       	lsr	r24
    12ce:	77 95       	ror	r23
    12d0:	67 95       	ror	r22
    12d2:	b3 95       	inc	r27
    12d4:	d9 f7       	brne	.-10     	; 0x12cc <__fixunssfsi+0x3c>
    12d6:	3e f4       	brtc	.+14     	; 0x12e6 <__fixunssfsi+0x56>
    12d8:	90 95       	com	r25
    12da:	80 95       	com	r24
    12dc:	70 95       	com	r23
    12de:	61 95       	neg	r22
    12e0:	7f 4f       	sbci	r23, 0xFF	; 255
    12e2:	8f 4f       	sbci	r24, 0xFF	; 255
    12e4:	9f 4f       	sbci	r25, 0xFF	; 255
    12e6:	08 95       	ret

000012e8 <__floatunsisf>:
    12e8:	e8 94       	clt
    12ea:	09 c0       	rjmp	.+18     	; 0x12fe <__floatsisf+0x12>

000012ec <__floatsisf>:
    12ec:	97 fb       	bst	r25, 7
    12ee:	3e f4       	brtc	.+14     	; 0x12fe <__floatsisf+0x12>
    12f0:	90 95       	com	r25
    12f2:	80 95       	com	r24
    12f4:	70 95       	com	r23
    12f6:	61 95       	neg	r22
    12f8:	7f 4f       	sbci	r23, 0xFF	; 255
    12fa:	8f 4f       	sbci	r24, 0xFF	; 255
    12fc:	9f 4f       	sbci	r25, 0xFF	; 255
    12fe:	99 23       	and	r25, r25
    1300:	a9 f0       	breq	.+42     	; 0x132c <__floatsisf+0x40>
    1302:	f9 2f       	mov	r31, r25
    1304:	96 e9       	ldi	r25, 0x96	; 150
    1306:	bb 27       	eor	r27, r27
    1308:	93 95       	inc	r25
    130a:	f6 95       	lsr	r31
    130c:	87 95       	ror	r24
    130e:	77 95       	ror	r23
    1310:	67 95       	ror	r22
    1312:	b7 95       	ror	r27
    1314:	f1 11       	cpse	r31, r1
    1316:	f8 cf       	rjmp	.-16     	; 0x1308 <__floatsisf+0x1c>
    1318:	fa f4       	brpl	.+62     	; 0x1358 <__floatsisf+0x6c>
    131a:	bb 0f       	add	r27, r27
    131c:	11 f4       	brne	.+4      	; 0x1322 <__floatsisf+0x36>
    131e:	60 ff       	sbrs	r22, 0
    1320:	1b c0       	rjmp	.+54     	; 0x1358 <__floatsisf+0x6c>
    1322:	6f 5f       	subi	r22, 0xFF	; 255
    1324:	7f 4f       	sbci	r23, 0xFF	; 255
    1326:	8f 4f       	sbci	r24, 0xFF	; 255
    1328:	9f 4f       	sbci	r25, 0xFF	; 255
    132a:	16 c0       	rjmp	.+44     	; 0x1358 <__floatsisf+0x6c>
    132c:	88 23       	and	r24, r24
    132e:	11 f0       	breq	.+4      	; 0x1334 <__floatsisf+0x48>
    1330:	96 e9       	ldi	r25, 0x96	; 150
    1332:	11 c0       	rjmp	.+34     	; 0x1356 <__floatsisf+0x6a>
    1334:	77 23       	and	r23, r23
    1336:	21 f0       	breq	.+8      	; 0x1340 <__floatsisf+0x54>
    1338:	9e e8       	ldi	r25, 0x8E	; 142
    133a:	87 2f       	mov	r24, r23
    133c:	76 2f       	mov	r23, r22
    133e:	05 c0       	rjmp	.+10     	; 0x134a <__floatsisf+0x5e>
    1340:	66 23       	and	r22, r22
    1342:	71 f0       	breq	.+28     	; 0x1360 <__floatsisf+0x74>
    1344:	96 e8       	ldi	r25, 0x86	; 134
    1346:	86 2f       	mov	r24, r22
    1348:	70 e0       	ldi	r23, 0x00	; 0
    134a:	60 e0       	ldi	r22, 0x00	; 0
    134c:	2a f0       	brmi	.+10     	; 0x1358 <__floatsisf+0x6c>
    134e:	9a 95       	dec	r25
    1350:	66 0f       	add	r22, r22
    1352:	77 1f       	adc	r23, r23
    1354:	88 1f       	adc	r24, r24
    1356:	da f7       	brpl	.-10     	; 0x134e <__floatsisf+0x62>
    1358:	88 0f       	add	r24, r24
    135a:	96 95       	lsr	r25
    135c:	87 95       	ror	r24
    135e:	97 f9       	bld	r25, 7
    1360:	08 95       	ret

00001362 <__fp_cmp>:
    1362:	99 0f       	add	r25, r25
    1364:	00 08       	sbc	r0, r0
    1366:	55 0f       	add	r21, r21
    1368:	aa 0b       	sbc	r26, r26
    136a:	e0 e8       	ldi	r30, 0x80	; 128
    136c:	fe ef       	ldi	r31, 0xFE	; 254
    136e:	16 16       	cp	r1, r22
    1370:	17 06       	cpc	r1, r23
    1372:	e8 07       	cpc	r30, r24
    1374:	f9 07       	cpc	r31, r25
    1376:	c0 f0       	brcs	.+48     	; 0x13a8 <__fp_cmp+0x46>
    1378:	12 16       	cp	r1, r18
    137a:	13 06       	cpc	r1, r19
    137c:	e4 07       	cpc	r30, r20
    137e:	f5 07       	cpc	r31, r21
    1380:	98 f0       	brcs	.+38     	; 0x13a8 <__fp_cmp+0x46>
    1382:	62 1b       	sub	r22, r18
    1384:	73 0b       	sbc	r23, r19
    1386:	84 0b       	sbc	r24, r20
    1388:	95 0b       	sbc	r25, r21
    138a:	39 f4       	brne	.+14     	; 0x139a <__fp_cmp+0x38>
    138c:	0a 26       	eor	r0, r26
    138e:	61 f0       	breq	.+24     	; 0x13a8 <__fp_cmp+0x46>
    1390:	23 2b       	or	r18, r19
    1392:	24 2b       	or	r18, r20
    1394:	25 2b       	or	r18, r21
    1396:	21 f4       	brne	.+8      	; 0x13a0 <__fp_cmp+0x3e>
    1398:	08 95       	ret
    139a:	0a 26       	eor	r0, r26
    139c:	09 f4       	brne	.+2      	; 0x13a0 <__fp_cmp+0x3e>
    139e:	a1 40       	sbci	r26, 0x01	; 1
    13a0:	a6 95       	lsr	r26
    13a2:	8f ef       	ldi	r24, 0xFF	; 255
    13a4:	81 1d       	adc	r24, r1
    13a6:	81 1d       	adc	r24, r1
    13a8:	08 95       	ret

000013aa <__fp_inf>:
    13aa:	97 f9       	bld	r25, 7
    13ac:	9f 67       	ori	r25, 0x7F	; 127
    13ae:	80 e8       	ldi	r24, 0x80	; 128
    13b0:	70 e0       	ldi	r23, 0x00	; 0
    13b2:	60 e0       	ldi	r22, 0x00	; 0
    13b4:	08 95       	ret

000013b6 <__fp_nan>:
    13b6:	9f ef       	ldi	r25, 0xFF	; 255
    13b8:	80 ec       	ldi	r24, 0xC0	; 192
    13ba:	08 95       	ret

000013bc <__fp_pscA>:
    13bc:	00 24       	eor	r0, r0
    13be:	0a 94       	dec	r0
    13c0:	16 16       	cp	r1, r22
    13c2:	17 06       	cpc	r1, r23
    13c4:	18 06       	cpc	r1, r24
    13c6:	09 06       	cpc	r0, r25
    13c8:	08 95       	ret

000013ca <__fp_pscB>:
    13ca:	00 24       	eor	r0, r0
    13cc:	0a 94       	dec	r0
    13ce:	12 16       	cp	r1, r18
    13d0:	13 06       	cpc	r1, r19
    13d2:	14 06       	cpc	r1, r20
    13d4:	05 06       	cpc	r0, r21
    13d6:	08 95       	ret

000013d8 <__fp_round>:
    13d8:	09 2e       	mov	r0, r25
    13da:	03 94       	inc	r0
    13dc:	00 0c       	add	r0, r0
    13de:	11 f4       	brne	.+4      	; 0x13e4 <__fp_round+0xc>
    13e0:	88 23       	and	r24, r24
    13e2:	52 f0       	brmi	.+20     	; 0x13f8 <__fp_round+0x20>
    13e4:	bb 0f       	add	r27, r27
    13e6:	40 f4       	brcc	.+16     	; 0x13f8 <__fp_round+0x20>
    13e8:	bf 2b       	or	r27, r31
    13ea:	11 f4       	brne	.+4      	; 0x13f0 <__fp_round+0x18>
    13ec:	60 ff       	sbrs	r22, 0
    13ee:	04 c0       	rjmp	.+8      	; 0x13f8 <__fp_round+0x20>
    13f0:	6f 5f       	subi	r22, 0xFF	; 255
    13f2:	7f 4f       	sbci	r23, 0xFF	; 255
    13f4:	8f 4f       	sbci	r24, 0xFF	; 255
    13f6:	9f 4f       	sbci	r25, 0xFF	; 255
    13f8:	08 95       	ret

000013fa <__fp_split3>:
    13fa:	57 fd       	sbrc	r21, 7
    13fc:	90 58       	subi	r25, 0x80	; 128
    13fe:	44 0f       	add	r20, r20
    1400:	55 1f       	adc	r21, r21
    1402:	59 f0       	breq	.+22     	; 0x141a <__fp_splitA+0x10>
    1404:	5f 3f       	cpi	r21, 0xFF	; 255
    1406:	71 f0       	breq	.+28     	; 0x1424 <__fp_splitA+0x1a>
    1408:	47 95       	ror	r20

0000140a <__fp_splitA>:
    140a:	88 0f       	add	r24, r24
    140c:	97 fb       	bst	r25, 7
    140e:	99 1f       	adc	r25, r25
    1410:	61 f0       	breq	.+24     	; 0x142a <__fp_splitA+0x20>
    1412:	9f 3f       	cpi	r25, 0xFF	; 255
    1414:	79 f0       	breq	.+30     	; 0x1434 <__fp_splitA+0x2a>
    1416:	87 95       	ror	r24
    1418:	08 95       	ret
    141a:	12 16       	cp	r1, r18
    141c:	13 06       	cpc	r1, r19
    141e:	14 06       	cpc	r1, r20
    1420:	55 1f       	adc	r21, r21
    1422:	f2 cf       	rjmp	.-28     	; 0x1408 <__fp_split3+0xe>
    1424:	46 95       	lsr	r20
    1426:	f1 df       	rcall	.-30     	; 0x140a <__fp_splitA>
    1428:	08 c0       	rjmp	.+16     	; 0x143a <__fp_splitA+0x30>
    142a:	16 16       	cp	r1, r22
    142c:	17 06       	cpc	r1, r23
    142e:	18 06       	cpc	r1, r24
    1430:	99 1f       	adc	r25, r25
    1432:	f1 cf       	rjmp	.-30     	; 0x1416 <__fp_splitA+0xc>
    1434:	86 95       	lsr	r24
    1436:	71 05       	cpc	r23, r1
    1438:	61 05       	cpc	r22, r1
    143a:	08 94       	sec
    143c:	08 95       	ret

0000143e <__fp_zero>:
    143e:	e8 94       	clt

00001440 <__fp_szero>:
    1440:	bb 27       	eor	r27, r27
    1442:	66 27       	eor	r22, r22
    1444:	77 27       	eor	r23, r23
    1446:	cb 01       	movw	r24, r22
    1448:	97 f9       	bld	r25, 7
    144a:	08 95       	ret

0000144c <__gesf2>:
    144c:	8a df       	rcall	.-236    	; 0x1362 <__fp_cmp>
    144e:	08 f4       	brcc	.+2      	; 0x1452 <__gesf2+0x6>
    1450:	8f ef       	ldi	r24, 0xFF	; 255
    1452:	08 95       	ret

00001454 <__mulsf3>:
    1454:	0b d0       	rcall	.+22     	; 0x146c <__mulsf3x>
    1456:	c0 cf       	rjmp	.-128    	; 0x13d8 <__fp_round>
    1458:	b1 df       	rcall	.-158    	; 0x13bc <__fp_pscA>
    145a:	28 f0       	brcs	.+10     	; 0x1466 <__mulsf3+0x12>
    145c:	b6 df       	rcall	.-148    	; 0x13ca <__fp_pscB>
    145e:	18 f0       	brcs	.+6      	; 0x1466 <__mulsf3+0x12>
    1460:	95 23       	and	r25, r21
    1462:	09 f0       	breq	.+2      	; 0x1466 <__mulsf3+0x12>
    1464:	a2 cf       	rjmp	.-188    	; 0x13aa <__fp_inf>
    1466:	a7 cf       	rjmp	.-178    	; 0x13b6 <__fp_nan>
    1468:	11 24       	eor	r1, r1
    146a:	ea cf       	rjmp	.-44     	; 0x1440 <__fp_szero>

0000146c <__mulsf3x>:
    146c:	c6 df       	rcall	.-116    	; 0x13fa <__fp_split3>
    146e:	a0 f3       	brcs	.-24     	; 0x1458 <__mulsf3+0x4>

00001470 <__mulsf3_pse>:
    1470:	95 9f       	mul	r25, r21
    1472:	d1 f3       	breq	.-12     	; 0x1468 <__mulsf3+0x14>
    1474:	95 0f       	add	r25, r21
    1476:	50 e0       	ldi	r21, 0x00	; 0
    1478:	55 1f       	adc	r21, r21
    147a:	62 9f       	mul	r22, r18
    147c:	f0 01       	movw	r30, r0
    147e:	72 9f       	mul	r23, r18
    1480:	bb 27       	eor	r27, r27
    1482:	f0 0d       	add	r31, r0
    1484:	b1 1d       	adc	r27, r1
    1486:	63 9f       	mul	r22, r19
    1488:	aa 27       	eor	r26, r26
    148a:	f0 0d       	add	r31, r0
    148c:	b1 1d       	adc	r27, r1
    148e:	aa 1f       	adc	r26, r26
    1490:	64 9f       	mul	r22, r20
    1492:	66 27       	eor	r22, r22
    1494:	b0 0d       	add	r27, r0
    1496:	a1 1d       	adc	r26, r1
    1498:	66 1f       	adc	r22, r22
    149a:	82 9f       	mul	r24, r18
    149c:	22 27       	eor	r18, r18
    149e:	b0 0d       	add	r27, r0
    14a0:	a1 1d       	adc	r26, r1
    14a2:	62 1f       	adc	r22, r18
    14a4:	73 9f       	mul	r23, r19
    14a6:	b0 0d       	add	r27, r0
    14a8:	a1 1d       	adc	r26, r1
    14aa:	62 1f       	adc	r22, r18
    14ac:	83 9f       	mul	r24, r19
    14ae:	a0 0d       	add	r26, r0
    14b0:	61 1d       	adc	r22, r1
    14b2:	22 1f       	adc	r18, r18
    14b4:	74 9f       	mul	r23, r20
    14b6:	33 27       	eor	r19, r19
    14b8:	a0 0d       	add	r26, r0
    14ba:	61 1d       	adc	r22, r1
    14bc:	23 1f       	adc	r18, r19
    14be:	84 9f       	mul	r24, r20
    14c0:	60 0d       	add	r22, r0
    14c2:	21 1d       	adc	r18, r1
    14c4:	82 2f       	mov	r24, r18
    14c6:	76 2f       	mov	r23, r22
    14c8:	6a 2f       	mov	r22, r26
    14ca:	11 24       	eor	r1, r1
    14cc:	9f 57       	subi	r25, 0x7F	; 127
    14ce:	50 40       	sbci	r21, 0x00	; 0
    14d0:	8a f0       	brmi	.+34     	; 0x14f4 <__mulsf3_pse+0x84>
    14d2:	e1 f0       	breq	.+56     	; 0x150c <__mulsf3_pse+0x9c>
    14d4:	88 23       	and	r24, r24
    14d6:	4a f0       	brmi	.+18     	; 0x14ea <__mulsf3_pse+0x7a>
    14d8:	ee 0f       	add	r30, r30
    14da:	ff 1f       	adc	r31, r31
    14dc:	bb 1f       	adc	r27, r27
    14de:	66 1f       	adc	r22, r22
    14e0:	77 1f       	adc	r23, r23
    14e2:	88 1f       	adc	r24, r24
    14e4:	91 50       	subi	r25, 0x01	; 1
    14e6:	50 40       	sbci	r21, 0x00	; 0
    14e8:	a9 f7       	brne	.-22     	; 0x14d4 <__mulsf3_pse+0x64>
    14ea:	9e 3f       	cpi	r25, 0xFE	; 254
    14ec:	51 05       	cpc	r21, r1
    14ee:	70 f0       	brcs	.+28     	; 0x150c <__mulsf3_pse+0x9c>
    14f0:	5c cf       	rjmp	.-328    	; 0x13aa <__fp_inf>
    14f2:	a6 cf       	rjmp	.-180    	; 0x1440 <__fp_szero>
    14f4:	5f 3f       	cpi	r21, 0xFF	; 255
    14f6:	ec f3       	brlt	.-6      	; 0x14f2 <__mulsf3_pse+0x82>
    14f8:	98 3e       	cpi	r25, 0xE8	; 232
    14fa:	dc f3       	brlt	.-10     	; 0x14f2 <__mulsf3_pse+0x82>
    14fc:	86 95       	lsr	r24
    14fe:	77 95       	ror	r23
    1500:	67 95       	ror	r22
    1502:	b7 95       	ror	r27
    1504:	f7 95       	ror	r31
    1506:	e7 95       	ror	r30
    1508:	9f 5f       	subi	r25, 0xFF	; 255
    150a:	c1 f7       	brne	.-16     	; 0x14fc <__mulsf3_pse+0x8c>
    150c:	fe 2b       	or	r31, r30
    150e:	88 0f       	add	r24, r24
    1510:	91 1d       	adc	r25, r1
    1512:	96 95       	lsr	r25
    1514:	87 95       	ror	r24
    1516:	97 f9       	bld	r25, 7
    1518:	08 95       	ret

0000151a <__udivmodhi4>:
    151a:	aa 1b       	sub	r26, r26
    151c:	bb 1b       	sub	r27, r27
    151e:	51 e1       	ldi	r21, 0x11	; 17
    1520:	07 c0       	rjmp	.+14     	; 0x1530 <__udivmodhi4_ep>

00001522 <__udivmodhi4_loop>:
    1522:	aa 1f       	adc	r26, r26
    1524:	bb 1f       	adc	r27, r27
    1526:	a6 17       	cp	r26, r22
    1528:	b7 07       	cpc	r27, r23
    152a:	10 f0       	brcs	.+4      	; 0x1530 <__udivmodhi4_ep>
    152c:	a6 1b       	sub	r26, r22
    152e:	b7 0b       	sbc	r27, r23

00001530 <__udivmodhi4_ep>:
    1530:	88 1f       	adc	r24, r24
    1532:	99 1f       	adc	r25, r25
    1534:	5a 95       	dec	r21
    1536:	a9 f7       	brne	.-22     	; 0x1522 <__udivmodhi4_loop>
    1538:	80 95       	com	r24
    153a:	90 95       	com	r25
    153c:	bc 01       	movw	r22, r24
    153e:	cd 01       	movw	r24, r26
    1540:	08 95       	ret

00001542 <__udivmodsi4>:
    1542:	a1 e2       	ldi	r26, 0x21	; 33
    1544:	1a 2e       	mov	r1, r26
    1546:	aa 1b       	sub	r26, r26
    1548:	bb 1b       	sub	r27, r27
    154a:	fd 01       	movw	r30, r26
    154c:	0d c0       	rjmp	.+26     	; 0x1568 <__udivmodsi4_ep>

0000154e <__udivmodsi4_loop>:
    154e:	aa 1f       	adc	r26, r26
    1550:	bb 1f       	adc	r27, r27
    1552:	ee 1f       	adc	r30, r30
    1554:	ff 1f       	adc	r31, r31
    1556:	a2 17       	cp	r26, r18
    1558:	b3 07       	cpc	r27, r19
    155a:	e4 07       	cpc	r30, r20
    155c:	f5 07       	cpc	r31, r21
    155e:	20 f0       	brcs	.+8      	; 0x1568 <__udivmodsi4_ep>
    1560:	a2 1b       	sub	r26, r18
    1562:	b3 0b       	sbc	r27, r19
    1564:	e4 0b       	sbc	r30, r20
    1566:	f5 0b       	sbc	r31, r21

00001568 <__udivmodsi4_ep>:
    1568:	66 1f       	adc	r22, r22
    156a:	77 1f       	adc	r23, r23
    156c:	88 1f       	adc	r24, r24
    156e:	99 1f       	adc	r25, r25
    1570:	1a 94       	dec	r1
    1572:	69 f7       	brne	.-38     	; 0x154e <__udivmodsi4_loop>
    1574:	60 95       	com	r22
    1576:	70 95       	com	r23
    1578:	80 95       	com	r24
    157a:	90 95       	com	r25
    157c:	9b 01       	movw	r18, r22
    157e:	ac 01       	movw	r20, r24
    1580:	bd 01       	movw	r22, r26
    1582:	cf 01       	movw	r24, r30
    1584:	08 95       	ret

00001586 <__divmodsi4>:
    1586:	05 2e       	mov	r0, r21
    1588:	97 fb       	bst	r25, 7
    158a:	16 f4       	brtc	.+4      	; 0x1590 <__divmodsi4+0xa>
    158c:	00 94       	com	r0
    158e:	0f d0       	rcall	.+30     	; 0x15ae <__negsi2>
    1590:	57 fd       	sbrc	r21, 7
    1592:	05 d0       	rcall	.+10     	; 0x159e <__divmodsi4_neg2>
    1594:	d6 df       	rcall	.-84     	; 0x1542 <__udivmodsi4>
    1596:	07 fc       	sbrc	r0, 7
    1598:	02 d0       	rcall	.+4      	; 0x159e <__divmodsi4_neg2>
    159a:	46 f4       	brtc	.+16     	; 0x15ac <__divmodsi4_exit>
    159c:	08 c0       	rjmp	.+16     	; 0x15ae <__negsi2>

0000159e <__divmodsi4_neg2>:
    159e:	50 95       	com	r21
    15a0:	40 95       	com	r20
    15a2:	30 95       	com	r19
    15a4:	21 95       	neg	r18
    15a6:	3f 4f       	sbci	r19, 0xFF	; 255
    15a8:	4f 4f       	sbci	r20, 0xFF	; 255
    15aa:	5f 4f       	sbci	r21, 0xFF	; 255

000015ac <__divmodsi4_exit>:
    15ac:	08 95       	ret

000015ae <__negsi2>:
    15ae:	90 95       	com	r25
    15b0:	80 95       	com	r24
    15b2:	70 95       	com	r23
    15b4:	61 95       	neg	r22
    15b6:	7f 4f       	sbci	r23, 0xFF	; 255
    15b8:	8f 4f       	sbci	r24, 0xFF	; 255
    15ba:	9f 4f       	sbci	r25, 0xFF	; 255
    15bc:	08 95       	ret

000015be <__tablejump2__>:
    15be:	ee 0f       	add	r30, r30
    15c0:	ff 1f       	adc	r31, r31

000015c2 <__tablejump__>:
    15c2:	05 90       	lpm	r0, Z+
    15c4:	f4 91       	lpm	r31, Z
    15c6:	e0 2d       	mov	r30, r0
    15c8:	19 94       	eijmp

000015ca <__mulhisi3>:
    15ca:	05 d0       	rcall	.+10     	; 0x15d6 <__umulhisi3>
    15cc:	33 23       	and	r19, r19
    15ce:	12 f4       	brpl	.+4      	; 0x15d4 <__mulhisi3+0xa>
    15d0:	8a 1b       	sub	r24, r26
    15d2:	9b 0b       	sbc	r25, r27
    15d4:	10 c0       	rjmp	.+32     	; 0x15f6 <__usmulhisi3_tail>

000015d6 <__umulhisi3>:
    15d6:	a2 9f       	mul	r26, r18
    15d8:	b0 01       	movw	r22, r0
    15da:	b3 9f       	mul	r27, r19
    15dc:	c0 01       	movw	r24, r0
    15de:	a3 9f       	mul	r26, r19
    15e0:	70 0d       	add	r23, r0
    15e2:	81 1d       	adc	r24, r1
    15e4:	11 24       	eor	r1, r1
    15e6:	91 1d       	adc	r25, r1
    15e8:	b2 9f       	mul	r27, r18
    15ea:	70 0d       	add	r23, r0
    15ec:	81 1d       	adc	r24, r1
    15ee:	11 24       	eor	r1, r1
    15f0:	91 1d       	adc	r25, r1
    15f2:	08 95       	ret

000015f4 <__usmulhisi3>:
    15f4:	f0 df       	rcall	.-32     	; 0x15d6 <__umulhisi3>

000015f6 <__usmulhisi3_tail>:
    15f6:	b7 ff       	sbrs	r27, 7
    15f8:	08 95       	ret
    15fa:	82 1b       	sub	r24, r18
    15fc:	93 0b       	sbc	r25, r19
    15fe:	08 95       	ret

00001600 <fdevopen>:
    1600:	0f 93       	push	r16
    1602:	1f 93       	push	r17
    1604:	cf 93       	push	r28
    1606:	df 93       	push	r29
    1608:	ec 01       	movw	r28, r24
    160a:	8b 01       	movw	r16, r22
    160c:	00 97       	sbiw	r24, 0x00	; 0
    160e:	31 f4       	brne	.+12     	; 0x161c <fdevopen+0x1c>
    1610:	61 15       	cp	r22, r1
    1612:	71 05       	cpc	r23, r1
    1614:	19 f4       	brne	.+6      	; 0x161c <fdevopen+0x1c>
    1616:	80 e0       	ldi	r24, 0x00	; 0
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	37 c0       	rjmp	.+110    	; 0x168a <fdevopen+0x8a>
    161c:	6e e0       	ldi	r22, 0x0E	; 14
    161e:	70 e0       	ldi	r23, 0x00	; 0
    1620:	81 e0       	ldi	r24, 0x01	; 1
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	63 d2       	rcall	.+1222   	; 0x1aec <calloc>
    1626:	fc 01       	movw	r30, r24
    1628:	00 97       	sbiw	r24, 0x00	; 0
    162a:	a9 f3       	breq	.-22     	; 0x1616 <fdevopen+0x16>
    162c:	80 e8       	ldi	r24, 0x80	; 128
    162e:	83 83       	std	Z+3, r24	; 0x03
    1630:	01 15       	cp	r16, r1
    1632:	11 05       	cpc	r17, r1
    1634:	71 f0       	breq	.+28     	; 0x1652 <fdevopen+0x52>
    1636:	13 87       	std	Z+11, r17	; 0x0b
    1638:	02 87       	std	Z+10, r16	; 0x0a
    163a:	81 e8       	ldi	r24, 0x81	; 129
    163c:	83 83       	std	Z+3, r24	; 0x03
    163e:	80 91 73 03 	lds	r24, 0x0373
    1642:	90 91 74 03 	lds	r25, 0x0374
    1646:	89 2b       	or	r24, r25
    1648:	21 f4       	brne	.+8      	; 0x1652 <fdevopen+0x52>
    164a:	f0 93 74 03 	sts	0x0374, r31
    164e:	e0 93 73 03 	sts	0x0373, r30
    1652:	20 97       	sbiw	r28, 0x00	; 0
    1654:	c9 f0       	breq	.+50     	; 0x1688 <fdevopen+0x88>
    1656:	d1 87       	std	Z+9, r29	; 0x09
    1658:	c0 87       	std	Z+8, r28	; 0x08
    165a:	83 81       	ldd	r24, Z+3	; 0x03
    165c:	82 60       	ori	r24, 0x02	; 2
    165e:	83 83       	std	Z+3, r24	; 0x03
    1660:	80 91 75 03 	lds	r24, 0x0375
    1664:	90 91 76 03 	lds	r25, 0x0376
    1668:	89 2b       	or	r24, r25
    166a:	71 f4       	brne	.+28     	; 0x1688 <fdevopen+0x88>
    166c:	f0 93 76 03 	sts	0x0376, r31
    1670:	e0 93 75 03 	sts	0x0375, r30
    1674:	80 91 77 03 	lds	r24, 0x0377
    1678:	90 91 78 03 	lds	r25, 0x0378
    167c:	89 2b       	or	r24, r25
    167e:	21 f4       	brne	.+8      	; 0x1688 <fdevopen+0x88>
    1680:	f0 93 78 03 	sts	0x0378, r31
    1684:	e0 93 77 03 	sts	0x0377, r30
    1688:	cf 01       	movw	r24, r30
    168a:	df 91       	pop	r29
    168c:	cf 91       	pop	r28
    168e:	1f 91       	pop	r17
    1690:	0f 91       	pop	r16
    1692:	08 95       	ret

00001694 <printf>:
    1694:	cf 93       	push	r28
    1696:	df 93       	push	r29
    1698:	cd b7       	in	r28, 0x3d	; 61
    169a:	de b7       	in	r29, 0x3e	; 62
    169c:	fe 01       	movw	r30, r28
    169e:	36 96       	adiw	r30, 0x06	; 6
    16a0:	61 91       	ld	r22, Z+
    16a2:	71 91       	ld	r23, Z+
    16a4:	af 01       	movw	r20, r30
    16a6:	80 91 75 03 	lds	r24, 0x0375
    16aa:	90 91 76 03 	lds	r25, 0x0376
    16ae:	30 d0       	rcall	.+96     	; 0x1710 <vfprintf>
    16b0:	df 91       	pop	r29
    16b2:	cf 91       	pop	r28
    16b4:	08 95       	ret

000016b6 <puts>:
    16b6:	0f 93       	push	r16
    16b8:	1f 93       	push	r17
    16ba:	cf 93       	push	r28
    16bc:	df 93       	push	r29
    16be:	e0 91 75 03 	lds	r30, 0x0375
    16c2:	f0 91 76 03 	lds	r31, 0x0376
    16c6:	23 81       	ldd	r18, Z+3	; 0x03
    16c8:	21 ff       	sbrs	r18, 1
    16ca:	1b c0       	rjmp	.+54     	; 0x1702 <puts+0x4c>
    16cc:	ec 01       	movw	r28, r24
    16ce:	00 e0       	ldi	r16, 0x00	; 0
    16d0:	10 e0       	ldi	r17, 0x00	; 0
    16d2:	89 91       	ld	r24, Y+
    16d4:	60 91 75 03 	lds	r22, 0x0375
    16d8:	70 91 76 03 	lds	r23, 0x0376
    16dc:	db 01       	movw	r26, r22
    16de:	18 96       	adiw	r26, 0x08	; 8
    16e0:	ed 91       	ld	r30, X+
    16e2:	fc 91       	ld	r31, X
    16e4:	19 97       	sbiw	r26, 0x09	; 9
    16e6:	88 23       	and	r24, r24
    16e8:	31 f0       	breq	.+12     	; 0x16f6 <puts+0x40>
    16ea:	19 95       	eicall
    16ec:	89 2b       	or	r24, r25
    16ee:	89 f3       	breq	.-30     	; 0x16d2 <puts+0x1c>
    16f0:	0f ef       	ldi	r16, 0xFF	; 255
    16f2:	1f ef       	ldi	r17, 0xFF	; 255
    16f4:	ee cf       	rjmp	.-36     	; 0x16d2 <puts+0x1c>
    16f6:	8a e0       	ldi	r24, 0x0A	; 10
    16f8:	19 95       	eicall
    16fa:	89 2b       	or	r24, r25
    16fc:	11 f4       	brne	.+4      	; 0x1702 <puts+0x4c>
    16fe:	c8 01       	movw	r24, r16
    1700:	02 c0       	rjmp	.+4      	; 0x1706 <puts+0x50>
    1702:	8f ef       	ldi	r24, 0xFF	; 255
    1704:	9f ef       	ldi	r25, 0xFF	; 255
    1706:	df 91       	pop	r29
    1708:	cf 91       	pop	r28
    170a:	1f 91       	pop	r17
    170c:	0f 91       	pop	r16
    170e:	08 95       	ret

00001710 <vfprintf>:
    1710:	2f 92       	push	r2
    1712:	3f 92       	push	r3
    1714:	4f 92       	push	r4
    1716:	5f 92       	push	r5
    1718:	6f 92       	push	r6
    171a:	7f 92       	push	r7
    171c:	8f 92       	push	r8
    171e:	9f 92       	push	r9
    1720:	af 92       	push	r10
    1722:	bf 92       	push	r11
    1724:	cf 92       	push	r12
    1726:	df 92       	push	r13
    1728:	ef 92       	push	r14
    172a:	ff 92       	push	r15
    172c:	0f 93       	push	r16
    172e:	1f 93       	push	r17
    1730:	cf 93       	push	r28
    1732:	df 93       	push	r29
    1734:	cd b7       	in	r28, 0x3d	; 61
    1736:	de b7       	in	r29, 0x3e	; 62
    1738:	2c 97       	sbiw	r28, 0x0c	; 12
    173a:	0f b6       	in	r0, 0x3f	; 63
    173c:	f8 94       	cli
    173e:	de bf       	out	0x3e, r29	; 62
    1740:	0f be       	out	0x3f, r0	; 63
    1742:	cd bf       	out	0x3d, r28	; 61
    1744:	7c 01       	movw	r14, r24
    1746:	6b 01       	movw	r12, r22
    1748:	8a 01       	movw	r16, r20
    174a:	fc 01       	movw	r30, r24
    174c:	17 82       	std	Z+7, r1	; 0x07
    174e:	16 82       	std	Z+6, r1	; 0x06
    1750:	83 81       	ldd	r24, Z+3	; 0x03
    1752:	81 ff       	sbrs	r24, 1
    1754:	b0 c1       	rjmp	.+864    	; 0x1ab6 <vfprintf+0x3a6>
    1756:	ce 01       	movw	r24, r28
    1758:	01 96       	adiw	r24, 0x01	; 1
    175a:	4c 01       	movw	r8, r24
    175c:	f7 01       	movw	r30, r14
    175e:	93 81       	ldd	r25, Z+3	; 0x03
    1760:	f6 01       	movw	r30, r12
    1762:	93 fd       	sbrc	r25, 3
    1764:	85 91       	lpm	r24, Z+
    1766:	93 ff       	sbrs	r25, 3
    1768:	81 91       	ld	r24, Z+
    176a:	6f 01       	movw	r12, r30
    176c:	88 23       	and	r24, r24
    176e:	09 f4       	brne	.+2      	; 0x1772 <vfprintf+0x62>
    1770:	9e c1       	rjmp	.+828    	; 0x1aae <vfprintf+0x39e>
    1772:	85 32       	cpi	r24, 0x25	; 37
    1774:	39 f4       	brne	.+14     	; 0x1784 <vfprintf+0x74>
    1776:	93 fd       	sbrc	r25, 3
    1778:	85 91       	lpm	r24, Z+
    177a:	93 ff       	sbrs	r25, 3
    177c:	81 91       	ld	r24, Z+
    177e:	6f 01       	movw	r12, r30
    1780:	85 32       	cpi	r24, 0x25	; 37
    1782:	21 f4       	brne	.+8      	; 0x178c <vfprintf+0x7c>
    1784:	b7 01       	movw	r22, r14
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	0f d3       	rcall	.+1566   	; 0x1da8 <fputc>
    178a:	e8 cf       	rjmp	.-48     	; 0x175c <vfprintf+0x4c>
    178c:	51 2c       	mov	r5, r1
    178e:	31 2c       	mov	r3, r1
    1790:	20 e0       	ldi	r18, 0x00	; 0
    1792:	20 32       	cpi	r18, 0x20	; 32
    1794:	a0 f4       	brcc	.+40     	; 0x17be <vfprintf+0xae>
    1796:	8b 32       	cpi	r24, 0x2B	; 43
    1798:	69 f0       	breq	.+26     	; 0x17b4 <vfprintf+0xa4>
    179a:	30 f4       	brcc	.+12     	; 0x17a8 <vfprintf+0x98>
    179c:	80 32       	cpi	r24, 0x20	; 32
    179e:	59 f0       	breq	.+22     	; 0x17b6 <vfprintf+0xa6>
    17a0:	83 32       	cpi	r24, 0x23	; 35
    17a2:	69 f4       	brne	.+26     	; 0x17be <vfprintf+0xae>
    17a4:	20 61       	ori	r18, 0x10	; 16
    17a6:	2c c0       	rjmp	.+88     	; 0x1800 <vfprintf+0xf0>
    17a8:	8d 32       	cpi	r24, 0x2D	; 45
    17aa:	39 f0       	breq	.+14     	; 0x17ba <vfprintf+0xaa>
    17ac:	80 33       	cpi	r24, 0x30	; 48
    17ae:	39 f4       	brne	.+14     	; 0x17be <vfprintf+0xae>
    17b0:	21 60       	ori	r18, 0x01	; 1
    17b2:	26 c0       	rjmp	.+76     	; 0x1800 <vfprintf+0xf0>
    17b4:	22 60       	ori	r18, 0x02	; 2
    17b6:	24 60       	ori	r18, 0x04	; 4
    17b8:	23 c0       	rjmp	.+70     	; 0x1800 <vfprintf+0xf0>
    17ba:	28 60       	ori	r18, 0x08	; 8
    17bc:	21 c0       	rjmp	.+66     	; 0x1800 <vfprintf+0xf0>
    17be:	27 fd       	sbrc	r18, 7
    17c0:	27 c0       	rjmp	.+78     	; 0x1810 <vfprintf+0x100>
    17c2:	30 ed       	ldi	r19, 0xD0	; 208
    17c4:	38 0f       	add	r19, r24
    17c6:	3a 30       	cpi	r19, 0x0A	; 10
    17c8:	78 f4       	brcc	.+30     	; 0x17e8 <vfprintf+0xd8>
    17ca:	26 ff       	sbrs	r18, 6
    17cc:	06 c0       	rjmp	.+12     	; 0x17da <vfprintf+0xca>
    17ce:	fa e0       	ldi	r31, 0x0A	; 10
    17d0:	5f 9e       	mul	r5, r31
    17d2:	30 0d       	add	r19, r0
    17d4:	11 24       	eor	r1, r1
    17d6:	53 2e       	mov	r5, r19
    17d8:	13 c0       	rjmp	.+38     	; 0x1800 <vfprintf+0xf0>
    17da:	8a e0       	ldi	r24, 0x0A	; 10
    17dc:	38 9e       	mul	r3, r24
    17de:	30 0d       	add	r19, r0
    17e0:	11 24       	eor	r1, r1
    17e2:	33 2e       	mov	r3, r19
    17e4:	20 62       	ori	r18, 0x20	; 32
    17e6:	0c c0       	rjmp	.+24     	; 0x1800 <vfprintf+0xf0>
    17e8:	8e 32       	cpi	r24, 0x2E	; 46
    17ea:	21 f4       	brne	.+8      	; 0x17f4 <vfprintf+0xe4>
    17ec:	26 fd       	sbrc	r18, 6
    17ee:	5f c1       	rjmp	.+702    	; 0x1aae <vfprintf+0x39e>
    17f0:	20 64       	ori	r18, 0x40	; 64
    17f2:	06 c0       	rjmp	.+12     	; 0x1800 <vfprintf+0xf0>
    17f4:	8c 36       	cpi	r24, 0x6C	; 108
    17f6:	11 f4       	brne	.+4      	; 0x17fc <vfprintf+0xec>
    17f8:	20 68       	ori	r18, 0x80	; 128
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <vfprintf+0xf0>
    17fc:	88 36       	cpi	r24, 0x68	; 104
    17fe:	41 f4       	brne	.+16     	; 0x1810 <vfprintf+0x100>
    1800:	f6 01       	movw	r30, r12
    1802:	93 fd       	sbrc	r25, 3
    1804:	85 91       	lpm	r24, Z+
    1806:	93 ff       	sbrs	r25, 3
    1808:	81 91       	ld	r24, Z+
    180a:	6f 01       	movw	r12, r30
    180c:	81 11       	cpse	r24, r1
    180e:	c1 cf       	rjmp	.-126    	; 0x1792 <vfprintf+0x82>
    1810:	98 2f       	mov	r25, r24
    1812:	9f 7d       	andi	r25, 0xDF	; 223
    1814:	95 54       	subi	r25, 0x45	; 69
    1816:	93 30       	cpi	r25, 0x03	; 3
    1818:	28 f4       	brcc	.+10     	; 0x1824 <vfprintf+0x114>
    181a:	0c 5f       	subi	r16, 0xFC	; 252
    181c:	1f 4f       	sbci	r17, 0xFF	; 255
    181e:	ff e3       	ldi	r31, 0x3F	; 63
    1820:	f9 83       	std	Y+1, r31	; 0x01
    1822:	0d c0       	rjmp	.+26     	; 0x183e <vfprintf+0x12e>
    1824:	83 36       	cpi	r24, 0x63	; 99
    1826:	31 f0       	breq	.+12     	; 0x1834 <vfprintf+0x124>
    1828:	83 37       	cpi	r24, 0x73	; 115
    182a:	71 f0       	breq	.+28     	; 0x1848 <vfprintf+0x138>
    182c:	83 35       	cpi	r24, 0x53	; 83
    182e:	09 f0       	breq	.+2      	; 0x1832 <vfprintf+0x122>
    1830:	57 c0       	rjmp	.+174    	; 0x18e0 <vfprintf+0x1d0>
    1832:	21 c0       	rjmp	.+66     	; 0x1876 <vfprintf+0x166>
    1834:	f8 01       	movw	r30, r16
    1836:	80 81       	ld	r24, Z
    1838:	89 83       	std	Y+1, r24	; 0x01
    183a:	0e 5f       	subi	r16, 0xFE	; 254
    183c:	1f 4f       	sbci	r17, 0xFF	; 255
    183e:	44 24       	eor	r4, r4
    1840:	43 94       	inc	r4
    1842:	51 2c       	mov	r5, r1
    1844:	54 01       	movw	r10, r8
    1846:	14 c0       	rjmp	.+40     	; 0x1870 <vfprintf+0x160>
    1848:	38 01       	movw	r6, r16
    184a:	f2 e0       	ldi	r31, 0x02	; 2
    184c:	6f 0e       	add	r6, r31
    184e:	71 1c       	adc	r7, r1
    1850:	f8 01       	movw	r30, r16
    1852:	a0 80       	ld	r10, Z
    1854:	b1 80       	ldd	r11, Z+1	; 0x01
    1856:	26 ff       	sbrs	r18, 6
    1858:	03 c0       	rjmp	.+6      	; 0x1860 <vfprintf+0x150>
    185a:	65 2d       	mov	r22, r5
    185c:	70 e0       	ldi	r23, 0x00	; 0
    185e:	02 c0       	rjmp	.+4      	; 0x1864 <vfprintf+0x154>
    1860:	6f ef       	ldi	r22, 0xFF	; 255
    1862:	7f ef       	ldi	r23, 0xFF	; 255
    1864:	c5 01       	movw	r24, r10
    1866:	2c 87       	std	Y+12, r18	; 0x0c
    1868:	94 d2       	rcall	.+1320   	; 0x1d92 <strnlen>
    186a:	2c 01       	movw	r4, r24
    186c:	83 01       	movw	r16, r6
    186e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1870:	2f 77       	andi	r18, 0x7F	; 127
    1872:	22 2e       	mov	r2, r18
    1874:	16 c0       	rjmp	.+44     	; 0x18a2 <vfprintf+0x192>
    1876:	38 01       	movw	r6, r16
    1878:	f2 e0       	ldi	r31, 0x02	; 2
    187a:	6f 0e       	add	r6, r31
    187c:	71 1c       	adc	r7, r1
    187e:	f8 01       	movw	r30, r16
    1880:	a0 80       	ld	r10, Z
    1882:	b1 80       	ldd	r11, Z+1	; 0x01
    1884:	26 ff       	sbrs	r18, 6
    1886:	03 c0       	rjmp	.+6      	; 0x188e <vfprintf+0x17e>
    1888:	65 2d       	mov	r22, r5
    188a:	70 e0       	ldi	r23, 0x00	; 0
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <vfprintf+0x182>
    188e:	6f ef       	ldi	r22, 0xFF	; 255
    1890:	7f ef       	ldi	r23, 0xFF	; 255
    1892:	c5 01       	movw	r24, r10
    1894:	2c 87       	std	Y+12, r18	; 0x0c
    1896:	6b d2       	rcall	.+1238   	; 0x1d6e <strnlen_P>
    1898:	2c 01       	movw	r4, r24
    189a:	2c 85       	ldd	r18, Y+12	; 0x0c
    189c:	20 68       	ori	r18, 0x80	; 128
    189e:	22 2e       	mov	r2, r18
    18a0:	83 01       	movw	r16, r6
    18a2:	23 fc       	sbrc	r2, 3
    18a4:	19 c0       	rjmp	.+50     	; 0x18d8 <vfprintf+0x1c8>
    18a6:	83 2d       	mov	r24, r3
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	48 16       	cp	r4, r24
    18ac:	59 06       	cpc	r5, r25
    18ae:	a0 f4       	brcc	.+40     	; 0x18d8 <vfprintf+0x1c8>
    18b0:	b7 01       	movw	r22, r14
    18b2:	80 e2       	ldi	r24, 0x20	; 32
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	78 d2       	rcall	.+1264   	; 0x1da8 <fputc>
    18b8:	3a 94       	dec	r3
    18ba:	f5 cf       	rjmp	.-22     	; 0x18a6 <vfprintf+0x196>
    18bc:	f5 01       	movw	r30, r10
    18be:	27 fc       	sbrc	r2, 7
    18c0:	85 91       	lpm	r24, Z+
    18c2:	27 fe       	sbrs	r2, 7
    18c4:	81 91       	ld	r24, Z+
    18c6:	5f 01       	movw	r10, r30
    18c8:	b7 01       	movw	r22, r14
    18ca:	90 e0       	ldi	r25, 0x00	; 0
    18cc:	6d d2       	rcall	.+1242   	; 0x1da8 <fputc>
    18ce:	31 10       	cpse	r3, r1
    18d0:	3a 94       	dec	r3
    18d2:	f1 e0       	ldi	r31, 0x01	; 1
    18d4:	4f 1a       	sub	r4, r31
    18d6:	51 08       	sbc	r5, r1
    18d8:	41 14       	cp	r4, r1
    18da:	51 04       	cpc	r5, r1
    18dc:	79 f7       	brne	.-34     	; 0x18bc <vfprintf+0x1ac>
    18de:	de c0       	rjmp	.+444    	; 0x1a9c <vfprintf+0x38c>
    18e0:	84 36       	cpi	r24, 0x64	; 100
    18e2:	11 f0       	breq	.+4      	; 0x18e8 <vfprintf+0x1d8>
    18e4:	89 36       	cpi	r24, 0x69	; 105
    18e6:	31 f5       	brne	.+76     	; 0x1934 <vfprintf+0x224>
    18e8:	f8 01       	movw	r30, r16
    18ea:	27 ff       	sbrs	r18, 7
    18ec:	07 c0       	rjmp	.+14     	; 0x18fc <vfprintf+0x1ec>
    18ee:	60 81       	ld	r22, Z
    18f0:	71 81       	ldd	r23, Z+1	; 0x01
    18f2:	82 81       	ldd	r24, Z+2	; 0x02
    18f4:	93 81       	ldd	r25, Z+3	; 0x03
    18f6:	0c 5f       	subi	r16, 0xFC	; 252
    18f8:	1f 4f       	sbci	r17, 0xFF	; 255
    18fa:	08 c0       	rjmp	.+16     	; 0x190c <vfprintf+0x1fc>
    18fc:	60 81       	ld	r22, Z
    18fe:	71 81       	ldd	r23, Z+1	; 0x01
    1900:	88 27       	eor	r24, r24
    1902:	77 fd       	sbrc	r23, 7
    1904:	80 95       	com	r24
    1906:	98 2f       	mov	r25, r24
    1908:	0e 5f       	subi	r16, 0xFE	; 254
    190a:	1f 4f       	sbci	r17, 0xFF	; 255
    190c:	2f 76       	andi	r18, 0x6F	; 111
    190e:	b2 2e       	mov	r11, r18
    1910:	97 ff       	sbrs	r25, 7
    1912:	09 c0       	rjmp	.+18     	; 0x1926 <vfprintf+0x216>
    1914:	90 95       	com	r25
    1916:	80 95       	com	r24
    1918:	70 95       	com	r23
    191a:	61 95       	neg	r22
    191c:	7f 4f       	sbci	r23, 0xFF	; 255
    191e:	8f 4f       	sbci	r24, 0xFF	; 255
    1920:	9f 4f       	sbci	r25, 0xFF	; 255
    1922:	20 68       	ori	r18, 0x80	; 128
    1924:	b2 2e       	mov	r11, r18
    1926:	2a e0       	ldi	r18, 0x0A	; 10
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	a4 01       	movw	r20, r8
    192c:	6f d2       	rcall	.+1246   	; 0x1e0c <__ultoa_invert>
    192e:	a8 2e       	mov	r10, r24
    1930:	a8 18       	sub	r10, r8
    1932:	43 c0       	rjmp	.+134    	; 0x19ba <vfprintf+0x2aa>
    1934:	85 37       	cpi	r24, 0x75	; 117
    1936:	29 f4       	brne	.+10     	; 0x1942 <vfprintf+0x232>
    1938:	2f 7e       	andi	r18, 0xEF	; 239
    193a:	b2 2e       	mov	r11, r18
    193c:	2a e0       	ldi	r18, 0x0A	; 10
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	25 c0       	rjmp	.+74     	; 0x198c <vfprintf+0x27c>
    1942:	f2 2f       	mov	r31, r18
    1944:	f9 7f       	andi	r31, 0xF9	; 249
    1946:	bf 2e       	mov	r11, r31
    1948:	8f 36       	cpi	r24, 0x6F	; 111
    194a:	c1 f0       	breq	.+48     	; 0x197c <vfprintf+0x26c>
    194c:	18 f4       	brcc	.+6      	; 0x1954 <vfprintf+0x244>
    194e:	88 35       	cpi	r24, 0x58	; 88
    1950:	79 f0       	breq	.+30     	; 0x1970 <vfprintf+0x260>
    1952:	ad c0       	rjmp	.+346    	; 0x1aae <vfprintf+0x39e>
    1954:	80 37       	cpi	r24, 0x70	; 112
    1956:	19 f0       	breq	.+6      	; 0x195e <vfprintf+0x24e>
    1958:	88 37       	cpi	r24, 0x78	; 120
    195a:	21 f0       	breq	.+8      	; 0x1964 <vfprintf+0x254>
    195c:	a8 c0       	rjmp	.+336    	; 0x1aae <vfprintf+0x39e>
    195e:	2f 2f       	mov	r18, r31
    1960:	20 61       	ori	r18, 0x10	; 16
    1962:	b2 2e       	mov	r11, r18
    1964:	b4 fe       	sbrs	r11, 4
    1966:	0d c0       	rjmp	.+26     	; 0x1982 <vfprintf+0x272>
    1968:	8b 2d       	mov	r24, r11
    196a:	84 60       	ori	r24, 0x04	; 4
    196c:	b8 2e       	mov	r11, r24
    196e:	09 c0       	rjmp	.+18     	; 0x1982 <vfprintf+0x272>
    1970:	24 ff       	sbrs	r18, 4
    1972:	0a c0       	rjmp	.+20     	; 0x1988 <vfprintf+0x278>
    1974:	9f 2f       	mov	r25, r31
    1976:	96 60       	ori	r25, 0x06	; 6
    1978:	b9 2e       	mov	r11, r25
    197a:	06 c0       	rjmp	.+12     	; 0x1988 <vfprintf+0x278>
    197c:	28 e0       	ldi	r18, 0x08	; 8
    197e:	30 e0       	ldi	r19, 0x00	; 0
    1980:	05 c0       	rjmp	.+10     	; 0x198c <vfprintf+0x27c>
    1982:	20 e1       	ldi	r18, 0x10	; 16
    1984:	30 e0       	ldi	r19, 0x00	; 0
    1986:	02 c0       	rjmp	.+4      	; 0x198c <vfprintf+0x27c>
    1988:	20 e1       	ldi	r18, 0x10	; 16
    198a:	32 e0       	ldi	r19, 0x02	; 2
    198c:	f8 01       	movw	r30, r16
    198e:	b7 fe       	sbrs	r11, 7
    1990:	07 c0       	rjmp	.+14     	; 0x19a0 <vfprintf+0x290>
    1992:	60 81       	ld	r22, Z
    1994:	71 81       	ldd	r23, Z+1	; 0x01
    1996:	82 81       	ldd	r24, Z+2	; 0x02
    1998:	93 81       	ldd	r25, Z+3	; 0x03
    199a:	0c 5f       	subi	r16, 0xFC	; 252
    199c:	1f 4f       	sbci	r17, 0xFF	; 255
    199e:	06 c0       	rjmp	.+12     	; 0x19ac <vfprintf+0x29c>
    19a0:	60 81       	ld	r22, Z
    19a2:	71 81       	ldd	r23, Z+1	; 0x01
    19a4:	80 e0       	ldi	r24, 0x00	; 0
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	0e 5f       	subi	r16, 0xFE	; 254
    19aa:	1f 4f       	sbci	r17, 0xFF	; 255
    19ac:	a4 01       	movw	r20, r8
    19ae:	2e d2       	rcall	.+1116   	; 0x1e0c <__ultoa_invert>
    19b0:	a8 2e       	mov	r10, r24
    19b2:	a8 18       	sub	r10, r8
    19b4:	fb 2d       	mov	r31, r11
    19b6:	ff 77       	andi	r31, 0x7F	; 127
    19b8:	bf 2e       	mov	r11, r31
    19ba:	b6 fe       	sbrs	r11, 6
    19bc:	0b c0       	rjmp	.+22     	; 0x19d4 <vfprintf+0x2c4>
    19be:	2b 2d       	mov	r18, r11
    19c0:	2e 7f       	andi	r18, 0xFE	; 254
    19c2:	a5 14       	cp	r10, r5
    19c4:	50 f4       	brcc	.+20     	; 0x19da <vfprintf+0x2ca>
    19c6:	b4 fe       	sbrs	r11, 4
    19c8:	0a c0       	rjmp	.+20     	; 0x19de <vfprintf+0x2ce>
    19ca:	b2 fc       	sbrc	r11, 2
    19cc:	08 c0       	rjmp	.+16     	; 0x19de <vfprintf+0x2ce>
    19ce:	2b 2d       	mov	r18, r11
    19d0:	2e 7e       	andi	r18, 0xEE	; 238
    19d2:	05 c0       	rjmp	.+10     	; 0x19de <vfprintf+0x2ce>
    19d4:	7a 2c       	mov	r7, r10
    19d6:	2b 2d       	mov	r18, r11
    19d8:	03 c0       	rjmp	.+6      	; 0x19e0 <vfprintf+0x2d0>
    19da:	7a 2c       	mov	r7, r10
    19dc:	01 c0       	rjmp	.+2      	; 0x19e0 <vfprintf+0x2d0>
    19de:	75 2c       	mov	r7, r5
    19e0:	24 ff       	sbrs	r18, 4
    19e2:	0d c0       	rjmp	.+26     	; 0x19fe <vfprintf+0x2ee>
    19e4:	fe 01       	movw	r30, r28
    19e6:	ea 0d       	add	r30, r10
    19e8:	f1 1d       	adc	r31, r1
    19ea:	80 81       	ld	r24, Z
    19ec:	80 33       	cpi	r24, 0x30	; 48
    19ee:	11 f4       	brne	.+4      	; 0x19f4 <vfprintf+0x2e4>
    19f0:	29 7e       	andi	r18, 0xE9	; 233
    19f2:	09 c0       	rjmp	.+18     	; 0x1a06 <vfprintf+0x2f6>
    19f4:	22 ff       	sbrs	r18, 2
    19f6:	06 c0       	rjmp	.+12     	; 0x1a04 <vfprintf+0x2f4>
    19f8:	73 94       	inc	r7
    19fa:	73 94       	inc	r7
    19fc:	04 c0       	rjmp	.+8      	; 0x1a06 <vfprintf+0x2f6>
    19fe:	82 2f       	mov	r24, r18
    1a00:	86 78       	andi	r24, 0x86	; 134
    1a02:	09 f0       	breq	.+2      	; 0x1a06 <vfprintf+0x2f6>
    1a04:	73 94       	inc	r7
    1a06:	23 fd       	sbrc	r18, 3
    1a08:	12 c0       	rjmp	.+36     	; 0x1a2e <vfprintf+0x31e>
    1a0a:	20 ff       	sbrs	r18, 0
    1a0c:	06 c0       	rjmp	.+12     	; 0x1a1a <vfprintf+0x30a>
    1a0e:	5a 2c       	mov	r5, r10
    1a10:	73 14       	cp	r7, r3
    1a12:	18 f4       	brcc	.+6      	; 0x1a1a <vfprintf+0x30a>
    1a14:	53 0c       	add	r5, r3
    1a16:	57 18       	sub	r5, r7
    1a18:	73 2c       	mov	r7, r3
    1a1a:	73 14       	cp	r7, r3
    1a1c:	60 f4       	brcc	.+24     	; 0x1a36 <vfprintf+0x326>
    1a1e:	b7 01       	movw	r22, r14
    1a20:	80 e2       	ldi	r24, 0x20	; 32
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	2c 87       	std	Y+12, r18	; 0x0c
    1a26:	c0 d1       	rcall	.+896    	; 0x1da8 <fputc>
    1a28:	73 94       	inc	r7
    1a2a:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a2c:	f6 cf       	rjmp	.-20     	; 0x1a1a <vfprintf+0x30a>
    1a2e:	73 14       	cp	r7, r3
    1a30:	10 f4       	brcc	.+4      	; 0x1a36 <vfprintf+0x326>
    1a32:	37 18       	sub	r3, r7
    1a34:	01 c0       	rjmp	.+2      	; 0x1a38 <vfprintf+0x328>
    1a36:	31 2c       	mov	r3, r1
    1a38:	24 ff       	sbrs	r18, 4
    1a3a:	11 c0       	rjmp	.+34     	; 0x1a5e <vfprintf+0x34e>
    1a3c:	b7 01       	movw	r22, r14
    1a3e:	80 e3       	ldi	r24, 0x30	; 48
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	2c 87       	std	Y+12, r18	; 0x0c
    1a44:	b1 d1       	rcall	.+866    	; 0x1da8 <fputc>
    1a46:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a48:	22 ff       	sbrs	r18, 2
    1a4a:	16 c0       	rjmp	.+44     	; 0x1a78 <vfprintf+0x368>
    1a4c:	21 ff       	sbrs	r18, 1
    1a4e:	03 c0       	rjmp	.+6      	; 0x1a56 <vfprintf+0x346>
    1a50:	88 e5       	ldi	r24, 0x58	; 88
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	02 c0       	rjmp	.+4      	; 0x1a5a <vfprintf+0x34a>
    1a56:	88 e7       	ldi	r24, 0x78	; 120
    1a58:	90 e0       	ldi	r25, 0x00	; 0
    1a5a:	b7 01       	movw	r22, r14
    1a5c:	0c c0       	rjmp	.+24     	; 0x1a76 <vfprintf+0x366>
    1a5e:	82 2f       	mov	r24, r18
    1a60:	86 78       	andi	r24, 0x86	; 134
    1a62:	51 f0       	breq	.+20     	; 0x1a78 <vfprintf+0x368>
    1a64:	21 fd       	sbrc	r18, 1
    1a66:	02 c0       	rjmp	.+4      	; 0x1a6c <vfprintf+0x35c>
    1a68:	80 e2       	ldi	r24, 0x20	; 32
    1a6a:	01 c0       	rjmp	.+2      	; 0x1a6e <vfprintf+0x35e>
    1a6c:	8b e2       	ldi	r24, 0x2B	; 43
    1a6e:	27 fd       	sbrc	r18, 7
    1a70:	8d e2       	ldi	r24, 0x2D	; 45
    1a72:	b7 01       	movw	r22, r14
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	98 d1       	rcall	.+816    	; 0x1da8 <fputc>
    1a78:	a5 14       	cp	r10, r5
    1a7a:	30 f4       	brcc	.+12     	; 0x1a88 <vfprintf+0x378>
    1a7c:	b7 01       	movw	r22, r14
    1a7e:	80 e3       	ldi	r24, 0x30	; 48
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	92 d1       	rcall	.+804    	; 0x1da8 <fputc>
    1a84:	5a 94       	dec	r5
    1a86:	f8 cf       	rjmp	.-16     	; 0x1a78 <vfprintf+0x368>
    1a88:	aa 94       	dec	r10
    1a8a:	f4 01       	movw	r30, r8
    1a8c:	ea 0d       	add	r30, r10
    1a8e:	f1 1d       	adc	r31, r1
    1a90:	80 81       	ld	r24, Z
    1a92:	b7 01       	movw	r22, r14
    1a94:	90 e0       	ldi	r25, 0x00	; 0
    1a96:	88 d1       	rcall	.+784    	; 0x1da8 <fputc>
    1a98:	a1 10       	cpse	r10, r1
    1a9a:	f6 cf       	rjmp	.-20     	; 0x1a88 <vfprintf+0x378>
    1a9c:	33 20       	and	r3, r3
    1a9e:	09 f4       	brne	.+2      	; 0x1aa2 <vfprintf+0x392>
    1aa0:	5d ce       	rjmp	.-838    	; 0x175c <vfprintf+0x4c>
    1aa2:	b7 01       	movw	r22, r14
    1aa4:	80 e2       	ldi	r24, 0x20	; 32
    1aa6:	90 e0       	ldi	r25, 0x00	; 0
    1aa8:	7f d1       	rcall	.+766    	; 0x1da8 <fputc>
    1aaa:	3a 94       	dec	r3
    1aac:	f7 cf       	rjmp	.-18     	; 0x1a9c <vfprintf+0x38c>
    1aae:	f7 01       	movw	r30, r14
    1ab0:	86 81       	ldd	r24, Z+6	; 0x06
    1ab2:	97 81       	ldd	r25, Z+7	; 0x07
    1ab4:	02 c0       	rjmp	.+4      	; 0x1aba <vfprintf+0x3aa>
    1ab6:	8f ef       	ldi	r24, 0xFF	; 255
    1ab8:	9f ef       	ldi	r25, 0xFF	; 255
    1aba:	2c 96       	adiw	r28, 0x0c	; 12
    1abc:	0f b6       	in	r0, 0x3f	; 63
    1abe:	f8 94       	cli
    1ac0:	de bf       	out	0x3e, r29	; 62
    1ac2:	0f be       	out	0x3f, r0	; 63
    1ac4:	cd bf       	out	0x3d, r28	; 61
    1ac6:	df 91       	pop	r29
    1ac8:	cf 91       	pop	r28
    1aca:	1f 91       	pop	r17
    1acc:	0f 91       	pop	r16
    1ace:	ff 90       	pop	r15
    1ad0:	ef 90       	pop	r14
    1ad2:	df 90       	pop	r13
    1ad4:	cf 90       	pop	r12
    1ad6:	bf 90       	pop	r11
    1ad8:	af 90       	pop	r10
    1ada:	9f 90       	pop	r9
    1adc:	8f 90       	pop	r8
    1ade:	7f 90       	pop	r7
    1ae0:	6f 90       	pop	r6
    1ae2:	5f 90       	pop	r5
    1ae4:	4f 90       	pop	r4
    1ae6:	3f 90       	pop	r3
    1ae8:	2f 90       	pop	r2
    1aea:	08 95       	ret

00001aec <calloc>:
    1aec:	0f 93       	push	r16
    1aee:	1f 93       	push	r17
    1af0:	cf 93       	push	r28
    1af2:	df 93       	push	r29
    1af4:	86 9f       	mul	r24, r22
    1af6:	80 01       	movw	r16, r0
    1af8:	87 9f       	mul	r24, r23
    1afa:	10 0d       	add	r17, r0
    1afc:	96 9f       	mul	r25, r22
    1afe:	10 0d       	add	r17, r0
    1b00:	11 24       	eor	r1, r1
    1b02:	c8 01       	movw	r24, r16
    1b04:	0d d0       	rcall	.+26     	; 0x1b20 <malloc>
    1b06:	ec 01       	movw	r28, r24
    1b08:	00 97       	sbiw	r24, 0x00	; 0
    1b0a:	21 f0       	breq	.+8      	; 0x1b14 <calloc+0x28>
    1b0c:	a8 01       	movw	r20, r16
    1b0e:	60 e0       	ldi	r22, 0x00	; 0
    1b10:	70 e0       	ldi	r23, 0x00	; 0
    1b12:	38 d1       	rcall	.+624    	; 0x1d84 <memset>
    1b14:	ce 01       	movw	r24, r28
    1b16:	df 91       	pop	r29
    1b18:	cf 91       	pop	r28
    1b1a:	1f 91       	pop	r17
    1b1c:	0f 91       	pop	r16
    1b1e:	08 95       	ret

00001b20 <malloc>:
    1b20:	cf 93       	push	r28
    1b22:	df 93       	push	r29
    1b24:	82 30       	cpi	r24, 0x02	; 2
    1b26:	91 05       	cpc	r25, r1
    1b28:	10 f4       	brcc	.+4      	; 0x1b2e <malloc+0xe>
    1b2a:	82 e0       	ldi	r24, 0x02	; 2
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	e0 91 7b 03 	lds	r30, 0x037B
    1b32:	f0 91 7c 03 	lds	r31, 0x037C
    1b36:	20 e0       	ldi	r18, 0x00	; 0
    1b38:	30 e0       	ldi	r19, 0x00	; 0
    1b3a:	a0 e0       	ldi	r26, 0x00	; 0
    1b3c:	b0 e0       	ldi	r27, 0x00	; 0
    1b3e:	30 97       	sbiw	r30, 0x00	; 0
    1b40:	39 f1       	breq	.+78     	; 0x1b90 <malloc+0x70>
    1b42:	40 81       	ld	r20, Z
    1b44:	51 81       	ldd	r21, Z+1	; 0x01
    1b46:	48 17       	cp	r20, r24
    1b48:	59 07       	cpc	r21, r25
    1b4a:	b8 f0       	brcs	.+46     	; 0x1b7a <malloc+0x5a>
    1b4c:	48 17       	cp	r20, r24
    1b4e:	59 07       	cpc	r21, r25
    1b50:	71 f4       	brne	.+28     	; 0x1b6e <malloc+0x4e>
    1b52:	82 81       	ldd	r24, Z+2	; 0x02
    1b54:	93 81       	ldd	r25, Z+3	; 0x03
    1b56:	10 97       	sbiw	r26, 0x00	; 0
    1b58:	29 f0       	breq	.+10     	; 0x1b64 <malloc+0x44>
    1b5a:	13 96       	adiw	r26, 0x03	; 3
    1b5c:	9c 93       	st	X, r25
    1b5e:	8e 93       	st	-X, r24
    1b60:	12 97       	sbiw	r26, 0x02	; 2
    1b62:	2c c0       	rjmp	.+88     	; 0x1bbc <malloc+0x9c>
    1b64:	90 93 7c 03 	sts	0x037C, r25
    1b68:	80 93 7b 03 	sts	0x037B, r24
    1b6c:	27 c0       	rjmp	.+78     	; 0x1bbc <malloc+0x9c>
    1b6e:	21 15       	cp	r18, r1
    1b70:	31 05       	cpc	r19, r1
    1b72:	31 f0       	breq	.+12     	; 0x1b80 <malloc+0x60>
    1b74:	42 17       	cp	r20, r18
    1b76:	53 07       	cpc	r21, r19
    1b78:	18 f0       	brcs	.+6      	; 0x1b80 <malloc+0x60>
    1b7a:	a9 01       	movw	r20, r18
    1b7c:	db 01       	movw	r26, r22
    1b7e:	01 c0       	rjmp	.+2      	; 0x1b82 <malloc+0x62>
    1b80:	ef 01       	movw	r28, r30
    1b82:	9a 01       	movw	r18, r20
    1b84:	bd 01       	movw	r22, r26
    1b86:	df 01       	movw	r26, r30
    1b88:	02 80       	ldd	r0, Z+2	; 0x02
    1b8a:	f3 81       	ldd	r31, Z+3	; 0x03
    1b8c:	e0 2d       	mov	r30, r0
    1b8e:	d7 cf       	rjmp	.-82     	; 0x1b3e <malloc+0x1e>
    1b90:	21 15       	cp	r18, r1
    1b92:	31 05       	cpc	r19, r1
    1b94:	f9 f0       	breq	.+62     	; 0x1bd4 <malloc+0xb4>
    1b96:	28 1b       	sub	r18, r24
    1b98:	39 0b       	sbc	r19, r25
    1b9a:	24 30       	cpi	r18, 0x04	; 4
    1b9c:	31 05       	cpc	r19, r1
    1b9e:	80 f4       	brcc	.+32     	; 0x1bc0 <malloc+0xa0>
    1ba0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba2:	9b 81       	ldd	r25, Y+3	; 0x03
    1ba4:	61 15       	cp	r22, r1
    1ba6:	71 05       	cpc	r23, r1
    1ba8:	21 f0       	breq	.+8      	; 0x1bb2 <malloc+0x92>
    1baa:	fb 01       	movw	r30, r22
    1bac:	93 83       	std	Z+3, r25	; 0x03
    1bae:	82 83       	std	Z+2, r24	; 0x02
    1bb0:	04 c0       	rjmp	.+8      	; 0x1bba <malloc+0x9a>
    1bb2:	90 93 7c 03 	sts	0x037C, r25
    1bb6:	80 93 7b 03 	sts	0x037B, r24
    1bba:	fe 01       	movw	r30, r28
    1bbc:	32 96       	adiw	r30, 0x02	; 2
    1bbe:	44 c0       	rjmp	.+136    	; 0x1c48 <malloc+0x128>
    1bc0:	fe 01       	movw	r30, r28
    1bc2:	e2 0f       	add	r30, r18
    1bc4:	f3 1f       	adc	r31, r19
    1bc6:	81 93       	st	Z+, r24
    1bc8:	91 93       	st	Z+, r25
    1bca:	22 50       	subi	r18, 0x02	; 2
    1bcc:	31 09       	sbc	r19, r1
    1bce:	39 83       	std	Y+1, r19	; 0x01
    1bd0:	28 83       	st	Y, r18
    1bd2:	3a c0       	rjmp	.+116    	; 0x1c48 <malloc+0x128>
    1bd4:	20 91 79 03 	lds	r18, 0x0379
    1bd8:	30 91 7a 03 	lds	r19, 0x037A
    1bdc:	23 2b       	or	r18, r19
    1bde:	41 f4       	brne	.+16     	; 0x1bf0 <malloc+0xd0>
    1be0:	20 91 02 02 	lds	r18, 0x0202
    1be4:	30 91 03 02 	lds	r19, 0x0203
    1be8:	30 93 7a 03 	sts	0x037A, r19
    1bec:	20 93 79 03 	sts	0x0379, r18
    1bf0:	20 91 00 02 	lds	r18, 0x0200
    1bf4:	30 91 01 02 	lds	r19, 0x0201
    1bf8:	21 15       	cp	r18, r1
    1bfa:	31 05       	cpc	r19, r1
    1bfc:	41 f4       	brne	.+16     	; 0x1c0e <malloc+0xee>
    1bfe:	2d b7       	in	r18, 0x3d	; 61
    1c00:	3e b7       	in	r19, 0x3e	; 62
    1c02:	40 91 04 02 	lds	r20, 0x0204
    1c06:	50 91 05 02 	lds	r21, 0x0205
    1c0a:	24 1b       	sub	r18, r20
    1c0c:	35 0b       	sbc	r19, r21
    1c0e:	e0 91 79 03 	lds	r30, 0x0379
    1c12:	f0 91 7a 03 	lds	r31, 0x037A
    1c16:	e2 17       	cp	r30, r18
    1c18:	f3 07       	cpc	r31, r19
    1c1a:	a0 f4       	brcc	.+40     	; 0x1c44 <malloc+0x124>
    1c1c:	2e 1b       	sub	r18, r30
    1c1e:	3f 0b       	sbc	r19, r31
    1c20:	28 17       	cp	r18, r24
    1c22:	39 07       	cpc	r19, r25
    1c24:	78 f0       	brcs	.+30     	; 0x1c44 <malloc+0x124>
    1c26:	ac 01       	movw	r20, r24
    1c28:	4e 5f       	subi	r20, 0xFE	; 254
    1c2a:	5f 4f       	sbci	r21, 0xFF	; 255
    1c2c:	24 17       	cp	r18, r20
    1c2e:	35 07       	cpc	r19, r21
    1c30:	48 f0       	brcs	.+18     	; 0x1c44 <malloc+0x124>
    1c32:	4e 0f       	add	r20, r30
    1c34:	5f 1f       	adc	r21, r31
    1c36:	50 93 7a 03 	sts	0x037A, r21
    1c3a:	40 93 79 03 	sts	0x0379, r20
    1c3e:	81 93       	st	Z+, r24
    1c40:	91 93       	st	Z+, r25
    1c42:	02 c0       	rjmp	.+4      	; 0x1c48 <malloc+0x128>
    1c44:	e0 e0       	ldi	r30, 0x00	; 0
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	cf 01       	movw	r24, r30
    1c4a:	df 91       	pop	r29
    1c4c:	cf 91       	pop	r28
    1c4e:	08 95       	ret

00001c50 <free>:
    1c50:	cf 93       	push	r28
    1c52:	df 93       	push	r29
    1c54:	00 97       	sbiw	r24, 0x00	; 0
    1c56:	09 f4       	brne	.+2      	; 0x1c5a <free+0xa>
    1c58:	87 c0       	rjmp	.+270    	; 0x1d68 <free+0x118>
    1c5a:	fc 01       	movw	r30, r24
    1c5c:	32 97       	sbiw	r30, 0x02	; 2
    1c5e:	13 82       	std	Z+3, r1	; 0x03
    1c60:	12 82       	std	Z+2, r1	; 0x02
    1c62:	c0 91 7b 03 	lds	r28, 0x037B
    1c66:	d0 91 7c 03 	lds	r29, 0x037C
    1c6a:	20 97       	sbiw	r28, 0x00	; 0
    1c6c:	81 f4       	brne	.+32     	; 0x1c8e <free+0x3e>
    1c6e:	20 81       	ld	r18, Z
    1c70:	31 81       	ldd	r19, Z+1	; 0x01
    1c72:	28 0f       	add	r18, r24
    1c74:	39 1f       	adc	r19, r25
    1c76:	80 91 79 03 	lds	r24, 0x0379
    1c7a:	90 91 7a 03 	lds	r25, 0x037A
    1c7e:	82 17       	cp	r24, r18
    1c80:	93 07       	cpc	r25, r19
    1c82:	79 f5       	brne	.+94     	; 0x1ce2 <free+0x92>
    1c84:	f0 93 7a 03 	sts	0x037A, r31
    1c88:	e0 93 79 03 	sts	0x0379, r30
    1c8c:	6d c0       	rjmp	.+218    	; 0x1d68 <free+0x118>
    1c8e:	de 01       	movw	r26, r28
    1c90:	20 e0       	ldi	r18, 0x00	; 0
    1c92:	30 e0       	ldi	r19, 0x00	; 0
    1c94:	ae 17       	cp	r26, r30
    1c96:	bf 07       	cpc	r27, r31
    1c98:	50 f4       	brcc	.+20     	; 0x1cae <free+0x5e>
    1c9a:	12 96       	adiw	r26, 0x02	; 2
    1c9c:	4d 91       	ld	r20, X+
    1c9e:	5c 91       	ld	r21, X
    1ca0:	13 97       	sbiw	r26, 0x03	; 3
    1ca2:	9d 01       	movw	r18, r26
    1ca4:	41 15       	cp	r20, r1
    1ca6:	51 05       	cpc	r21, r1
    1ca8:	09 f1       	breq	.+66     	; 0x1cec <free+0x9c>
    1caa:	da 01       	movw	r26, r20
    1cac:	f3 cf       	rjmp	.-26     	; 0x1c94 <free+0x44>
    1cae:	b3 83       	std	Z+3, r27	; 0x03
    1cb0:	a2 83       	std	Z+2, r26	; 0x02
    1cb2:	40 81       	ld	r20, Z
    1cb4:	51 81       	ldd	r21, Z+1	; 0x01
    1cb6:	84 0f       	add	r24, r20
    1cb8:	95 1f       	adc	r25, r21
    1cba:	8a 17       	cp	r24, r26
    1cbc:	9b 07       	cpc	r25, r27
    1cbe:	71 f4       	brne	.+28     	; 0x1cdc <free+0x8c>
    1cc0:	8d 91       	ld	r24, X+
    1cc2:	9c 91       	ld	r25, X
    1cc4:	11 97       	sbiw	r26, 0x01	; 1
    1cc6:	84 0f       	add	r24, r20
    1cc8:	95 1f       	adc	r25, r21
    1cca:	02 96       	adiw	r24, 0x02	; 2
    1ccc:	91 83       	std	Z+1, r25	; 0x01
    1cce:	80 83       	st	Z, r24
    1cd0:	12 96       	adiw	r26, 0x02	; 2
    1cd2:	8d 91       	ld	r24, X+
    1cd4:	9c 91       	ld	r25, X
    1cd6:	13 97       	sbiw	r26, 0x03	; 3
    1cd8:	93 83       	std	Z+3, r25	; 0x03
    1cda:	82 83       	std	Z+2, r24	; 0x02
    1cdc:	21 15       	cp	r18, r1
    1cde:	31 05       	cpc	r19, r1
    1ce0:	29 f4       	brne	.+10     	; 0x1cec <free+0x9c>
    1ce2:	f0 93 7c 03 	sts	0x037C, r31
    1ce6:	e0 93 7b 03 	sts	0x037B, r30
    1cea:	3e c0       	rjmp	.+124    	; 0x1d68 <free+0x118>
    1cec:	d9 01       	movw	r26, r18
    1cee:	13 96       	adiw	r26, 0x03	; 3
    1cf0:	fc 93       	st	X, r31
    1cf2:	ee 93       	st	-X, r30
    1cf4:	12 97       	sbiw	r26, 0x02	; 2
    1cf6:	4d 91       	ld	r20, X+
    1cf8:	5d 91       	ld	r21, X+
    1cfa:	a4 0f       	add	r26, r20
    1cfc:	b5 1f       	adc	r27, r21
    1cfe:	ea 17       	cp	r30, r26
    1d00:	fb 07       	cpc	r31, r27
    1d02:	79 f4       	brne	.+30     	; 0x1d22 <free+0xd2>
    1d04:	80 81       	ld	r24, Z
    1d06:	91 81       	ldd	r25, Z+1	; 0x01
    1d08:	84 0f       	add	r24, r20
    1d0a:	95 1f       	adc	r25, r21
    1d0c:	02 96       	adiw	r24, 0x02	; 2
    1d0e:	d9 01       	movw	r26, r18
    1d10:	11 96       	adiw	r26, 0x01	; 1
    1d12:	9c 93       	st	X, r25
    1d14:	8e 93       	st	-X, r24
    1d16:	82 81       	ldd	r24, Z+2	; 0x02
    1d18:	93 81       	ldd	r25, Z+3	; 0x03
    1d1a:	13 96       	adiw	r26, 0x03	; 3
    1d1c:	9c 93       	st	X, r25
    1d1e:	8e 93       	st	-X, r24
    1d20:	12 97       	sbiw	r26, 0x02	; 2
    1d22:	e0 e0       	ldi	r30, 0x00	; 0
    1d24:	f0 e0       	ldi	r31, 0x00	; 0
    1d26:	8a 81       	ldd	r24, Y+2	; 0x02
    1d28:	9b 81       	ldd	r25, Y+3	; 0x03
    1d2a:	00 97       	sbiw	r24, 0x00	; 0
    1d2c:	19 f0       	breq	.+6      	; 0x1d34 <free+0xe4>
    1d2e:	fe 01       	movw	r30, r28
    1d30:	ec 01       	movw	r28, r24
    1d32:	f9 cf       	rjmp	.-14     	; 0x1d26 <free+0xd6>
    1d34:	ce 01       	movw	r24, r28
    1d36:	02 96       	adiw	r24, 0x02	; 2
    1d38:	28 81       	ld	r18, Y
    1d3a:	39 81       	ldd	r19, Y+1	; 0x01
    1d3c:	82 0f       	add	r24, r18
    1d3e:	93 1f       	adc	r25, r19
    1d40:	20 91 79 03 	lds	r18, 0x0379
    1d44:	30 91 7a 03 	lds	r19, 0x037A
    1d48:	28 17       	cp	r18, r24
    1d4a:	39 07       	cpc	r19, r25
    1d4c:	69 f4       	brne	.+26     	; 0x1d68 <free+0x118>
    1d4e:	30 97       	sbiw	r30, 0x00	; 0
    1d50:	29 f4       	brne	.+10     	; 0x1d5c <free+0x10c>
    1d52:	10 92 7c 03 	sts	0x037C, r1
    1d56:	10 92 7b 03 	sts	0x037B, r1
    1d5a:	02 c0       	rjmp	.+4      	; 0x1d60 <free+0x110>
    1d5c:	13 82       	std	Z+3, r1	; 0x03
    1d5e:	12 82       	std	Z+2, r1	; 0x02
    1d60:	d0 93 7a 03 	sts	0x037A, r29
    1d64:	c0 93 79 03 	sts	0x0379, r28
    1d68:	df 91       	pop	r29
    1d6a:	cf 91       	pop	r28
    1d6c:	08 95       	ret

00001d6e <strnlen_P>:
    1d6e:	fc 01       	movw	r30, r24
    1d70:	05 90       	lpm	r0, Z+
    1d72:	61 50       	subi	r22, 0x01	; 1
    1d74:	70 40       	sbci	r23, 0x00	; 0
    1d76:	01 10       	cpse	r0, r1
    1d78:	d8 f7       	brcc	.-10     	; 0x1d70 <strnlen_P+0x2>
    1d7a:	80 95       	com	r24
    1d7c:	90 95       	com	r25
    1d7e:	8e 0f       	add	r24, r30
    1d80:	9f 1f       	adc	r25, r31
    1d82:	08 95       	ret

00001d84 <memset>:
    1d84:	dc 01       	movw	r26, r24
    1d86:	01 c0       	rjmp	.+2      	; 0x1d8a <memset+0x6>
    1d88:	6d 93       	st	X+, r22
    1d8a:	41 50       	subi	r20, 0x01	; 1
    1d8c:	50 40       	sbci	r21, 0x00	; 0
    1d8e:	e0 f7       	brcc	.-8      	; 0x1d88 <memset+0x4>
    1d90:	08 95       	ret

00001d92 <strnlen>:
    1d92:	fc 01       	movw	r30, r24
    1d94:	61 50       	subi	r22, 0x01	; 1
    1d96:	70 40       	sbci	r23, 0x00	; 0
    1d98:	01 90       	ld	r0, Z+
    1d9a:	01 10       	cpse	r0, r1
    1d9c:	d8 f7       	brcc	.-10     	; 0x1d94 <strnlen+0x2>
    1d9e:	80 95       	com	r24
    1da0:	90 95       	com	r25
    1da2:	8e 0f       	add	r24, r30
    1da4:	9f 1f       	adc	r25, r31
    1da6:	08 95       	ret

00001da8 <fputc>:
    1da8:	0f 93       	push	r16
    1daa:	1f 93       	push	r17
    1dac:	cf 93       	push	r28
    1dae:	df 93       	push	r29
    1db0:	18 2f       	mov	r17, r24
    1db2:	09 2f       	mov	r16, r25
    1db4:	eb 01       	movw	r28, r22
    1db6:	8b 81       	ldd	r24, Y+3	; 0x03
    1db8:	81 fd       	sbrc	r24, 1
    1dba:	03 c0       	rjmp	.+6      	; 0x1dc2 <fputc+0x1a>
    1dbc:	8f ef       	ldi	r24, 0xFF	; 255
    1dbe:	9f ef       	ldi	r25, 0xFF	; 255
    1dc0:	20 c0       	rjmp	.+64     	; 0x1e02 <fputc+0x5a>
    1dc2:	82 ff       	sbrs	r24, 2
    1dc4:	10 c0       	rjmp	.+32     	; 0x1de6 <fputc+0x3e>
    1dc6:	4e 81       	ldd	r20, Y+6	; 0x06
    1dc8:	5f 81       	ldd	r21, Y+7	; 0x07
    1dca:	2c 81       	ldd	r18, Y+4	; 0x04
    1dcc:	3d 81       	ldd	r19, Y+5	; 0x05
    1dce:	42 17       	cp	r20, r18
    1dd0:	53 07       	cpc	r21, r19
    1dd2:	7c f4       	brge	.+30     	; 0x1df2 <fputc+0x4a>
    1dd4:	e8 81       	ld	r30, Y
    1dd6:	f9 81       	ldd	r31, Y+1	; 0x01
    1dd8:	9f 01       	movw	r18, r30
    1dda:	2f 5f       	subi	r18, 0xFF	; 255
    1ddc:	3f 4f       	sbci	r19, 0xFF	; 255
    1dde:	39 83       	std	Y+1, r19	; 0x01
    1de0:	28 83       	st	Y, r18
    1de2:	10 83       	st	Z, r17
    1de4:	06 c0       	rjmp	.+12     	; 0x1df2 <fputc+0x4a>
    1de6:	e8 85       	ldd	r30, Y+8	; 0x08
    1de8:	f9 85       	ldd	r31, Y+9	; 0x09
    1dea:	81 2f       	mov	r24, r17
    1dec:	19 95       	eicall
    1dee:	89 2b       	or	r24, r25
    1df0:	29 f7       	brne	.-54     	; 0x1dbc <fputc+0x14>
    1df2:	2e 81       	ldd	r18, Y+6	; 0x06
    1df4:	3f 81       	ldd	r19, Y+7	; 0x07
    1df6:	2f 5f       	subi	r18, 0xFF	; 255
    1df8:	3f 4f       	sbci	r19, 0xFF	; 255
    1dfa:	3f 83       	std	Y+7, r19	; 0x07
    1dfc:	2e 83       	std	Y+6, r18	; 0x06
    1dfe:	81 2f       	mov	r24, r17
    1e00:	90 2f       	mov	r25, r16
    1e02:	df 91       	pop	r29
    1e04:	cf 91       	pop	r28
    1e06:	1f 91       	pop	r17
    1e08:	0f 91       	pop	r16
    1e0a:	08 95       	ret

00001e0c <__ultoa_invert>:
    1e0c:	fa 01       	movw	r30, r20
    1e0e:	aa 27       	eor	r26, r26
    1e10:	28 30       	cpi	r18, 0x08	; 8
    1e12:	51 f1       	breq	.+84     	; 0x1e68 <__ultoa_invert+0x5c>
    1e14:	20 31       	cpi	r18, 0x10	; 16
    1e16:	81 f1       	breq	.+96     	; 0x1e78 <__ultoa_invert+0x6c>
    1e18:	e8 94       	clt
    1e1a:	6f 93       	push	r22
    1e1c:	6e 7f       	andi	r22, 0xFE	; 254
    1e1e:	6e 5f       	subi	r22, 0xFE	; 254
    1e20:	7f 4f       	sbci	r23, 0xFF	; 255
    1e22:	8f 4f       	sbci	r24, 0xFF	; 255
    1e24:	9f 4f       	sbci	r25, 0xFF	; 255
    1e26:	af 4f       	sbci	r26, 0xFF	; 255
    1e28:	b1 e0       	ldi	r27, 0x01	; 1
    1e2a:	3e d0       	rcall	.+124    	; 0x1ea8 <__ultoa_invert+0x9c>
    1e2c:	b4 e0       	ldi	r27, 0x04	; 4
    1e2e:	3c d0       	rcall	.+120    	; 0x1ea8 <__ultoa_invert+0x9c>
    1e30:	67 0f       	add	r22, r23
    1e32:	78 1f       	adc	r23, r24
    1e34:	89 1f       	adc	r24, r25
    1e36:	9a 1f       	adc	r25, r26
    1e38:	a1 1d       	adc	r26, r1
    1e3a:	68 0f       	add	r22, r24
    1e3c:	79 1f       	adc	r23, r25
    1e3e:	8a 1f       	adc	r24, r26
    1e40:	91 1d       	adc	r25, r1
    1e42:	a1 1d       	adc	r26, r1
    1e44:	6a 0f       	add	r22, r26
    1e46:	71 1d       	adc	r23, r1
    1e48:	81 1d       	adc	r24, r1
    1e4a:	91 1d       	adc	r25, r1
    1e4c:	a1 1d       	adc	r26, r1
    1e4e:	20 d0       	rcall	.+64     	; 0x1e90 <__ultoa_invert+0x84>
    1e50:	09 f4       	brne	.+2      	; 0x1e54 <__ultoa_invert+0x48>
    1e52:	68 94       	set
    1e54:	3f 91       	pop	r19
    1e56:	2a e0       	ldi	r18, 0x0A	; 10
    1e58:	26 9f       	mul	r18, r22
    1e5a:	11 24       	eor	r1, r1
    1e5c:	30 19       	sub	r19, r0
    1e5e:	30 5d       	subi	r19, 0xD0	; 208
    1e60:	31 93       	st	Z+, r19
    1e62:	de f6       	brtc	.-74     	; 0x1e1a <__ultoa_invert+0xe>
    1e64:	cf 01       	movw	r24, r30
    1e66:	08 95       	ret
    1e68:	46 2f       	mov	r20, r22
    1e6a:	47 70       	andi	r20, 0x07	; 7
    1e6c:	40 5d       	subi	r20, 0xD0	; 208
    1e6e:	41 93       	st	Z+, r20
    1e70:	b3 e0       	ldi	r27, 0x03	; 3
    1e72:	0f d0       	rcall	.+30     	; 0x1e92 <__ultoa_invert+0x86>
    1e74:	c9 f7       	brne	.-14     	; 0x1e68 <__ultoa_invert+0x5c>
    1e76:	f6 cf       	rjmp	.-20     	; 0x1e64 <__ultoa_invert+0x58>
    1e78:	46 2f       	mov	r20, r22
    1e7a:	4f 70       	andi	r20, 0x0F	; 15
    1e7c:	40 5d       	subi	r20, 0xD0	; 208
    1e7e:	4a 33       	cpi	r20, 0x3A	; 58
    1e80:	18 f0       	brcs	.+6      	; 0x1e88 <__ultoa_invert+0x7c>
    1e82:	49 5d       	subi	r20, 0xD9	; 217
    1e84:	31 fd       	sbrc	r19, 1
    1e86:	40 52       	subi	r20, 0x20	; 32
    1e88:	41 93       	st	Z+, r20
    1e8a:	02 d0       	rcall	.+4      	; 0x1e90 <__ultoa_invert+0x84>
    1e8c:	a9 f7       	brne	.-22     	; 0x1e78 <__ultoa_invert+0x6c>
    1e8e:	ea cf       	rjmp	.-44     	; 0x1e64 <__ultoa_invert+0x58>
    1e90:	b4 e0       	ldi	r27, 0x04	; 4
    1e92:	a6 95       	lsr	r26
    1e94:	97 95       	ror	r25
    1e96:	87 95       	ror	r24
    1e98:	77 95       	ror	r23
    1e9a:	67 95       	ror	r22
    1e9c:	ba 95       	dec	r27
    1e9e:	c9 f7       	brne	.-14     	; 0x1e92 <__ultoa_invert+0x86>
    1ea0:	00 97       	sbiw	r24, 0x00	; 0
    1ea2:	61 05       	cpc	r22, r1
    1ea4:	71 05       	cpc	r23, r1
    1ea6:	08 95       	ret
    1ea8:	9b 01       	movw	r18, r22
    1eaa:	ac 01       	movw	r20, r24
    1eac:	0a 2e       	mov	r0, r26
    1eae:	06 94       	lsr	r0
    1eb0:	57 95       	ror	r21
    1eb2:	47 95       	ror	r20
    1eb4:	37 95       	ror	r19
    1eb6:	27 95       	ror	r18
    1eb8:	ba 95       	dec	r27
    1eba:	c9 f7       	brne	.-14     	; 0x1eae <__ultoa_invert+0xa2>
    1ebc:	62 0f       	add	r22, r18
    1ebe:	73 1f       	adc	r23, r19
    1ec0:	84 1f       	adc	r24, r20
    1ec2:	95 1f       	adc	r25, r21
    1ec4:	a0 1d       	adc	r26, r0
    1ec6:	08 95       	ret

00001ec8 <_exit>:
    1ec8:	f8 94       	cli

00001eca <__stop_program>:
    1eca:	ff cf       	rjmp	.-2      	; 0x1eca <__stop_program>
