Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 17:05:37 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (63)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (63)
----------------------
 There are 63 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -42.421   -26864.926                    654                 4519        0.098        0.000                      0                 4519        4.500        0.000                       0                  1624  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -42.421   -26864.926                    654                 4519        0.098        0.000                      0                 4519        4.500        0.000                       0                  1624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          654  Failing Endpoints,  Worst Slack      -42.421ns,  Total Violation   -26864.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -42.421ns  (required time - arrival time)
  Source:                 keyboard_controller/m_/button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        52.049ns  (logic 13.785ns (26.484%)  route 38.264ns (73.515%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=4 LUT5=14 LUT6=39 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.567     5.151    keyboard_controller/m_/button_cond/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  keyboard_controller/m_/button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyboard_controller/m_/button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.069     6.738    keyboard_controller/m_/button_cond/M_ctr_q_reg[2]
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  keyboard_controller/m_/button_cond/M_last_q_i_6__4/O
                         net (fo=2, routed)           0.659     7.521    keyboard_controller/m_/button_cond/M_last_q_i_6__4_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  keyboard_controller/m_/button_cond/FSM_onehot_M_game_fsm_q[65]_i_11/O
                         net (fo=1, routed)           0.798     8.443    keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[2]_i_9
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  keyboard_controller/l_/button_cond/FSM_onehot_M_game_fsm_q[65]_i_9/O
                         net (fo=3, routed)           0.890     9.457    keyboard_controller/l_/button_cond/M_last_q_reg_2
    SLICE_X44Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.581 r  keyboard_controller/l_/button_cond/FSM_onehot_M_game_fsm_q[65]_i_6/O
                         net (fo=2, routed)           0.650    10.231    keyboard_controller/l_/button_cond/M_last_q_reg_1
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.355 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    11.060    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.184 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.109    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.931    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.055 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.930    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.790    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.228 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.605    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.911 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.361    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.485 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.796    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.920 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    18.074    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.198 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.545    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.669 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.992    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.116 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.550    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.674 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    20.000    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.124 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.421    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.545 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.545    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.793 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.386    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.688 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.999    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.123 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.461    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.585 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.866    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.990 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.287    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.411 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.716    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.840 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.840    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.088 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.521    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.827 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.398    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.522 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.676    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.800 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.517    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.641 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.176    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.300 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.485    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.609 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.913    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.037 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    33.037    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.461 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.893    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.196 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.612    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.736 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    35.035    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.159 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.563    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.687 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.250    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.374 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.715    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.839 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.146    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.270 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.270    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.518 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.934    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.236 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.643    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.767 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.137    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.261 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.703    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.827 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.188    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.312 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.629    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.753 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.753    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.980 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.471    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.774 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    42.065    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.189 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.484    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.608 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.192    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.316 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.316    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.557 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.557    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.655 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.958    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.277 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.870    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.994 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.603    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.727 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.727    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.481 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.118    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.417 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.699    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.823 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.174    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.298 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    49.015    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.139 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.519    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.643 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.979    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.103 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.517    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.641 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.641    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.191 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.191    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.305 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.305    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.544 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[2]
                         net (fo=2, routed)           0.488    53.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39_n_5
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.302    53.334 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17/O
                         net (fo=10, routed)          0.715    54.049    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124    54.173 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_3/O
                         net (fo=12, routed)          0.382    54.555    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.679 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30/O
                         net (fo=4, routed)           0.636    55.315    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124    55.439 r  betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2/O
                         net (fo=10, routed)          0.972    56.411    betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.124    56.535 r  betaCPU/control_unit/M_temp_coloured_letter_q[6]_i_1/O
                         net (fo=7, routed)           0.666    57.201    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0]
    SLICE_X37Y50         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.436    14.840    betaCPU/r/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[0]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.779    betaCPU/r/M_temp_coloured_letter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -57.201    
  -------------------------------------------------------------------
                         slack                                -42.421    

Slack (VIOLATED) :        -42.421ns  (required time - arrival time)
  Source:                 keyboard_controller/m_/button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        52.049ns  (logic 13.785ns (26.484%)  route 38.264ns (73.515%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=4 LUT5=14 LUT6=39 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.567     5.151    keyboard_controller/m_/button_cond/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  keyboard_controller/m_/button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyboard_controller/m_/button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.069     6.738    keyboard_controller/m_/button_cond/M_ctr_q_reg[2]
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  keyboard_controller/m_/button_cond/M_last_q_i_6__4/O
                         net (fo=2, routed)           0.659     7.521    keyboard_controller/m_/button_cond/M_last_q_i_6__4_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  keyboard_controller/m_/button_cond/FSM_onehot_M_game_fsm_q[65]_i_11/O
                         net (fo=1, routed)           0.798     8.443    keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[2]_i_9
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  keyboard_controller/l_/button_cond/FSM_onehot_M_game_fsm_q[65]_i_9/O
                         net (fo=3, routed)           0.890     9.457    keyboard_controller/l_/button_cond/M_last_q_reg_2
    SLICE_X44Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.581 r  keyboard_controller/l_/button_cond/FSM_onehot_M_game_fsm_q[65]_i_6/O
                         net (fo=2, routed)           0.650    10.231    keyboard_controller/l_/button_cond/M_last_q_reg_1
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.355 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    11.060    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.184 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.109    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.931    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.055 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.930    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.790    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.228 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.605    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.911 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.361    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.485 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.796    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.920 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    18.074    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.198 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.545    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.669 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.992    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.116 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.550    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.674 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    20.000    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.124 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.421    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.545 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.545    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.793 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.386    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.688 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.999    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.123 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.461    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.585 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.866    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.990 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.287    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.411 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.716    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.840 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.840    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.088 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.521    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.827 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.398    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.522 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.676    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.800 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.517    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.641 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.176    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.300 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.485    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.609 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.913    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.037 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    33.037    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.461 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.893    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.196 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.612    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.736 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    35.035    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.159 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.563    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.687 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.250    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.374 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.715    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.839 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.146    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.270 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.270    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.518 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.934    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.236 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.643    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.767 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.137    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.261 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.703    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.827 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.188    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.312 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.629    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.753 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.753    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.980 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.471    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.774 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    42.065    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.189 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.484    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.608 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.192    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.316 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.316    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.557 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.557    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.655 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.958    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.277 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.870    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.994 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.603    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.727 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.727    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.481 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.118    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.417 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.699    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.823 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.174    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.298 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    49.015    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.139 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.519    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.643 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.979    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.103 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.517    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.641 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.641    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.191 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.191    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.305 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.305    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.544 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[2]
                         net (fo=2, routed)           0.488    53.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39_n_5
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.302    53.334 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17/O
                         net (fo=10, routed)          0.715    54.049    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124    54.173 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_3/O
                         net (fo=12, routed)          0.382    54.555    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.679 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30/O
                         net (fo=4, routed)           0.636    55.315    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124    55.439 r  betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2/O
                         net (fo=10, routed)          0.972    56.411    betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.124    56.535 r  betaCPU/control_unit/M_temp_coloured_letter_q[6]_i_1/O
                         net (fo=7, routed)           0.666    57.201    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0]
    SLICE_X37Y50         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.436    14.840    betaCPU/r/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[3]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.779    betaCPU/r/M_temp_coloured_letter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -57.201    
  -------------------------------------------------------------------
                         slack                                -42.421    

Slack (VIOLATED) :        -42.372ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_4_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        52.056ns  (logic 13.723ns (26.362%)  route 38.333ns (73.638%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=16 LUT6=36 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.464 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[2]
                         net (fo=2, routed)           0.488    52.953    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39_n_5
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.302    53.255 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17/O
                         net (fo=10, routed)          0.715    53.969    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124    54.093 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_3/O
                         net (fo=12, routed)          0.382    54.475    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.599 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30/O
                         net (fo=4, routed)           0.593    55.192    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124    55.316 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=10, routed)          1.044    56.360    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124    56.484 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.715    57.199    betaCPU/r/M_guess_1_letter_4_q_reg[6]_2[0]
    SLICE_X42Y44         FDRE                                         r  betaCPU/r/M_guess_1_letter_4_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.447    14.852    betaCPU/r/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  betaCPU/r/M_guess_1_letter_4_q_reg[1]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.169    14.827    betaCPU/r/M_guess_1_letter_4_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -57.199    
  -------------------------------------------------------------------
                         slack                                -42.372    

Slack (VIOLATED) :        -42.332ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.982ns  (logic 13.723ns (26.400%)  route 38.258ns (73.600%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=16 LUT6=36 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.464 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[2]
                         net (fo=2, routed)           0.488    52.953    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39_n_5
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.302    53.255 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17/O
                         net (fo=10, routed)          0.715    53.969    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124    54.093 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_3/O
                         net (fo=12, routed)          0.382    54.475    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.599 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30/O
                         net (fo=4, routed)           0.636    55.235    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124    55.359 r  betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2/O
                         net (fo=10, routed)          0.972    56.331    betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.124    56.455 r  betaCPU/control_unit/M_temp_coloured_letter_q[6]_i_1/O
                         net (fo=7, routed)           0.669    57.125    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0]
    SLICE_X44Y46         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.448    14.853    betaCPU/r/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[5]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.792    betaCPU/r/M_temp_coloured_letter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -57.125    
  -------------------------------------------------------------------
                         slack                                -42.332    

Slack (VIOLATED) :        -42.332ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.982ns  (logic 13.723ns (26.400%)  route 38.258ns (73.600%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=16 LUT6=36 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.464 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[2]
                         net (fo=2, routed)           0.488    52.953    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39_n_5
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.302    53.255 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17/O
                         net (fo=10, routed)          0.715    53.969    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124    54.093 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_3/O
                         net (fo=12, routed)          0.382    54.475    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.599 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30/O
                         net (fo=4, routed)           0.636    55.235    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124    55.359 r  betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2/O
                         net (fo=10, routed)          0.972    56.331    betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.124    56.455 r  betaCPU/control_unit/M_temp_coloured_letter_q[6]_i_1/O
                         net (fo=7, routed)           0.669    57.125    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0]
    SLICE_X44Y46         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.448    14.853    betaCPU/r/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[6]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.792    betaCPU/r/M_temp_coloured_letter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -57.125    
  -------------------------------------------------------------------
                         slack                                -42.332    

Slack (VIOLATED) :        -42.330ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.979ns  (logic 13.723ns (26.401%)  route 38.256ns (73.599%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=16 LUT6=36 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.464 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[2]
                         net (fo=2, routed)           0.488    52.953    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39_n_5
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.302    53.255 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17/O
                         net (fo=10, routed)          0.715    53.969    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124    54.093 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_3/O
                         net (fo=12, routed)          0.382    54.475    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.599 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30/O
                         net (fo=4, routed)           0.469    55.068    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    55.192 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=10, routed)          0.909    56.101    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    56.225 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_1/O
                         net (fo=7, routed)           0.897    57.122    betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]_0[0]
    SLICE_X43Y47         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.448    14.853    betaCPU/r/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X43Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.792    betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -57.122    
  -------------------------------------------------------------------
                         slack                                -42.330    

Slack (VIOLATED) :        -42.330ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.979ns  (logic 13.723ns (26.401%)  route 38.256ns (73.599%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=16 LUT6=36 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.464 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[2]
                         net (fo=2, routed)           0.488    52.953    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39_n_5
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.302    53.255 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17/O
                         net (fo=10, routed)          0.715    53.969    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_17_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124    54.093 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_3/O
                         net (fo=12, routed)          0.382    54.475    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.599 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30/O
                         net (fo=4, routed)           0.469    55.068    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_30_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    55.192 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=10, routed)          0.909    56.101    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    56.225 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_1/O
                         net (fo=7, routed)           0.897    57.122    betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]_0[0]
    SLICE_X43Y47         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.448    14.853    betaCPU/r/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X43Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.792    betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -57.122    
  -------------------------------------------------------------------
                         slack                                -42.330    

Slack (VIOLATED) :        -42.312ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.959ns  (logic 13.801ns (26.561%)  route 38.158ns (73.439%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=17 LUT6=35 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.538 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[3]
                         net (fo=3, routed)           0.417    52.955    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[55]_0[0]
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.306    53.261 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_16/O
                         net (fo=10, routed)          0.767    54.028    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_16_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.152 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_11/O
                         net (fo=15, routed)          0.436    54.588    betaCPU/control_unit/M_temp_coloured_letter_q_reg[6]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    54.712 f  betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_3/O
                         net (fo=35, routed)          0.600    55.312    betaCPU/control_unit/M_control_unit_regfile_write_address[4]
    SLICE_X41Y45         LUT5 (Prop_lut5_I4_O)        0.124    55.436 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=7, routed)           0.839    56.275    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.124    56.399 r  betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.704    57.102    betaCPU/r/M_guess_2_letter_3_q_reg[6]_0[0]
    SLICE_X36Y48         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.446    14.851    betaCPU/r/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[0]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X36Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.790    betaCPU/r/M_guess_2_letter_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -57.102    
  -------------------------------------------------------------------
                         slack                                -42.312    

Slack (VIOLATED) :        -42.312ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.959ns  (logic 13.801ns (26.561%)  route 38.158ns (73.439%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=17 LUT6=35 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.538 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[3]
                         net (fo=3, routed)           0.417    52.955    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[55]_0[0]
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.306    53.261 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_16/O
                         net (fo=10, routed)          0.767    54.028    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_16_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.152 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_11/O
                         net (fo=15, routed)          0.436    54.588    betaCPU/control_unit/M_temp_coloured_letter_q_reg[6]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    54.712 f  betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_3/O
                         net (fo=35, routed)          0.600    55.312    betaCPU/control_unit/M_control_unit_regfile_write_address[4]
    SLICE_X41Y45         LUT5 (Prop_lut5_I4_O)        0.124    55.436 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=7, routed)           0.839    56.275    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.124    56.399 r  betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.704    57.102    betaCPU/r/M_guess_2_letter_3_q_reg[6]_0[0]
    SLICE_X36Y48         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.446    14.851    betaCPU/r/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[2]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X36Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.790    betaCPU/r/M_guess_2_letter_3_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -57.102    
  -------------------------------------------------------------------
                         slack                                -42.312    

Slack (VIOLATED) :        -42.312ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.959ns  (logic 13.801ns (26.561%)  route 38.158ns (73.439%))
  Logic Levels:           76  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=17 LUT6=35 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.559     5.143    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.605     6.204    button_panel_controller/check_/button_cond/M_ctr_q_reg[19]
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.328 f  button_panel_controller/check_/button_cond/M_last_q_i_2__15/O
                         net (fo=1, routed)           0.959     7.287    button_panel_controller/check_/button_cond/M_last_q_i_2__15_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.411 f  button_panel_controller/check_/button_cond/M_last_q_i_1__26/O
                         net (fo=3, routed)           0.781     8.193    button_panel_controller/clear_/L_edge/M_button_cond_out
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.317 f  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[72]_i_20/O
                         net (fo=7, routed)           0.887     9.204    button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q_reg[63]_3
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.328 f  button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_3/O
                         net (fo=7, routed)           0.823    10.151    keyboard_controller/l_/button_cond/M_betaCPU_has_panel_input
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.275 f  keyboard_controller/l_/button_cond/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=19, routed)          0.706    10.981    betaCPU/control_unit/M_guess_1_letter_4_q_reg[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.105 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[61]_i_16/O
                         net (fo=33, routed)          0.925    12.030    betaCPU/r/M_control_unit_regfile_ra[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.154 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_17/O
                         net (fo=4, routed)           0.698    12.852    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_10_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=9, routed)           0.874    13.850    betaCPU/M_control_unit_regfile_out_a[6]
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  betaCPU/M_guess_1_letter_1_q[4]_i_32/O
                         net (fo=1, routed)           0.736    14.710    betaCPU/game_alu/M_game_alu_a[5]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.148 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[3]
                         net (fo=4, routed)           1.378    16.525    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.306    16.831 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38/O
                         net (fo=1, routed)           0.450    17.282    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_38_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.406 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_13/O
                         net (fo=12, routed)          0.310    17.716    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.840 f  betaCPU/control_unit/inputAlu_b__1_i_9/O
                         net (fo=1, routed)           0.154    17.994    betaCPU/control_unit/inputAlu_b__1_i_9_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.118 f  betaCPU/control_unit/inputAlu_b__1_i_6/O
                         net (fo=69, routed)          0.347    18.465    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[0]
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.124    18.589 r  betaCPU/control_unit/inputAlu_b_i_35/O
                         net (fo=7, routed)           0.323    18.912    betaCPU/control_unit/inputAlu_b_i_35_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    19.036 r  betaCPU/control_unit/inputAlu_b_i_18/O
                         net (fo=5, routed)           0.434    19.470    betaCPU/control_unit/inputAlu_b_i_18_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    19.594 r  betaCPU/control_unit/inputAlu_b_i_5/O
                         net (fo=16, routed)          0.326    19.920    betaCPU/M_control_unit_regfile_out_b[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.044 r  betaCPU/inputAlu_b/O
                         net (fo=1, routed)           0.298    20.342    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.466 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_35/O
                         net (fo=1, routed)           0.000    20.466    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.714 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[2]
                         net (fo=4, routed)           0.593    21.306    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.302    21.608 r  betaCPU/game_alu/inputAlu_b__2_i_9/O
                         net (fo=1, routed)           0.311    21.919    betaCPU/control_unit/M_game_alu_alu[6]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  betaCPU/control_unit/inputAlu_b__2_i_3/O
                         net (fo=15, routed)          0.338    22.382    betaCPU/control_unit/inputAlu_b__2_i_3_n_0
    SLICE_X44Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.506 r  betaCPU/control_unit/inputAlu_b_i_19/O
                         net (fo=40, routed)          1.281    23.786    betaCPU/control_unit/M_control_unit_regfile_rb[6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  betaCPU/control_unit/inputAlu_b__0_i_1/O
                         net (fo=15, routed)          0.297    24.207    betaCPU/M_control_unit_regfile_out_b[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.331 r  betaCPU/inputAlu_b__0/O
                         net (fo=1, routed)           0.305    24.637    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_1
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.761 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_57/O
                         net (fo=1, routed)           0.000    24.761    betaCPU/game_alu/S[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.009 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[3]
                         net (fo=4, routed)           1.432    26.441    reset_cond/O[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.306    26.747 r  reset_cond/inputAlu_b_i_59/O
                         net (fo=1, routed)           0.571    27.318    betaCPU/control_unit/inputAlu_b_i_27_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.442 r  betaCPU/control_unit/inputAlu_b_i_43/O
                         net (fo=1, routed)           0.154    27.596    betaCPU/control_unit/inputAlu_b_i_43_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.720 r  betaCPU/control_unit/inputAlu_b_i_27/O
                         net (fo=32, routed)          2.717    30.437    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    30.561 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6/O
                         net (fo=5, routed)           1.535    32.096    betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.220 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[4]_i_4/O
                         net (fo=11, routed)          0.185    32.405    reset_cond/M_guess_1_letter_1_q[4]_i_36[1]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    32.529 r  reset_cond/M_guess_1_letter_1_q[4]_i_49/O
                         net (fo=1, routed)           0.303    32.833    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    32.957 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_37/O
                         net (fo=1, routed)           0.000    32.957    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.381 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[1]
                         net (fo=3, routed)           0.432    33.813    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_6
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.303    34.116 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_19/O
                         net (fo=2, routed)           0.416    34.532    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    34.656 f  betaCPU/control_unit/inputAlu_b_i_33/O
                         net (fo=1, routed)           0.300    34.956    betaCPU/control_unit/inputAlu_b_i_33_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124    35.080 f  betaCPU/control_unit/inputAlu_b_i_17/O
                         net (fo=61, routed)          0.404    35.483    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8/O
                         net (fo=2, routed)           0.563    36.170    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_8_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.294 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_4/O
                         net (fo=17, routed)          0.341    36.635    reset_cond/M_guess_1_letter_1_q[4]_i_36[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.759 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_61/O
                         net (fo=1, routed)           0.307    37.066    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    37.190 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_58/O
                         net (fo=1, routed)           0.000    37.190    betaCPU/game_alu/S[2]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.438 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[2]
                         net (fo=5, routed)           0.416    37.854    betaCPU/control_unit/M_i_q[2]_i_2_0[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.302    38.156 f  betaCPU/control_unit/inputAlu_b_i_39/O
                         net (fo=1, routed)           0.407    38.564    betaCPU/control_unit/inputAlu_b_i_39_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124    38.688 f  betaCPU/control_unit/inputAlu_b_i_25/O
                         net (fo=41, routed)          0.370    39.057    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[2]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124    39.181 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8/O
                         net (fo=4, routed)           0.441    39.623    betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_8_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.747 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.362    40.108    reset_cond/FSM_onehot_M_game_fsm_q[72]_i_59_0[0]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.124    40.232 r  reset_cond/FSM_onehot_M_game_fsm_q[72]_i_62/O
                         net (fo=1, routed)           0.317    40.549    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[72]_i_40
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    40.673 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_59/O
                         net (fo=1, routed)           0.000    40.673    betaCPU/game_alu/S[1]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.900 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/O[1]
                         net (fo=5, routed)           0.491    41.391    betaCPU/control_unit/M_i_q[2]_i_2_0[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.303    41.694 r  betaCPU/control_unit/inputAlu_b__1_i_15/O
                         net (fo=1, routed)           0.291    41.986    betaCPU/control_unit/inputAlu_b__1_i_15_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    42.110 r  betaCPU/control_unit/inputAlu_b__1_i_8/O
                         net (fo=1, routed)           0.295    42.404    betaCPU/control_unit/inputAlu_b__1_i_8_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124    42.528 r  betaCPU/control_unit/inputAlu_b__1_i_5/O
                         net (fo=69, routed)          0.584    43.113    betaCPU/r/M_guess_1_letter_1_q[4]_i_26[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    43.237 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39/O
                         net (fo=1, routed)           0.000    43.237    betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_39_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    43.478 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    43.478    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_33_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    43.576 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13/O
                         net (fo=1, routed)           0.302    43.878    betaCPU/r/M_matrix1_letter_index_dff_q_reg[0]_i_13_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.319    44.197 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_6/O
                         net (fo=1, routed)           0.594    44.791    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_10_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    44.915 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[0]_i_4/O
                         net (fo=13, routed)          0.609    45.523    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    45.647 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[72]_i_60/O
                         net (fo=1, routed)           0.000    45.647    betaCPU/game_alu/S[0]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.179 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.179    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_40_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.401 f  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/O[0]
                         net (fo=4, routed)           0.638    47.039    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[66][0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.299    47.338 f  betaCPU/game_alu/inputAlu_b_i_60/O
                         net (fo=1, routed)           0.282    47.620    betaCPU/control_unit/M_game_alu_alu[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    47.744 r  betaCPU/control_unit/inputAlu_b_i_44/O
                         net (fo=2, routed)           0.350    48.094    betaCPU/control_unit/inputAlu_b_i_44_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    48.218 f  betaCPU/control_unit/inputAlu_b_i_30/O
                         net (fo=32, routed)          0.717    48.935    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[25]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.059 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3/O
                         net (fo=5, routed)           1.380    50.439    betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_3_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    50.563 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=16, routed)          0.336    50.900    reset_cond/M_guess_1_letter_1_q[4]_i_36[2]
    SLICE_X44Y41         LUT5 (Prop_lut5_I2_O)        0.124    51.024 r  reset_cond/M_guess_1_letter_1_q[4]_i_48/O
                         net (fo=1, routed)           0.414    51.437    betaCPU/control_unit/M_guess_1_letter_1_q_reg[4]_i_17_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124    51.561 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    51.561    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_7_0[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.111 r  betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.111    betaCPU/game_alu/M_guess_1_letter_1_q_reg[4]_i_17_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  betaCPU/game_alu/M_word_index_q_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.225    betaCPU/game_alu/M_word_index_q_reg[9]_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.538 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[72]_i_39/O[3]
                         net (fo=3, routed)           0.417    52.955    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[55]_0[0]
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.306    53.261 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_16/O
                         net (fo=10, routed)          0.767    54.028    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[72]_i_16_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    54.152 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_11/O
                         net (fo=15, routed)          0.436    54.588    betaCPU/control_unit/M_temp_coloured_letter_q_reg[6]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    54.712 f  betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_3/O
                         net (fo=35, routed)          0.600    55.312    betaCPU/control_unit/M_control_unit_regfile_write_address[4]
    SLICE_X41Y45         LUT5 (Prop_lut5_I4_O)        0.124    55.436 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=7, routed)           0.839    56.275    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.124    56.399 r  betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.704    57.102    betaCPU/r/M_guess_2_letter_3_q_reg[6]_0[0]
    SLICE_X36Y48         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.446    14.851    betaCPU/r/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[4]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X36Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.790    betaCPU/r/M_guess_2_letter_3_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -57.102    
  -------------------------------------------------------------------
                         slack                                -42.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.564     1.508    button_panel_controller/reset_/button_cond/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.798    button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[4]_i_1__28/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_panel_controller/reset_/button_cond/M_ctr_q_reg[4]_i_1__28_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]_i_1__28/O[0]
                         net (fo=1, routed)           0.000     2.008    button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]_i_1__28_n_7
    SLICE_X42Y50         FDRE                                         r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.832     2.021    button_panel_controller/reset_/button_cond/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.373ns (74.238%)  route 0.129ns (25.762%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.567     1.511    button_panel_controller/guess3/button_cond/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.129     1.803    button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[0]_i_3__31/CO[3]
                         net (fo=1, routed)           0.001     1.960    button_panel_controller/guess3/button_cond/M_ctr_q_reg[0]_i_3__31_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]_i_1__31/O[0]
                         net (fo=1, routed)           0.000     2.013    button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]_i_1__31_n_7
    SLICE_X50Y50         FDRE                                         r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.835     2.025    button_panel_controller/guess3/button_cond/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.565     1.509    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.118     1.768    button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[8]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     1.928    button_panel_controller/guess1/button_cond/M_ctr_q_reg[8]_i_1__29_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]_i_1__29/O[0]
                         net (fo=1, routed)           0.000     1.982    button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]_i_1__29_n_7
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.833     2.022    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.567     1.511    button_panel_controller/guess2/button_cond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.772    button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[8]_i_1__30/CO[3]
                         net (fo=1, routed)           0.001     1.933    button_panel_controller/guess2/button_cond/M_ctr_q_reg[8]_i_1__30_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]_i_1__30/O[0]
                         net (fo=1, routed)           0.000     1.987    button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]_i_1__30_n_7
    SLICE_X51Y50         FDRE                                         r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.835     2.025    button_panel_controller/guess2/button_cond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.567     1.511    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    button_panel_controller/check_/button_cond/M_ctr_q_reg[3]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[0]_i_3__26/CO[3]
                         net (fo=1, routed)           0.001     1.933    button_panel_controller/check_/button_cond/M_ctr_q_reg[0]_i_3__26_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__26/O[0]
                         net (fo=1, routed)           0.000     1.987    button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__26_n_7
    SLICE_X53Y50         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.835     2.025    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    button_panel_controller/check_/button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.824%)  route 0.281ns (60.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.565     1.509    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/random_number_generator/M_x_q_reg[0]/Q
                         net (fo=3, routed)           0.281     1.931    betaCPU/random_number_generator/M_x_q[0]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.976 r  betaCPU/random_number_generator/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.976    betaCPU/random_number_generator/M_w_q[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.832     2.021    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[0]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.092     1.868    betaCPU/random_number_generator/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/reset_/button_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.564     1.508    button_panel_controller/reset_/button_cond/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.798    button_panel_controller/reset_/button_cond/M_ctr_q_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[4]_i_1__28/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_panel_controller/reset_/button_cond/M_ctr_q_reg[4]_i_1__28_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.021 r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]_i_1__28/O[2]
                         net (fo=1, routed)           0.000     2.021    button_panel_controller/reset_/button_cond/M_ctr_q_reg[8]_i_1__28_n_5
    SLICE_X42Y50         FDRE                                         r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.832     2.021    button_panel_controller/reset_/button_cond/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  button_panel_controller/reset_/button_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    button_panel_controller/reset_/button_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess1/button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.565     1.509    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.118     1.768    button_panel_controller/guess1/button_cond/M_ctr_q_reg[11]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[8]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     1.928    button_panel_controller/guess1/button_cond/M_ctr_q_reg[8]_i_1__29_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]_i_1__29/O[2]
                         net (fo=1, routed)           0.000     1.993    button_panel_controller/guess1/button_cond/M_ctr_q_reg[12]_i_1__29_n_5
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.833     2.022    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_panel_controller/guess1/button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess3/button_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.386ns (74.888%)  route 0.129ns (25.112%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.567     1.511    button_panel_controller/guess3/button_cond/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.129     1.803    button_panel_controller/guess3/button_cond/M_ctr_q_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[0]_i_3__31/CO[3]
                         net (fo=1, routed)           0.001     1.960    button_panel_controller/guess3/button_cond/M_ctr_q_reg[0]_i_3__31_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]_i_1__31/O[2]
                         net (fo=1, routed)           0.000     2.026    button_panel_controller/guess3/button_cond/M_ctr_q_reg[4]_i_1__31_n_5
    SLICE_X50Y50         FDRE                                         r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.835     2.025    button_panel_controller/guess3/button_cond/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  button_panel_controller/guess3/button_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    button_panel_controller/guess3/button_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess2/button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.567     1.511    button_panel_controller/guess2/button_cond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.772    button_panel_controller/guess2/button_cond/M_ctr_q_reg[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[8]_i_1__30/CO[3]
                         net (fo=1, routed)           0.001     1.933    button_panel_controller/guess2/button_cond/M_ctr_q_reg[8]_i_1__30_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]_i_1__30/O[2]
                         net (fo=1, routed)           0.000     1.998    button_panel_controller/guess2/button_cond/M_ctr_q_reg[12]_i_1__30_n_5
    SLICE_X51Y50         FDRE                                         r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.835     2.025    button_panel_controller/guess2/button_cond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  button_panel_controller/guess2/button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    button_panel_controller/guess2/button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y35   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   betaCPU/random_number_generator/M_y_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y54   betaCPU/random_number_generator/M_y_q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   betaCPU/random_number_generator/M_y_q_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y55   betaCPU/random_number_generator/M_y_q_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/random_number_generator/M_y_q_reg[29]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   betaCPU/random_number_generator/M_y_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51   betaCPU/random_number_generator/M_y_q_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   betaCPU/random_number_generator/M_y_q_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y53   betaCPU/random_number_generator/M_y_q_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   betaCPU/random_number_generator/M_y_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[4]/C



