/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [21:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[51] ? in_data[21] : in_data[44];
  assign celloutsig_1_6z = celloutsig_1_1z[21] | ~(celloutsig_1_2z);
  assign celloutsig_1_4z = celloutsig_1_1z[17] | in_data[118];
  assign celloutsig_1_19z = celloutsig_1_4z ^ celloutsig_1_18z;
  assign celloutsig_1_5z = in_data[146:141] + { celloutsig_1_1z[16:12], celloutsig_1_0z };
  reg [6:0] _05_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 7'h00;
    else _05_ <= { celloutsig_0_3z[6:1], celloutsig_0_1z };
  assign out_data[6:0] = _05_;
  assign celloutsig_0_1z = in_data[34:31] == { in_data[36:35], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[15:4], celloutsig_1_0z } || { in_data[149:138], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z[1], celloutsig_1_6z } !== { celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[27:18] >>> { in_data[14:8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_1z = 22'h000000;
    else if (!clkin_data[64]) celloutsig_1_1z = { in_data[133:114], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_0z = ~((in_data[173] & in_data[104]) | (in_data[191] & in_data[130]));
  assign { out_data[128], out_data[96], out_data[41:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z };
endmodule
