
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 04:10:09 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fmadd.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fmadd_b17 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fmadd_b17)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x11,test_dataset_0)
RVTEST_SIGBASE(x4,signature_x4_1)

inst_0:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x15, rs2==x15, rs3==x13, rd==x23,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x20f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x15; op2:x15; op3:x13; dest:x23; op1val:0x7ac0; op2val:0x7ac0;
op3val:0xfbff; valaddr_reg:x11; val_offset:0*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x23, x15, x15, x13, dyn, 0, 0, x11, 0*FLEN/8, x16, x4, x10)

inst_1:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x6, rs2==x8, rs3==x6, rd==x12,fs1 == 0 and fe1 == 0x1d and fm1 == 0x024 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x016 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x6; op2:x8; op3:x6; dest:x12; op1val:0x7424; op2val:0x7816;
op3val:0x7424; valaddr_reg:x11; val_offset:3*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x12, x6, x8, x6, dyn, 0, 0, x11, 3*FLEN/8, x16, x4, x10)

inst_2:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x28, rs2==x13, rs3==x10, rd==x28,fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x0d9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x28; op2:x13; op3:x10; dest:x28; op1val:0x7a44; op2val:0x74d9;
op3val:0xfbff; valaddr_reg:x11; val_offset:6*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x28, x28, x13, x10, dyn, 0, 0, x11, 6*FLEN/8, x16, x4, x10)

inst_3:
// rs1 == rs2 == rs3 != rd, rs1==x26, rs2==x26, rs3==x26, rd==x0,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0aa and fs2 == 0 and fe2 == 0x1e and fm2 == 0x342 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x26; op2:x26; op3:x26; dest:x0; op1val:0x78aa; op2val:0x78aa;
op3val:0x78aa; valaddr_reg:x11; val_offset:9*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x0, x26, x26, x26, dyn, 0, 0, x11, 9*FLEN/8, x16, x4, x10)

inst_4:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x31, rs2==x29, rs3==x7, rd==x7,fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x20b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x31; op2:x29; op3:x7; dest:x7; op1val:0x7481; op2val:0x7a0b;
op3val:0xfbff; valaddr_reg:x11; val_offset:12*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x7, x31, x29, x7, dyn, 0, 0, x11, 12*FLEN/8, x16, x4, x10)

inst_5:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x22, rs2==x9, rs3==x11, rd==x9,fs1 == 0 and fe1 == 0x1d and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x346 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x22; op2:x9; op3:x11; dest:x9; op1val:0x7401; op2val:0x7b46;
op3val:0xfbff; valaddr_reg:x11; val_offset:15*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x9, x22, x9, x11, dyn, 0, 0, x11, 15*FLEN/8, x16, x4, x10)

inst_6:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x5, rs2==x6, rs3==x4, rd==x2,fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 0 and fe2 == 0x1e and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x5; op2:x6; op3:x4; dest:x2; op1val:0x7a7a; op2val:0x7b36;
op3val:0xfbff; valaddr_reg:x11; val_offset:18*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x2, x5, x6, x4, dyn, 0, 0, x11, 18*FLEN/8, x16, x4, x10)

inst_7:
// rd == rs2 == rs3 != rs1, rs1==x18, rs2==x14, rs3==x14, rd==x14,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x32f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x18; op2:x14; op3:x14; dest:x14; op1val:0x79d5; op2val:0x7b2f;
op3val:0x7b2f; valaddr_reg:x11; val_offset:21*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x14, x18, x14, x14, dyn, 0, 0, x11, 21*FLEN/8, x16, x4, x10)

inst_8:
// rs1 == rd == rs3 != rs2, rs1==x3, rs2==x19, rs3==x3, rd==x3,fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 0 and fe2 == 0x1b and fm2 == 0x271 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x3; op2:x19; op3:x3; dest:x3; op1val:0x778c; op2val:0x6e71;
op3val:0x778c; valaddr_reg:x11; val_offset:24*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x3, x3, x19, x3, dyn, 0, 0, x11, 24*FLEN/8, x16, x4, x10)

inst_9:
// rs1 == rs2 == rs3 == rd, rs1==x25, rs2==x25, rs3==x25, rd==x25,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e2 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x34c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x25; op2:x25; op3:x25; dest:x25; op1val:0x78e2; op2val:0x78e2;
op3val:0x78e2; valaddr_reg:x11; val_offset:27*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x25, x25, x25, x25, dyn, 0, 0, x11, 27*FLEN/8, x16, x4, x10)

inst_10:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x14, rs2==x24, rs3==x24, rd==x1,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2eb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x14; op2:x24; op3:x24; dest:x1; op1val:0x77a0; op2val:0x7aeb;
op3val:0x7aeb; valaddr_reg:x11; val_offset:30*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x1, x14, x24, x24, dyn, 0, 0, x11, 30*FLEN/8, x16, x4, x10)
RVTEST_VALBASEUPD(x3,test_dataset_1)

inst_11:
// rs1 == rs2 == rd != rs3, rs1==x16, rs2==x16, rs3==x27, rd==x16,fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x063 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x16; op2:x16; op3:x27; dest:x16; op1val:0x7a6f; op2val:0x7a6f;
op3val:0xfbff; valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x16, x16, x16, x27, dyn, 0, 0, x3, 0*FLEN/8, x8, x4, x10)

inst_12:
// rs1==x30, rs2==x27, rs3==x31, rd==x22,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x260 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x27; op3:x31; dest:x22; op1val:0x79c1; op2val:0x7660;
op3val:0xfbff; valaddr_reg:x3; val_offset:3*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x22, x30, x27, x31, dyn, 0, 0, x3, 3*FLEN/8, x8, x4, x10)
RVTEST_SIGBASE(x6,signature_x6_0)

inst_13:
// rs1==x10, rs2==x22, rs3==x20, rd==x24,fs1 == 0 and fe1 == 0x1e and fm1 == 0x157 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x0ad and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x10; op2:x22; op3:x20; dest:x24; op1val:0x7957; op2val:0x54ad;
op3val:0xfbff; valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x24, x10, x22, x20, dyn, 0, 0, x3, 6*FLEN/8, x8, x6, x9)

inst_14:
// rs1==x11, rs2==x0, rs3==x30, rd==x19,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3cd and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x11; op2:x0; op3:x30; dest:x19; op1val:0x7aef; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:9*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x19, x11, x0, x30, dyn, 0, 0, x3, 9*FLEN/8, x8, x6, x9)

inst_15:
// rs1==x19, rs2==x31, rs3==x5, rd==x21,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f5 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x21c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x19; op2:x31; op3:x5; dest:x21; op1val:0x7af5; op2val:0x721c;
op3val:0xfbff; valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x21, x19, x31, x5, dyn, 0, 0, x3, 12*FLEN/8, x8, x6, x9)

inst_16:
// rs1==x7, rs2==x30, rs3==x19, rd==x5,fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a1 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3bc and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x7; op2:x30; op3:x19; dest:x5; op1val:0x73a1; op2val:0x7bbc;
op3val:0xfbff; valaddr_reg:x3; val_offset:15*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x5, x7, x30, x19, dyn, 0, 0, x3, 15*FLEN/8, x8, x6, x9)

inst_17:
// rs1==x24, rs2==x18, rs3==x0, rd==x30,fs1 == 0 and fe1 == 0x1d and fm1 == 0x329 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x125 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x24; op2:x18; op3:x0; dest:x30; op1val:0x7729; op2val:0x6d25;
op3val:0x0; valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x30, x24, x18, x0, dyn, 0, 0, x3, 18*FLEN/8, x8, x6, x9)

inst_18:
// rs1==x29, rs2==x17, rs3==x12, rd==x27,fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x375 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x29; op2:x17; op3:x12; dest:x27; op1val:0x780f; op2val:0x7b75;
op3val:0xfbff; valaddr_reg:x3; val_offset:21*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x27, x29, x17, x12, dyn, 0, 0, x3, 21*FLEN/8, x8, x6, x9)

inst_19:
// rs1==x4, rs2==x5, rs3==x29, rd==x26,fs1 == 0 and fe1 == 0x1e and fm1 == 0x068 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1a6 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x4; op2:x5; op3:x29; dest:x26; op1val:0x7868; op2val:0x79a6;
op3val:0xfbff; valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x26, x4, x5, x29, dyn, 0, 0, x3, 24*FLEN/8, x8, x6, x9)

inst_20:
// rs1==x23, rs2==x7, rs3==x18, rd==x10,fs1 == 0 and fe1 == 0x1e and fm1 == 0x283 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x051 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x23; op2:x7; op3:x18; dest:x10; op1val:0x7a83; op2val:0x7851;
op3val:0xfbff; valaddr_reg:x3; val_offset:27*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x10, x23, x7, x18, dyn, 0, 0, x3, 27*FLEN/8, x8, x6, x9)

inst_21:
// rs1==x13, rs2==x12, rs3==x2, rd==x18,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0b2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x13; op2:x12; op3:x2; dest:x18; op1val:0x78d2; op2val:0x78b2;
op3val:0xfbff; valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x18, x13, x12, x2, dyn, 0, 0, x3, 30*FLEN/8, x8, x6, x9)

inst_22:
// rs1==x12, rs2==x2, rs3==x15, rd==x17,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c4 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x227 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x12; op2:x2; op3:x15; dest:x17; op1val:0x78c4; op2val:0x7627;
op3val:0xfbff; valaddr_reg:x3; val_offset:33*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x17, x12, x2, x15, dyn, 0, 0, x3, 33*FLEN/8, x8, x6, x9)

inst_23:
// rs1==x2, rs2==x4, rs3==x22, rd==x31,fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a4 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x20e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x2; op2:x4; op3:x22; dest:x31; op1val:0x74a4; op2val:0x720e;
op3val:0xfbff; valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x2, x4, x22, dyn, 0, 0, x3, 36*FLEN/8, x8, x6, x9)

inst_24:
// rs1==x1, rs2==x21, rs3==x8, rd==x20,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e6 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x140 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x1; op2:x21; op3:x8; dest:x20; op1val:0x78e6; op2val:0x7940;
op3val:0xfbff; valaddr_reg:x3; val_offset:39*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x20, x1, x21, x8, dyn, 0, 0, x3, 39*FLEN/8, x8, x6, x9)
RVTEST_VALBASEUPD(x5,test_dataset_2)

inst_25:
// rs1==x20, rs2==x3, rs3==x28, rd==x13,fs1 == 0 and fe1 == 0x1b and fm1 == 0x1be and fs2 == 0 and fe2 == 0x1e and fm2 == 0x20e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x20; op2:x3; op3:x28; dest:x13; op1val:0x6dbe; op2val:0x7a0e;
op3val:0xfbff; valaddr_reg:x5; val_offset:0*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x13, x20, x3, x28, dyn, 0, 0, x5, 0*FLEN/8, x7, x6, x9)

inst_26:
// rs1==x21, rs2==x1, rs3==x16, rd==x4,fs1 == 0 and fe1 == 0x1e and fm1 == 0x362 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2bc and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x21; op2:x1; op3:x16; dest:x4; op1val:0x7b62; op2val:0x7abc;
op3val:0xfbff; valaddr_reg:x5; val_offset:3*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x4, x21, x1, x16, dyn, 0, 0, x5, 3*FLEN/8, x7, x6, x9)

inst_27:
// rs1==x17, rs2==x20, rs3==x9, rd==x8,fs1 == 0 and fe1 == 0x1e and fm1 == 0x361 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x052 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x17; op2:x20; op3:x9; dest:x8; op1val:0x7b61; op2val:0x7852;
op3val:0xfbff; valaddr_reg:x5; val_offset:6*FLEN/8; rmval:dyn;
testreg:x9; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x8, x17, x20, x9, dyn, 0, 0, x5, 6*FLEN/8, x7, x6, x9)

inst_28:
// rs1==x9, rs2==x11, rs3==x1, rd==x15,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x068 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x9; op2:x11; op3:x1; dest:x15; op1val:0x79a3; op2val:0x7468;
op3val:0xfbff; valaddr_reg:x5; val_offset:9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x15, x9, x11, x1, dyn, 0, 0, x5, 9*FLEN/8, x7, x6, x2)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_29:
// rs1==x0, rs2==x10, rs3==x17, rd==x29,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ca and fs2 == 0 and fe2 == 0x1e and fm2 == 0x328 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x0; op2:x10; op3:x17; dest:x29; op1val:0x0; op2val:0x7b28;
op3val:0xfbff; valaddr_reg:x5; val_offset:12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x29, x0, x10, x17, dyn, 0, 0, x5, 12*FLEN/8, x7, x1, x2)

inst_30:
// rs1==x8, rs2==x28, rs3==x23, rd==x6,fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0a2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x8; op2:x28; op3:x23; dest:x6; op1val:0x7b98; op2val:0x78a2;
op3val:0xfbff; valaddr_reg:x5; val_offset:15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x6, x8, x28, x23, dyn, 0, 0, x5, 15*FLEN/8, x7, x1, x2)

inst_31:
// rs1==x27, rs2==x23, rs3==x21, rd==x11,fs1 == 0 and fe1 == 0x1e and fm1 == 0x147 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3f7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x27; op2:x23; op3:x21; dest:x11; op1val:0x7947; op2val:0x7bf7;
op3val:0xfbff; valaddr_reg:x5; val_offset:18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x11, x27, x23, x21, dyn, 0, 0, x5, 18*FLEN/8, x7, x1, x2)

inst_32:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x144 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x6d44;
op3val:0xfbff; valaddr_reg:x5; val_offset:21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 21*FLEN/8, x7, x1, x2)

inst_33:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c7 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x109 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c7; op2val:0x7909;
op3val:0xfbff; valaddr_reg:x5; val_offset:24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 24*FLEN/8, x7, x1, x2)

inst_34:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c5 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1d9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73c5; op2val:0x79d9;
op3val:0xfbff; valaddr_reg:x5; val_offset:27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 27*FLEN/8, x7, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x30d and fs2 == 0 and fe2 == 0x1e and fm2 == 0x25a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x730d; op2val:0x7a5a;
op3val:0xfbff; valaddr_reg:x5; val_offset:30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 30*FLEN/8, x7, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x286 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x26f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a86; op2val:0x6e6f;
op3val:0xfbff; valaddr_reg:x5; val_offset:33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 33*FLEN/8, x7, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x194 and fs2 == 0 and fe2 == 0x1a and fm2 == 0x1c9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7994; op2val:0x69c9;
op3val:0xfbff; valaddr_reg:x5; val_offset:36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 36*FLEN/8, x7, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x045 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b46; op2val:0x7845;
op3val:0xfbff; valaddr_reg:x5; val_offset:39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 39*FLEN/8, x7, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x2d4 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x113 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x66d4; op2val:0x7913;
op3val:0xfbff; valaddr_reg:x5; val_offset:42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 42*FLEN/8, x7, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 0 and fe2 == 0x1d and fm2 == 0x241 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789a; op2val:0x7641;
op3val:0xfbff; valaddr_reg:x5; val_offset:45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 45*FLEN/8, x7, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d7 and fs2 == 0 and fe2 == 0x1a and fm2 == 0x0a7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd7; op2val:0x68a7;
op3val:0xfbff; valaddr_reg:x5; val_offset:48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 48*FLEN/8, x7, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3af and fs2 == 0 and fe2 == 0x1c and fm2 == 0x1ea and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7baf; op2val:0x71ea;
op3val:0xfbff; valaddr_reg:x5; val_offset:51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 51*FLEN/8, x7, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x267 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72bc; op2val:0x7a67;
op3val:0xfbff; valaddr_reg:x5; val_offset:54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 54*FLEN/8, x7, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1d4 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x2ce and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x65d4; op2val:0x76ce;
op3val:0xfbff; valaddr_reg:x5; val_offset:57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 57*FLEN/8, x7, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x028 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x310 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7428; op2val:0x7310;
op3val:0xfbff; valaddr_reg:x5; val_offset:60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 60*FLEN/8, x7, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19a and fs2 == 0 and fe2 == 0x1c and fm2 == 0x1c4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x759a; op2val:0x71c4;
op3val:0xfbff; valaddr_reg:x5; val_offset:63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 63*FLEN/8, x7, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x109 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x274 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6909; op2val:0x6e74;
op3val:0xfbff; valaddr_reg:x5; val_offset:66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 66*FLEN/8, x7, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x260 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1bb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7260; op2val:0x75bb;
op3val:0xfbff; valaddr_reg:x5; val_offset:69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 69*FLEN/8, x7, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b4 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x358 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab4; op2val:0x7b58;
op3val:0xfbff; valaddr_reg:x5; val_offset:72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 72*FLEN/8, x7, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ba and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7960; op2val:0x7bba;
op3val:0xfbff; valaddr_reg:x5; val_offset:75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 75*FLEN/8, x7, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x168 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2c2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7968; op2val:0x7ac2;
op3val:0xfbff; valaddr_reg:x5; val_offset:78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 78*FLEN/8, x7, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0c5 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7402; op2val:0x78c5;
op3val:0xfbff; valaddr_reg:x5; val_offset:81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 81*FLEN/8, x7, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x197 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x38a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7197; op2val:0x778a;
op3val:0xfbff; valaddr_reg:x5; val_offset:84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 84*FLEN/8, x7, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08c and fs2 == 0 and fe2 == 0x1e and fm2 == 0x011 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x788c; op2val:0x7811;
op3val:0xfbff; valaddr_reg:x5; val_offset:87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 87*FLEN/8, x7, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2b2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b6; op2val:0x7ab2;
op3val:0xfbff; valaddr_reg:x5; val_offset:90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 90*FLEN/8, x7, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 0 and fe2 == 0x18 and fm2 == 0x25d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787b; op2val:0x625d;
op3val:0xfbff; valaddr_reg:x5; val_offset:93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 93*FLEN/8, x7, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x15f and fs2 == 0 and fe2 == 0x1a and fm2 == 0x1d8 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x755f; op2val:0x69d8;
op3val:0xfbff; valaddr_reg:x5; val_offset:96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 96*FLEN/8, x7, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x1e and fm2 == 0x39f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73ae; op2val:0x7b9f;
op3val:0xfbff; valaddr_reg:x5; val_offset:99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 99*FLEN/8, x7, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1be and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x749a; op2val:0x75be;
op3val:0xfbff; valaddr_reg:x5; val_offset:102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 102*FLEN/8, x7, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0f7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7911; op2val:0x78f7;
op3val:0xfbff; valaddr_reg:x5; val_offset:105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 105*FLEN/8, x7, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x2a0 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7634; op2val:0x76a0;
op3val:0xfbff; valaddr_reg:x5; val_offset:108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 108*FLEN/8, x7, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x23d and fs2 == 0 and fe2 == 0x1c and fm2 == 0x226 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x563d; op2val:0x7226;
op3val:0xfbff; valaddr_reg:x5; val_offset:111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 111*FLEN/8, x7, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x118 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73a8; op2val:0x7918;
op3val:0xfbff; valaddr_reg:x5; val_offset:114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 114*FLEN/8, x7, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x08b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0x788b;
op3val:0xfbff; valaddr_reg:x5; val_offset:117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 117*FLEN/8, x7, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26e and fs2 == 0 and fe2 == 0x1e and fm2 == 0x19c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x766e; op2val:0x799c;
op3val:0xfbff; valaddr_reg:x5; val_offset:120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 120*FLEN/8, x7, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14b and fs2 == 0 and fe2 == 0x1a and fm2 == 0x1fc and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x794b; op2val:0x69fc;
op3val:0xfbff; valaddr_reg:x5; val_offset:123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 123*FLEN/8, x7, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x025 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x10b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7425; op2val:0x710b;
op3val:0xfbff; valaddr_reg:x5; val_offset:126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 126*FLEN/8, x7, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ca and fs2 == 0 and fe2 == 0x1e and fm2 == 0x07d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ca; op2val:0x787d;
op3val:0xfbff; valaddr_reg:x5; val_offset:129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 129*FLEN/8, x7, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x311 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3e8 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b11; op2val:0x77e8;
op3val:0xfbff; valaddr_reg:x5; val_offset:132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 132*FLEN/8, x7, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x377 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x278 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7777; op2val:0x7a78;
op3val:0xfbff; valaddr_reg:x5; val_offset:135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 135*FLEN/8, x7, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27f and fs2 == 0 and fe2 == 0x1c and fm2 == 0x203 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a7f; op2val:0x7203;
op3val:0xfbff; valaddr_reg:x5; val_offset:138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 138*FLEN/8, x7, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10f and fs2 == 0 and fe2 == 0x1b and fm2 == 0x156 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x790f; op2val:0x6d56;
op3val:0xfbff; valaddr_reg:x5; val_offset:141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 141*FLEN/8, x7, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e4 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x26d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be4; op2val:0x766d;
op3val:0xfbff; valaddr_reg:x5; val_offset:144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 144*FLEN/8, x7, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 0 and fe2 == 0x1c and fm2 == 0x2d4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x750e; op2val:0x72d4;
op3val:0xfbff; valaddr_reg:x5; val_offset:147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 147*FLEN/8, x7, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x16 and fm1 == 0x0d3 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x294 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x58d3; op2val:0x7a94;
op3val:0xfbff; valaddr_reg:x5; val_offset:150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 150*FLEN/8, x7, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x241 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x39b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e41; op2val:0x6f9b;
op3val:0xfbff; valaddr_reg:x5; val_offset:153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 153*FLEN/8, x7, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fc and fs2 == 0 and fe2 == 0x1d and fm2 == 0x07a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7afc; op2val:0x747a;
op3val:0xfbff; valaddr_reg:x5; val_offset:156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 156*FLEN/8, x7, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2d4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x7ad4;
op3val:0xfbff; valaddr_reg:x5; val_offset:159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 159*FLEN/8, x7, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x134 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x064 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d34; op2val:0x7464;
op3val:0xfbff; valaddr_reg:x5; val_offset:162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 162*FLEN/8, x7, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x255 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2e3 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a55; op2val:0x7ae3;
op3val:0xfbff; valaddr_reg:x5; val_offset:165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 165*FLEN/8, x7, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02a and fs2 == 0 and fe2 == 0x1e and fm2 == 0x134 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x782a; op2val:0x7934;
op3val:0xfbff; valaddr_reg:x5; val_offset:168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 168*FLEN/8, x7, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x073 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7af8; op2val:0x7473;
op3val:0xfbff; valaddr_reg:x5; val_offset:171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 171*FLEN/8, x7, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x133 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x172 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6933; op2val:0x7972;
op3val:0xfbff; valaddr_reg:x5; val_offset:174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 174*FLEN/8, x7, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x391 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x380 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b91; op2val:0x7b80;
op3val:0xfbff; valaddr_reg:x5; val_offset:177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 177*FLEN/8, x7, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x15f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1fd and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x695f; op2val:0x79fd;
op3val:0xfbff; valaddr_reg:x5; val_offset:180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 180*FLEN/8, x7, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13d and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1b2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793d; op2val:0x79b2;
op3val:0xfbff; valaddr_reg:x5; val_offset:183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 183*FLEN/8, x7, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x11e and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1f4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x791e; op2val:0x75f4;
op3val:0xfbff; valaddr_reg:x5; val_offset:186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 186*FLEN/8, x7, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0b1 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72a5; op2val:0x78b1;
op3val:0xfbff; valaddr_reg:x5; val_offset:189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 189*FLEN/8, x7, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d4 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x154 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d4; op2val:0x7554;
op3val:0xfbff; valaddr_reg:x5; val_offset:192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 192*FLEN/8, x7, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 0 and fe2 == 0x1d and fm2 == 0x168 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x7568;
op3val:0xfbff; valaddr_reg:x5; val_offset:195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 195*FLEN/8, x7, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x145 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x13d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6945; op2val:0x713d;
op3val:0xfbff; valaddr_reg:x5; val_offset:198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 198*FLEN/8, x7, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x250 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a1; op2val:0x7650;
op3val:0xfbff; valaddr_reg:x5; val_offset:201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 201*FLEN/8, x7, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3a5 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74b1; op2val:0x77a5;
op3val:0xfbff; valaddr_reg:x5; val_offset:204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 204*FLEN/8, x7, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22c and fs2 == 0 and fe2 == 0x1c and fm2 == 0x1be and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6a2c; op2val:0x71be;
op3val:0xfbff; valaddr_reg:x5; val_offset:207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 207*FLEN/8, x7, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x088 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x272 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c88; op2val:0x7672;
op3val:0xfbff; valaddr_reg:x5; val_offset:210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 210*FLEN/8, x7, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x25b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a1; op2val:0x6e5b;
op3val:0xfbff; valaddr_reg:x5; val_offset:213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 213*FLEN/8, x7, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x394 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2b9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7794; op2val:0x7ab9;
op3val:0xfbff; valaddr_reg:x5; val_offset:216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 216*FLEN/8, x7, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3a9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x757e; op2val:0x77a9;
op3val:0xfbff; valaddr_reg:x5; val_offset:219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 219*FLEN/8, x7, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d2 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x0d3 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76d2; op2val:0x74d3;
op3val:0xfbff; valaddr_reg:x5; val_offset:222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 222*FLEN/8, x7, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x326 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x35a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b26; op2val:0x7b5a;
op3val:0xfbff; valaddr_reg:x5; val_offset:225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 225*FLEN/8, x7, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ca and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7601; op2val:0x7bca;
op3val:0xfbff; valaddr_reg:x5; val_offset:228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 228*FLEN/8, x7, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x036 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x16a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c36; op2val:0x6d6a;
op3val:0xfbff; valaddr_reg:x5; val_offset:231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 231*FLEN/8, x7, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x18 and fm2 == 0x004 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6bd2; op2val:0x6004;
op3val:0xfbff; valaddr_reg:x5; val_offset:234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 234*FLEN/8, x7, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x026 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x32c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7826; op2val:0x772c;
op3val:0xfbff; valaddr_reg:x5; val_offset:237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 237*FLEN/8, x7, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ad and fs2 == 0 and fe2 == 0x1e and fm2 == 0x16e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ad; op2val:0x796e;
op3val:0xfbff; valaddr_reg:x5; val_offset:240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 240*FLEN/8, x7, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e3 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3e7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e3; op2val:0x7be7;
op3val:0xfbff; valaddr_reg:x5; val_offset:243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 243*FLEN/8, x7, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x236 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x2e5 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a36; op2val:0x76e5;
op3val:0xfbff; valaddr_reg:x5; val_offset:246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 246*FLEN/8, x7, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x015 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2e7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c15; op2val:0x7ae7;
op3val:0xfbff; valaddr_reg:x5; val_offset:249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 249*FLEN/8, x7, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x338 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x338 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b38; op2val:0x7738;
op3val:0xfbff; valaddr_reg:x5; val_offset:252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 252*FLEN/8, x7, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x39b and fs2 == 0 and fe2 == 0x1d and fm2 == 0x25d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f9b; op2val:0x765d;
op3val:0xfbff; valaddr_reg:x5; val_offset:255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 255*FLEN/8, x7, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x162 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x394 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6962; op2val:0x7b94;
op3val:0xfbff; valaddr_reg:x5; val_offset:258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 258*FLEN/8, x7, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 0 and fe2 == 0x1c and fm2 == 0x254 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ae; op2val:0x7254;
op3val:0xfbff; valaddr_reg:x5; val_offset:261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 261*FLEN/8, x7, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05e and fs2 == 0 and fe2 == 0x1c and fm2 == 0x0d7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785e; op2val:0x70d7;
op3val:0xfbff; valaddr_reg:x5; val_offset:264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 264*FLEN/8, x7, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 0 and fe2 == 0x1c and fm2 == 0x0bf and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdc; op2val:0x70bf;
op3val:0xfbff; valaddr_reg:x5; val_offset:267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 267*FLEN/8, x7, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x304 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796f; op2val:0x7b04;
op3val:0xfbff; valaddr_reg:x5; val_offset:270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 270*FLEN/8, x7, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x355 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x128 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b55; op2val:0x7528;
op3val:0xfbff; valaddr_reg:x5; val_offset:273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 273*FLEN/8, x7, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f9 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x15b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77f9; op2val:0x795b;
op3val:0xfbff; valaddr_reg:x5; val_offset:276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 276*FLEN/8, x7, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x2ff and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e0; op2val:0x72ff;
op3val:0xfbff; valaddr_reg:x5; val_offset:279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 279*FLEN/8, x7, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b2 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x330 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb2; op2val:0x7b30;
op3val:0xfbff; valaddr_reg:x5; val_offset:282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 282*FLEN/8, x7, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x089 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x0be and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6889; op2val:0x70be;
op3val:0xfbff; valaddr_reg:x5; val_offset:285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 285*FLEN/8, x7, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x245 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2bc and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a45; op2val:0x7abc;
op3val:0xfbff; valaddr_reg:x5; val_offset:288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 288*FLEN/8, x7, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 0 and fe2 == 0x1e and fm2 == 0x274 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x7a74;
op3val:0xfbff; valaddr_reg:x5; val_offset:291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 291*FLEN/8, x7, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x16a and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2f2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d6a; op2val:0x7af2;
op3val:0xfbff; valaddr_reg:x5; val_offset:294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 294*FLEN/8, x7, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x333 and fs2 == 0 and fe2 == 0x1a and fm2 == 0x132 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7333; op2val:0x6932;
op3val:0xfbff; valaddr_reg:x5; val_offset:297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 297*FLEN/8, x7, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bf and fs2 == 0 and fe2 == 0x1d and fm2 == 0x149 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abf; op2val:0x7549;
op3val:0xfbff; valaddr_reg:x5; val_offset:300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 300*FLEN/8, x7, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0c2 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x13f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70c2; op2val:0x793f;
op3val:0xfbff; valaddr_reg:x5; val_offset:303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 303*FLEN/8, x7, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x334 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7809; op2val:0x7b34;
op3val:0xfbff; valaddr_reg:x5; val_offset:306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 306*FLEN/8, x7, x1, x2)

inst_128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x096 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x16d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7896; op2val:0x796d;
op3val:0xfbff; valaddr_reg:x5; val_offset:309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 309*FLEN/8, x7, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3eb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0f; op2val:0x7beb;
op3val:0xfbff; valaddr_reg:x5; val_offset:312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 312*FLEN/8, x7, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 0 and fe2 == 0x1c and fm2 == 0x297 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3e; op2val:0x7297;
op3val:0xfbff; valaddr_reg:x5; val_offset:315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 315*FLEN/8, x7, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c9 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x29a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c9; op2val:0x7a9a;
op3val:0xfbff; valaddr_reg:x5; val_offset:318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 318*FLEN/8, x7, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x253 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x236 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a53; op2val:0x7636;
op3val:0xfbff; valaddr_reg:x5; val_offset:321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 321*FLEN/8, x7, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ce and fs2 == 0 and fe2 == 0x1e and fm2 == 0x261 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ace; op2val:0x7a61;
op3val:0xfbff; valaddr_reg:x5; val_offset:324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 324*FLEN/8, x7, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3e2 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x1d1 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4be2; op2val:0x71d1;
op3val:0xfbff; valaddr_reg:x5; val_offset:327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 327*FLEN/8, x7, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x011 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x032 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7411; op2val:0x6c32;
op3val:0xfbff; valaddr_reg:x5; val_offset:330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 330*FLEN/8, x7, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x38a and fs2 == 0 and fe2 == 0x1d and fm2 == 0x0d7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b8a; op2val:0x74d7;
op3val:0xfbff; valaddr_reg:x5; val_offset:333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 333*FLEN/8, x7, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3f7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a7a; op2val:0x6bf7;
op3val:0xfbff; valaddr_reg:x5; val_offset:336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 336*FLEN/8, x7, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x012 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x097 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7012; op2val:0x7497;
op3val:0xfbff; valaddr_reg:x5; val_offset:339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 339*FLEN/8, x7, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x31a and fs2 == 0 and fe2 == 0x1a and fm2 == 0x098 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6b1a; op2val:0x6898;
op3val:0xfbff; valaddr_reg:x5; val_offset:342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 342*FLEN/8, x7, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2e7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77dd; op2val:0x7ae7;
op3val:0xfbff; valaddr_reg:x5; val_offset:345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 345*FLEN/8, x7, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x162 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x0d7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7962; op2val:0x70d7;
op3val:0xfbff; valaddr_reg:x5; val_offset:348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 348*FLEN/8, x7, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x293 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0e4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7693; op2val:0x78e4;
op3val:0xfbff; valaddr_reg:x5; val_offset:351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 351*FLEN/8, x7, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x204 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x387 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6a04; op2val:0x7787;
op3val:0xfbff; valaddr_reg:x5; val_offset:354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 354*FLEN/8, x7, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0ef and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6827; op2val:0x78ef;
op3val:0xfbff; valaddr_reg:x5; val_offset:357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 357*FLEN/8, x7, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x064 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ebc; op2val:0x7864;
op3val:0xfbff; valaddr_reg:x5; val_offset:360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 360*FLEN/8, x7, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x221 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x235 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7621; op2val:0x7a35;
op3val:0xfbff; valaddr_reg:x5; val_offset:363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 363*FLEN/8, x7, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30b and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0e0 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0b; op2val:0x78e0;
op3val:0xfbff; valaddr_reg:x5; val_offset:366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 366*FLEN/8, x7, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10e and fs2 == 0 and fe2 == 0x1d and fm2 == 0x167 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x790e; op2val:0x7567;
op3val:0xfbff; valaddr_reg:x5; val_offset:369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 369*FLEN/8, x7, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x175 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0f9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7975; op2val:0x78f9;
op3val:0xfbff; valaddr_reg:x5; val_offset:372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 372*FLEN/8, x7, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x010 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x34a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7010; op2val:0x7b4a;
op3val:0xfbff; valaddr_reg:x5; val_offset:375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 375*FLEN/8, x7, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x354 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2fa and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b54; op2val:0x7afa;
op3val:0xfbff; valaddr_reg:x5; val_offset:378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 378*FLEN/8, x7, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 0 and fe2 == 0x1e and fm2 == 0x026 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a7a; op2val:0x7826;
op3val:0xfbff; valaddr_reg:x5; val_offset:381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 381*FLEN/8, x7, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x20c and fs2 == 0 and fe2 == 0x1e and fm2 == 0x240 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x720c; op2val:0x7a40;
op3val:0xfbff; valaddr_reg:x5; val_offset:384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 384*FLEN/8, x7, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20c and fs2 == 0 and fe2 == 0x1d and fm2 == 0x348 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0c; op2val:0x7748;
op3val:0xfbff; valaddr_reg:x5; val_offset:387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 387*FLEN/8, x7, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0d1 and fs2 == 0 and fe2 == 0x1a and fm2 == 0x1b6 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cd1; op2val:0x69b6;
op3val:0xfbff; valaddr_reg:x5; val_offset:390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 390*FLEN/8, x7, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c6 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x334 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c6; op2val:0x7b34;
op3val:0xfbff; valaddr_reg:x5; val_offset:393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 393*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_157:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x154 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x092 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7954; op2val:0x7892;
op3val:0xfbff; valaddr_reg:x5; val_offset:396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 396*FLEN/8, x7, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1fa and fs2 == 0 and fe2 == 0x1e and fm2 == 0x28d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dfa; op2val:0x7a8d;
op3val:0xfbff; valaddr_reg:x5; val_offset:399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 399*FLEN/8, x7, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23b and fs2 == 0 and fe2 == 0x1e and fm2 == 0x195 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3b; op2val:0x7995;
op3val:0xfbff; valaddr_reg:x5; val_offset:402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 402*FLEN/8, x7, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0e1 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x341 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74e1; op2val:0x6f41;
op3val:0xfbff; valaddr_reg:x5; val_offset:405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 405*FLEN/8, x7, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x086 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x361 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7886; op2val:0x7b61;
op3val:0xfbff; valaddr_reg:x5; val_offset:408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 408*FLEN/8, x7, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a5 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x258 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a5; op2val:0x6e58;
op3val:0xfbff; valaddr_reg:x5; val_offset:411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 411*FLEN/8, x7, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1df and fs2 == 0 and fe2 == 0x19 and fm2 == 0x3db and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79df; op2val:0x67db;
op3val:0xfbff; valaddr_reg:x5; val_offset:414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 414*FLEN/8, x7, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17d and fs2 == 0 and fe2 == 0x19 and fm2 == 0x3b5 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797d; op2val:0x67b5;
op3val:0xfbff; valaddr_reg:x5; val_offset:417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 417*FLEN/8, x7, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b1 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1c7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb1; op2val:0x79c7;
op3val:0xfbff; valaddr_reg:x5; val_offset:420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 420*FLEN/8, x7, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1be and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c7f; op2val:0x75be;
op3val:0xfbff; valaddr_reg:x5; val_offset:423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 423*FLEN/8, x7, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x190 and fs2 == 0 and fe2 == 0x18 and fm2 == 0x119 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7590; op2val:0x6119;
op3val:0xfbff; valaddr_reg:x5; val_offset:426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 426*FLEN/8, x7, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28c and fs2 == 0 and fe2 == 0x1b and fm2 == 0x082 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a8c; op2val:0x6c82;
op3val:0xfbff; valaddr_reg:x5; val_offset:429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 429*FLEN/8, x7, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a6 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x28c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72a6; op2val:0x728c;
op3val:0xfbff; valaddr_reg:x5; val_offset:432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 432*FLEN/8, x7, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3e1 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b80; op2val:0x6fe1;
op3val:0xfbff; valaddr_reg:x5; val_offset:435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 435*FLEN/8, x7, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e7 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x24e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e7; op2val:0x664e;
op3val:0xfbff; valaddr_reg:x5; val_offset:438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 438*FLEN/8, x7, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2de and fs2 == 0 and fe2 == 0x1c and fm2 == 0x1fb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ade; op2val:0x71fb;
op3val:0xfbff; valaddr_reg:x5; val_offset:441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 441*FLEN/8, x7, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x182 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ab and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7582; op2val:0x7bab;
op3val:0xfbff; valaddr_reg:x5; val_offset:444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 444*FLEN/8, x7, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ba and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1cb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bba; op2val:0x75cb;
op3val:0xfbff; valaddr_reg:x5; val_offset:447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 447*FLEN/8, x7, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0ae and fs2 == 0 and fe2 == 0x1e and fm2 == 0x37e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74ae; op2val:0x7b7e;
op3val:0xfbff; valaddr_reg:x5; val_offset:450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 450*FLEN/8, x7, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x115 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x1e2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7915; op2val:0x71e2;
op3val:0xfbff; valaddr_reg:x5; val_offset:453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 453*FLEN/8, x7, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x28f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0a4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e8f; op2val:0x78a4;
op3val:0xfbff; valaddr_reg:x5; val_offset:456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 456*FLEN/8, x7, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32d and fs2 == 0 and fe2 == 0x1e and fm2 == 0x38f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2d; op2val:0x7b8f;
op3val:0xfbff; valaddr_reg:x5; val_offset:459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 459*FLEN/8, x7, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10d and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3c4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x750d; op2val:0x73c4;
op3val:0xfbff; valaddr_reg:x5; val_offset:462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 462*FLEN/8, x7, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a7 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x2b6 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a7; op2val:0x76b6;
op3val:0xfbff; valaddr_reg:x5; val_offset:465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 465*FLEN/8, x7, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03a and fs2 == 0 and fe2 == 0x19 and fm2 == 0x142 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703a; op2val:0x6542;
op3val:0xfbff; valaddr_reg:x5; val_offset:468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 468*FLEN/8, x7, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0ae and fs2 == 0 and fe2 == 0x1d and fm2 == 0x2b8 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cae; op2val:0x76b8;
op3val:0xfbff; valaddr_reg:x5; val_offset:471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 471*FLEN/8, x7, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ec and fs2 == 0 and fe2 == 0x1c and fm2 == 0x08d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ec; op2val:0x708d;
op3val:0xfbff; valaddr_reg:x5; val_offset:474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 474*FLEN/8, x7, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x117 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x168 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7917; op2val:0x6d68;
op3val:0xfbff; valaddr_reg:x5; val_offset:477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 477*FLEN/8, x7, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e7 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x396 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e7; op2val:0x7b96;
op3val:0xfbff; valaddr_reg:x5; val_offset:480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 480*FLEN/8, x7, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x288 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x2ac and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7688; op2val:0x76ac;
op3val:0xfbff; valaddr_reg:x5; val_offset:483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 483*FLEN/8, x7, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x120 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x286 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7520; op2val:0x7286;
op3val:0xfbff; valaddr_reg:x5; val_offset:486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 486*FLEN/8, x7, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x387 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x399 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7787; op2val:0x7b99;
op3val:0xfbff; valaddr_reg:x5; val_offset:489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 489*FLEN/8, x7, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06d and fs2 == 0 and fe2 == 0x1e and fm2 == 0x076 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746d; op2val:0x7876;
op3val:0xfbff; valaddr_reg:x5; val_offset:492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 492*FLEN/8, x7, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25c and fs2 == 0 and fe2 == 0x1d and fm2 == 0x322 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5c; op2val:0x7722;
op3val:0xfbff; valaddr_reg:x5; val_offset:495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 495*FLEN/8, x7, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x223 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x2e7 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a23; op2val:0x76e7;
op3val:0xfbff; valaddr_reg:x5; val_offset:498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 498*FLEN/8, x7, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x340 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x37e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7740; op2val:0x7b7e;
op3val:0xfbff; valaddr_reg:x5; val_offset:501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 501*FLEN/8, x7, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x365 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x118 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7765; op2val:0x7918;
op3val:0xfbff; valaddr_reg:x5; val_offset:504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 504*FLEN/8, x7, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x283 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x38b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7283; op2val:0x578b;
op3val:0xfbff; valaddr_reg:x5; val_offset:507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 507*FLEN/8, x7, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f2 and fs2 == 0 and fe2 == 0x17 and fm2 == 0x3f5 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f2; op2val:0x5ff5;
op3val:0xfbff; valaddr_reg:x5; val_offset:510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 510*FLEN/8, x7, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x225 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x107 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a25; op2val:0x7907;
op3val:0xfbff; valaddr_reg:x5; val_offset:513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 513*FLEN/8, x7, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1a5 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ff; op2val:0x79a5;
op3val:0xfbff; valaddr_reg:x5; val_offset:516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 516*FLEN/8, x7, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x1e and fm2 == 0x213 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796c; op2val:0x7a13;
op3val:0xfbff; valaddr_reg:x5; val_offset:519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 519*FLEN/8, x7, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x217 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x07a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a17; op2val:0x747a;
op3val:0xfbff; valaddr_reg:x5; val_offset:522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 522*FLEN/8, x7, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x20f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x7a0f;
op3val:0xfbff; valaddr_reg:x5; val_offset:525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 525*FLEN/8, x7, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x024 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x016 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7424; op2val:0x7816;
op3val:0xfbff; valaddr_reg:x5; val_offset:528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 528*FLEN/8, x7, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0aa and fs2 == 0 and fe2 == 0x1e and fm2 == 0x342 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78aa; op2val:0x7b42;
op3val:0xfbff; valaddr_reg:x5; val_offset:531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 531*FLEN/8, x7, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x32f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d5; op2val:0x7b2f;
op3val:0xfbff; valaddr_reg:x5; val_offset:534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 534*FLEN/8, x7, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 0 and fe2 == 0x1b and fm2 == 0x271 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x778c; op2val:0x6e71;
op3val:0xfbff; valaddr_reg:x5; val_offset:537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 537*FLEN/8, x7, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e2 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x34c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e2; op2val:0x7b4c;
op3val:0xfbff; valaddr_reg:x5; val_offset:540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 540*FLEN/8, x7, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2eb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a0; op2val:0x7aeb;
op3val:0xfbff; valaddr_reg:x5; val_offset:543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 543*FLEN/8, x7, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x063 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x7863;
op3val:0xfbff; valaddr_reg:x5; val_offset:546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 546*FLEN/8, x7, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3cd and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aef; op2val:0x73cd;
op3val:0xfbff; valaddr_reg:x5; val_offset:549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 549*FLEN/8, x7, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x329 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x125 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7729; op2val:0x6d25;
op3val:0xfbff; valaddr_reg:x5; val_offset:552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 552*FLEN/8, x7, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ca and fs2 == 0 and fe2 == 0x1e and fm2 == 0x328 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aca; op2val:0x7b28;
op3val:0xfbff; valaddr_reg:x5; val_offset:555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 555*FLEN/8, x7, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(31424,32,FLEN)
NAN_BOXED(31424,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29732,32,FLEN)
NAN_BOXED(30742,32,FLEN)
NAN_BOXED(29732,16,FLEN)
NAN_BOXED(31300,32,FLEN)
NAN_BOXED(29913,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30890,32,FLEN)
NAN_BOXED(30890,32,FLEN)
NAN_BOXED(30890,16,FLEN)
NAN_BOXED(29825,32,FLEN)
NAN_BOXED(31243,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29697,32,FLEN)
NAN_BOXED(31558,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31354,32,FLEN)
NAN_BOXED(31542,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31189,32,FLEN)
NAN_BOXED(31535,32,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(30604,32,FLEN)
NAN_BOXED(28273,32,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(30946,32,FLEN)
NAN_BOXED(30946,32,FLEN)
NAN_BOXED(30946,16,FLEN)
NAN_BOXED(30624,32,FLEN)
NAN_BOXED(31467,32,FLEN)
NAN_BOXED(31467,16,FLEN)
test_dataset_1:
NAN_BOXED(31343,32,FLEN)
NAN_BOXED(31343,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31169,32,FLEN)
NAN_BOXED(30304,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31063,32,FLEN)
NAN_BOXED(21677,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31471,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31477,32,FLEN)
NAN_BOXED(29212,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29601,32,FLEN)
NAN_BOXED(31676,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30505,32,FLEN)
NAN_BOXED(27941,32,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(30735,32,FLEN)
NAN_BOXED(31605,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30824,32,FLEN)
NAN_BOXED(31142,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31363,32,FLEN)
NAN_BOXED(30801,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30930,32,FLEN)
NAN_BOXED(30898,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30916,32,FLEN)
NAN_BOXED(30247,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29860,32,FLEN)
NAN_BOXED(29198,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30950,32,FLEN)
NAN_BOXED(31040,32,FLEN)
NAN_BOXED(64511,16,FLEN)
test_dataset_2:
NAN_BOXED(28094,16,FLEN)
NAN_BOXED(31246,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31586,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(29800,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(30882,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31047,16,FLEN)
NAN_BOXED(31735,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(27972,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30663,16,FLEN)
NAN_BOXED(30985,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29637,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29453,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31366,16,FLEN)
NAN_BOXED(28271,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(27081,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31558,16,FLEN)
NAN_BOXED(30789,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26324,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(30273,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31703,16,FLEN)
NAN_BOXED(26791,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31663,16,FLEN)
NAN_BOXED(29162,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29372,16,FLEN)
NAN_BOXED(31335,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26068,16,FLEN)
NAN_BOXED(30414,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29736,16,FLEN)
NAN_BOXED(29456,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30106,16,FLEN)
NAN_BOXED(29124,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26889,16,FLEN)
NAN_BOXED(28276,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29280,16,FLEN)
NAN_BOXED(30139,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31412,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(31674,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31080,16,FLEN)
NAN_BOXED(31426,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(30917,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29079,16,FLEN)
NAN_BOXED(30602,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(30737,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30134,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30843,16,FLEN)
NAN_BOXED(25181,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30047,16,FLEN)
NAN_BOXED(27096,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29614,16,FLEN)
NAN_BOXED(31647,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(22077,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29608,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30318,16,FLEN)
NAN_BOXED(31132,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(27132,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29733,16,FLEN)
NAN_BOXED(28939,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30666,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31505,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30583,16,FLEN)
NAN_BOXED(31352,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31359,16,FLEN)
NAN_BOXED(29187,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30991,16,FLEN)
NAN_BOXED(27990,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31716,16,FLEN)
NAN_BOXED(30317,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(29396,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(22739,16,FLEN)
NAN_BOXED(31380,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28225,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31484,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(31444,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27956,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31317,16,FLEN)
NAN_BOXED(31459,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(29811,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26931,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31633,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26975,16,FLEN)
NAN_BOXED(31229,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(31154,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31006,16,FLEN)
NAN_BOXED(30196,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(30897,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28884,16,FLEN)
NAN_BOXED(30036,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(30056,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26949,16,FLEN)
NAN_BOXED(28989,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(30288,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29873,16,FLEN)
NAN_BOXED(30629,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27180,16,FLEN)
NAN_BOXED(29118,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27784,16,FLEN)
NAN_BOXED(30322,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(28251,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30612,16,FLEN)
NAN_BOXED(31417,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(30633,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30418,16,FLEN)
NAN_BOXED(29907,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31526,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30209,16,FLEN)
NAN_BOXED(31690,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27702,16,FLEN)
NAN_BOXED(28010,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27602,16,FLEN)
NAN_BOXED(24580,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(30508,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30893,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30179,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31286,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27669,16,FLEN)
NAN_BOXED(31463,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31544,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(30301,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26978,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(29268,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30814,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(28863,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31087,16,FLEN)
NAN_BOXED(31492,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31573,16,FLEN)
NAN_BOXED(29992,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30713,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(29439,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31666,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26761,16,FLEN)
NAN_BOXED(28862,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31301,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(31348,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28010,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29491,16,FLEN)
NAN_BOXED(26930,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31423,16,FLEN)
NAN_BOXED(30025,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28866,16,FLEN)
NAN_BOXED(31039,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(31540,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(31085,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31247,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(29335,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30921,16,FLEN)
NAN_BOXED(31386,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(30262,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31438,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(19426,16,FLEN)
NAN_BOXED(29137,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29713,16,FLEN)
NAN_BOXED(27698,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31626,16,FLEN)
NAN_BOXED(29911,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31354,16,FLEN)
NAN_BOXED(27639,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28690,16,FLEN)
NAN_BOXED(29847,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27418,16,FLEN)
NAN_BOXED(26776,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(31463,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31074,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30355,16,FLEN)
NAN_BOXED(30948,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27140,16,FLEN)
NAN_BOXED(30599,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(30959,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28348,16,FLEN)
NAN_BOXED(30820,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30241,16,FLEN)
NAN_BOXED(31285,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31499,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30990,16,FLEN)
NAN_BOXED(30055,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31093,16,FLEN)
NAN_BOXED(30969,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28688,16,FLEN)
NAN_BOXED(31562,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31572,16,FLEN)
NAN_BOXED(31482,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31354,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29196,16,FLEN)
NAN_BOXED(31296,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31244,16,FLEN)
NAN_BOXED(30536,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27857,16,FLEN)
NAN_BOXED(27062,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30662,16,FLEN)
NAN_BOXED(31540,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31060,16,FLEN)
NAN_BOXED(30866,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28154,16,FLEN)
NAN_BOXED(31373,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31291,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29921,16,FLEN)
NAN_BOXED(28481,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30854,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30373,16,FLEN)
NAN_BOXED(28248,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31199,16,FLEN)
NAN_BOXED(26587,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31101,16,FLEN)
NAN_BOXED(26549,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31665,16,FLEN)
NAN_BOXED(31175,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27775,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30096,16,FLEN)
NAN_BOXED(24857,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31372,16,FLEN)
NAN_BOXED(27778,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29350,16,FLEN)
NAN_BOXED(29324,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(28641,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30183,16,FLEN)
NAN_BOXED(26190,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(29179,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30082,16,FLEN)
NAN_BOXED(31659,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31674,16,FLEN)
NAN_BOXED(30155,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29870,16,FLEN)
NAN_BOXED(31614,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30997,16,FLEN)
NAN_BOXED(29154,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28303,16,FLEN)
NAN_BOXED(30884,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31533,16,FLEN)
NAN_BOXED(31631,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29965,16,FLEN)
NAN_BOXED(29636,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29863,16,FLEN)
NAN_BOXED(30390,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28730,16,FLEN)
NAN_BOXED(25922,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27822,16,FLEN)
NAN_BOXED(30392,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31212,16,FLEN)
NAN_BOXED(28813,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30999,16,FLEN)
NAN_BOXED(28008,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30183,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30344,16,FLEN)
NAN_BOXED(30380,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29984,16,FLEN)
NAN_BOXED(29318,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30599,16,FLEN)
NAN_BOXED(31641,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29805,16,FLEN)
NAN_BOXED(30838,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31324,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31267,16,FLEN)
NAN_BOXED(30439,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30528,16,FLEN)
NAN_BOXED(31614,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30565,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29315,16,FLEN)
NAN_BOXED(22411,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30962,16,FLEN)
NAN_BOXED(24565,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31269,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28927,16,FLEN)
NAN_BOXED(31141,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31084,16,FLEN)
NAN_BOXED(31251,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31255,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(31247,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29732,16,FLEN)
NAN_BOXED(30742,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30890,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(28273,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30946,16,FLEN)
NAN_BOXED(31564,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30624,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(30819,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(29645,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30505,16,FLEN)
NAN_BOXED(27941,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31434,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(64511,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x4_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x4_1:
    .fill 26*((SIGALIGN)/4),4,0xdeadbeef


signature_x6_0:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 108*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
