Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5b856135895048fbadeafbacf47dbe5a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot full_adder_1_bit_tb_behav xil_defaultlib.full_adder_1_bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_nand2
Compiling module xil_defaultlib.full_adder_1_bit_xup_nand2_0_0
Compiling module xil_defaultlib.full_adder_1_bit_xup_nand2_1_0
Compiling module xil_defaultlib.full_adder_1_bit_xup_nand2_2_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.full_adder_1_bit_xup_xor2_0_0
Compiling module xil_defaultlib.full_adder_1_bit_xup_xor2_1_0
Compiling module xil_defaultlib.full_adder_1_bit
Compiling module xil_defaultlib.full_adder_1_bit_ver
Compiling module xil_defaultlib.full_adder_1_bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_adder_1_bit_tb_behav
