TimeQuest Timing Analyzer report for Simple_Processor
Mon Jun 12 18:29:25 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Output Enable Times
 19. Minimum Output Enable Times
 20. Output Disable Times
 21. Minimum Output Disable Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'CLK'
 28. Fast Model Hold: 'CLK'
 29. Fast Model Minimum Pulse Width: 'CLK'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Simple_Processor                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 128.63 MHz ; 128.63 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -6.774 ; -219.081      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.222 ; -45.222               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.774 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.812      ;
; -6.660 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.698      ;
; -6.660 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.698      ;
; -6.647 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.685      ;
; -6.644 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.682      ;
; -6.634 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.673      ;
; -6.629 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.667      ;
; -6.535 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.573      ;
; -6.535 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.573      ;
; -6.522 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.560      ;
; -6.521 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.559      ;
; -6.521 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.559      ;
; -6.519 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.557      ;
; -6.519 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.557      ;
; -6.519 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.557      ;
; -6.508 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.546      ;
; -6.506 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.544      ;
; -6.505 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.543      ;
; -6.503 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.541      ;
; -6.501 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.543      ;
; -6.500 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.538      ;
; -6.489 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.528      ;
; -6.409 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.446      ;
; -6.394 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.432      ;
; -6.384 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.422      ;
; -6.363 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.401      ;
; -6.362 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.400      ;
; -6.361 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.007      ; 7.404      ;
; -6.360 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.398      ;
; -6.360 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.399      ;
; -6.273 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.310      ;
; -6.273 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.310      ;
; -6.264 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.301      ;
; -6.260 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.297      ;
; -6.257 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.294      ;
; -6.249 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.287      ;
; -6.248 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.290      ;
; -6.248 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.290      ;
; -6.244 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.283      ;
; -6.235 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.277      ;
; -6.232 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.274      ;
; -6.218 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.256      ;
; -6.217 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.255      ;
; -6.215 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.253      ;
; -6.158 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.194      ;
; -6.158 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.194      ;
; -6.145 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.181      ;
; -6.142 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.178      ;
; -6.136 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.177      ;
; -6.135 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.172      ;
; -6.122 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.159      ;
; -6.121 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.158      ;
; -6.121 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.163      ;
; -6.120 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.158      ;
; -6.107 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.144      ;
; -6.090 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.132      ;
; -6.089 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.131      ;
; -6.089 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.127      ;
; -6.088 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.126      ;
; -6.087 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.129      ;
; -6.086 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.124      ;
; -6.068 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.103      ;
; -6.068 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.103      ;
; -6.055 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.090      ;
; -6.052 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.087      ;
; -6.037 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.074      ;
; -6.019 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.056      ;
; -6.004 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.042      ;
; -6.002 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.037      ;
; -6.002 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.037      ;
; -5.989 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.024      ;
; -5.986 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.021      ;
; -5.978 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.014      ;
; -5.977 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.014      ;
; -5.976 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.013      ;
; -5.973 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.011      ;
; -5.972 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.010      ;
; -5.970 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.008      ;
; -5.967 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.005      ;
; -5.885 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 6.924      ;
; -5.885 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.922      ;
; -5.864 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.899      ;
; -5.854 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.891      ;
; -5.854 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.891      ;
; -5.849 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 6.890      ;
; -5.848 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.005      ; 6.889      ;
; -5.848 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.885      ;
; -5.847 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.884      ;
; -5.841 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.878      ;
; -5.838 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.875      ;
; -5.838 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.875      ;
; -5.770 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.806      ;
; -5.766 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.801      ;
; -5.745 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.783      ;
; -5.742 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.778      ;
; -5.740 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 6.779      ;
; -5.732 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.769      ;
; -5.731 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.768      ;
; -5.727 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.764      ;
; -5.724 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.760      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.866 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.132      ;
; 0.893 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.159      ;
; 0.968 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.234      ;
; 0.970 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.236      ;
; 1.232 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.500      ;
; 1.234 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.500      ;
; 1.247 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.513      ;
; 1.247 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.513      ;
; 1.248 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.514      ;
; 1.251 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.517      ;
; 1.267 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.533      ;
; 1.307 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.576      ;
; 1.309 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.578      ;
; 1.317 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.583      ;
; 1.340 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.606      ;
; 1.343 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.609      ;
; 1.506 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.774      ;
; 1.507 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.775      ;
; 1.701 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; -0.004     ; 1.963      ;
; 1.708 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.975      ;
; 1.785 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.053      ;
; 1.787 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.055      ;
; 1.788 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.056      ;
; 1.800 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.068      ;
; 1.803 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.071      ;
; 1.816 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.084      ;
; 1.816 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.084      ;
; 1.820 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.087      ;
; 1.827 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.095      ;
; 1.839 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.101      ;
; 1.840 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.108      ;
; 1.862 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.129      ;
; 1.863 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.130      ;
; 1.863 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.131      ;
; 1.865 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.133      ;
; 1.866 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.134      ;
; 1.916 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.183      ;
; 1.927 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.195      ;
; 1.932 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.200      ;
; 1.935 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.203      ;
; 1.948 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.216      ;
; 1.948 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.216      ;
; 1.955 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.223      ;
; 1.955 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.223      ;
; 1.996 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.264      ;
; 2.000 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.267      ;
; 2.009 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.270      ;
; 2.015 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.283      ;
; 2.015 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.283      ;
; 2.021 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.289      ;
; 2.021 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.289      ;
; 2.025 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.292      ;
; 2.052 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.320      ;
; 2.056 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.324      ;
; 2.067 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.336      ;
; 2.071 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.338      ;
; 2.071 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.340      ;
; 2.085 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.352      ;
; 2.087 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.355      ;
; 2.087 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.355      ;
; 2.099 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.368      ;
; 2.102 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.370      ;
; 2.102 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.370      ;
; 2.111 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.379      ;
; 2.118 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.386      ;
; 2.124 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.391      ;
; 2.125 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.392      ;
; 2.161 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.430      ;
; 2.196 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.463      ;
; 2.196 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.463      ;
; 2.196 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.463      ;
; 2.196 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.463      ;
; 2.196 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.463      ;
; 2.199 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.467      ;
; 2.210 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.477      ;
; 2.211 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.478      ;
; 2.221 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.490      ;
; 2.225 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.492      ;
; 2.225 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.492      ;
; 2.225 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.492      ;
; 2.225 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.492      ;
; 2.225 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.492      ;
; 2.232 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.501      ;
; 2.234 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.502      ;
; 2.235 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.504      ;
; 2.235 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.504      ;
; 2.235 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.504      ;
; 2.245 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.513      ;
; 2.249 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.517      ;
; 2.254 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.522      ;
; 2.256 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.525      ;
; 2.260 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.527      ;
; 2.262 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.529      ;
; 2.263 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.530      ;
; 2.264 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.532      ;
; 2.276 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.537      ;
; 2.277 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.545      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst13                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst13                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst14                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst14                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst15                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst15                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clkout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clkout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|inst5|inst1|clk                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLK        ; 1.857 ; 1.857 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; 1.667 ; 1.667 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 1.287 ; 1.287 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 1.370 ; 1.370 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; 1.832 ; 1.832 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; 1.857 ; 1.857 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 1.592 ; 1.592 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; 1.606 ; 1.606 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; 1.140 ; 1.140 ; Rise       ; CLK             ;
; START     ; CLK        ; 4.717 ; 4.717 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D[*]      ; CLK        ; -0.059 ; -0.059 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; -1.013 ; -1.013 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; -0.059 ; -0.059 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; -0.170 ; -0.170 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; -1.309 ; -1.309 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; -1.186 ; -1.186 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; -0.383 ; -0.383 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; -0.962 ; -0.962 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; -0.894 ; -0.894 ; Rise       ; CLK             ;
; START     ; CLK        ; -4.487 ; -4.487 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DONE       ; CLK        ; 10.289 ; 10.289 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 7.209  ; 7.209  ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 7.057  ; 7.057  ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 7.022  ; 7.022  ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 6.988  ; 6.988  ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 7.018  ; 7.018  ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 7.209  ; 7.209  ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 7.004  ; 7.004  ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 6.814  ; 6.814  ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 7.043  ; 7.043  ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DONE       ; CLK        ; 10.149 ; 10.149 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 6.814  ; 6.814  ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 7.057  ; 7.057  ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 7.022  ; 7.022  ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 6.988  ; 6.988  ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 7.018  ; 7.018  ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 7.209  ; 7.209  ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 7.004  ; 7.004  ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 6.814  ; 6.814  ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 7.043  ; 7.043  ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
; RESULT[*]  ; CLK        ; 8.421 ;      ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 8.710 ;      ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 8.720 ;      ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 8.700 ;      ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 8.720 ;      ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 8.421 ;      ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 8.898 ;      ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 8.421 ;      ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 8.898 ;      ; Rise       ; CLK             ;
+------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
; RESULT[*]  ; CLK        ; 8.281 ;      ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 8.570 ;      ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 8.580 ;      ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 8.560 ;      ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 8.580 ;      ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 8.281 ;      ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 8.758 ;      ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 8.281 ;      ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 8.758 ;      ; Rise       ; CLK             ;
+------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; RESULT[*]  ; CLK        ; 8.421     ;           ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 8.710     ;           ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 8.720     ;           ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 8.700     ;           ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 8.720     ;           ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 8.421     ;           ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 8.898     ;           ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 8.421     ;           ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 8.898     ;           ; Rise       ; CLK             ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; RESULT[*]  ; CLK        ; 8.281     ;           ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 8.570     ;           ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 8.580     ;           ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 8.560     ;           ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 8.580     ;           ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 8.281     ;           ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 8.758     ;           ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 8.281     ;           ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 8.758     ;           ; Rise       ; CLK             ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.387 ; -72.799       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.222 ; -45.222               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.387 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.423      ;
; -2.358 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.393      ;
; -2.357 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.392      ;
; -2.350 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.386      ;
; -2.348 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.384      ;
; -2.319 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.353      ;
; -2.319 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.355      ;
; -2.304 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.339      ;
; -2.303 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.338      ;
; -2.296 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.332      ;
; -2.294 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.330      ;
; -2.291 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.327      ;
; -2.286 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.321      ;
; -2.285 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.320      ;
; -2.283 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.318      ;
; -2.282 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.317      ;
; -2.278 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.314      ;
; -2.276 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.008      ; 3.316      ;
; -2.276 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.312      ;
; -2.275 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.311      ;
; -2.273 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.309      ;
; -2.251 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.285      ;
; -2.236 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.272      ;
; -2.223 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.257      ;
; -2.222 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.214 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.247      ;
; -2.208 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.246      ;
; -2.207 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.242      ;
; -2.205 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.240      ;
; -2.188 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.224      ;
; -2.187 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.221      ;
; -2.186 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.220      ;
; -2.179 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.214      ;
; -2.177 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.212      ;
; -2.172 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.211      ;
; -2.171 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.210      ;
; -2.168 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.202      ;
; -2.164 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.008      ; 3.204      ;
; -2.162 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.008      ; 3.202      ;
; -2.154 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.187      ;
; -2.146 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.179      ;
; -2.139 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.174      ;
; -2.137 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.172      ;
; -2.126 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.159      ;
; -2.120 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.154      ;
; -2.120 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.156      ;
; -2.119 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.153      ;
; -2.118 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.151      ;
; -2.113 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.146      ;
; -2.112 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.147      ;
; -2.111 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.144      ;
; -2.111 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.148      ;
; -2.111 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.146      ;
; -2.110 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.145      ;
; -2.109 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.144      ;
; -2.103 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.140      ;
; -2.099 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.134      ;
; -2.096 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.135      ;
; -2.094 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.133      ;
; -2.092 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.128      ;
; -2.086 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.121      ;
; -2.081 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.114      ;
; -2.080 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.113      ;
; -2.077 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.008      ; 3.117      ;
; -2.073 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.106      ;
; -2.073 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.107      ;
; -2.072 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.105      ;
; -2.071 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.105      ;
; -2.071 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.104      ;
; -2.065 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.099      ;
; -2.063 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.097      ;
; -2.063 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.096      ;
; -2.056 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.091      ;
; -2.054 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.089      ;
; -2.045 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.080      ;
; -2.045 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.078      ;
; -2.043 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.076      ;
; -2.037 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 3.073      ;
; -2.018 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.051      ;
; -2.017 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.050      ;
; -2.015 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.048      ;
; -2.004 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.038      ;
; -2.002 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.039      ;
; -2.000 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.037      ;
; -1.999 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.034      ;
; -1.993 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.027      ;
; -1.992 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.026      ;
; -1.982 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.016      ;
; -1.981 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.015      ;
; -1.977 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.010      ;
; -1.974 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.009      ;
; -1.972 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 3.007      ;
; -1.962 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 2.995      ;
; -1.960 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 2.993      ;
; -1.955 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.003      ; 2.990      ;
; -1.938 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.972      ;
; -1.936 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.970      ;
; -1.931 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 2.964      ;
; -1.924 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.956      ;
; -1.921 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.953      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.404 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.556      ;
; 0.404 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.556      ;
; 0.440 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.592      ;
; 0.441 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.593      ;
; 0.560 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.714      ;
; 0.563 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.717      ;
; 0.579 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.732      ;
; 0.588 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.742      ;
; 0.588 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.742      ;
; 0.605 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.757      ;
; 0.606 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.758      ;
; 0.627 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.693 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.846      ;
; 0.693 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.846      ;
; 0.753 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.904      ;
; 0.799 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; -0.004     ; 0.947      ;
; 0.808 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 0.000        ; 0.004      ; 0.964      ;
; 0.824 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 0.980      ;
; 0.825 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 0.980      ;
; 0.826 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 0.000        ; 0.004      ; 0.982      ;
; 0.827 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 0.982      ;
; 0.831 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.983      ;
; 0.833 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 0.988      ;
; 0.833 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.986      ;
; 0.834 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 0.989      ;
; 0.838 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.991      ;
; 0.843 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ; CLK          ; CLK         ; 0.000        ; 0.004      ; 0.999      ;
; 0.849 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.002      ;
; 0.849 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.002      ;
; 0.850 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.003      ;
; 0.859 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; -0.004     ; 1.007      ;
; 0.860 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.015      ;
; 0.862 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.017      ;
; 0.869 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.022      ;
; 0.874 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.027      ;
; 0.892 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.045      ;
; 0.896 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 1.052      ;
; 0.898 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ; CLK          ; CLK         ; 0.000        ; 0.004      ; 1.054      ;
; 0.904 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.058      ;
; 0.904 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.057      ;
; 0.905 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.060      ;
; 0.906 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.061      ;
; 0.906 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.059      ;
; 0.914 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.067      ;
; 0.922 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.076      ;
; 0.929 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.083      ;
; 0.932 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.079      ;
; 0.940 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.093      ;
; 0.947 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.100      ;
; 0.950 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.103      ;
; 0.951 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.104      ;
; 0.978 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.133      ;
; 0.978 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.133      ;
; 0.978 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.132      ;
; 0.979 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.134      ;
; 0.979 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.134      ;
; 0.980 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.133      ;
; 0.982 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.135      ;
; 0.982 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.135      ;
; 0.982 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.137      ;
; 0.982 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.137      ;
; 0.988 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.141      ;
; 0.989 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.142      ;
; 0.989 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.141      ;
; 0.991 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.145      ;
; 0.992 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.146      ;
; 1.005 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst15                                                         ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.152      ;
; 1.007 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 1.163      ;
; 1.014 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.165      ;
; 1.020 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.175      ;
; 1.020 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.003      ; 1.175      ;
; 1.037 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.190      ;
; 1.037 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.190      ;
; 1.039 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.192      ;
; 1.039 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.193      ;
; 1.040 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.193      ;
; 1.040 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.193      ;
; 1.041 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.188      ;
; 1.042 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 1.198      ;
; 1.043 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.196      ;
; 1.045 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.198      ;
; 1.048 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.201      ;
; 1.049 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.202      ;
; 1.051 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.204      ;
; 1.052 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.205      ;
; 1.055 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.207      ;
; 1.057 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst15                                                         ; CLK          ; CLK         ; 0.000        ; -0.006     ; 1.203      ;
; 1.062 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.213      ;
; 1.072 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.225      ;
; 1.085 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.237      ;
; 1.088 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.241      ;
; 1.088 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.241      ;
; 1.088 ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.241      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst1                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst2                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_CONTROLLER:inst3|PRESENT_STATE:inst5|inst3                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst10                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst11                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst12                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst13                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst13                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst14                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst14                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst15                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst15                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst8                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|REGISTER:inst7|inst9                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst2|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst1|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst3|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst1|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst2|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst3|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst4|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst5|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst6|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst7|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Simple_Processor_DATAPATH:inst|Register_File_4X8:inst|Register_File_1X8:inst|Register_File_Cell:inst|inst5   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clkout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clk_delay_ctrl|clkout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|inst5|inst1|clk                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLK        ; 0.628 ; 0.628 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; 0.512 ; 0.512 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 0.318 ; 0.318 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 0.344 ; 0.344 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; 0.623 ; 0.623 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; 0.628 ; 0.628 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 0.505 ; 0.505 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; 0.507 ; 0.507 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; 0.305 ; 0.305 ; Rise       ; CLK             ;
; START     ; CLK        ; 2.581 ; 2.581 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D[*]      ; CLK        ; 0.266  ; 0.266  ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; -0.202 ; -0.202 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 0.266  ; 0.266  ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 0.222  ; 0.222  ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; -0.347 ; -0.347 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; -0.307 ; -0.307 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 0.064  ; 0.064  ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; -0.188 ; -0.188 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; -0.175 ; -0.175 ; Rise       ; CLK             ;
; START     ; CLK        ; -2.461 ; -2.461 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DONE       ; CLK        ; 5.466 ; 5.466 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 4.015 ; 4.015 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 3.952 ; 3.952 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 3.917 ; 3.917 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 4.015 ; 4.015 ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 3.934 ; 3.934 ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 3.842 ; 3.842 ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DONE       ; CLK        ; 5.420 ; 5.420 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 3.842 ; 3.842 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 3.952 ; 3.952 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 3.917 ; 3.917 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 4.015 ; 4.015 ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 3.934 ; 3.934 ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 3.842 ; 3.842 ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
; RESULT[*]  ; CLK        ; 4.533 ;      ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 4.682 ;      ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 4.692 ;      ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 4.672 ;      ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 4.692 ;      ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 4.533 ;      ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 4.748 ;      ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 4.533 ;      ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 4.748 ;      ; Rise       ; CLK             ;
+------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
; RESULT[*]  ; CLK        ; 4.487 ;      ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 4.636 ;      ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 4.646 ;      ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 4.626 ;      ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 4.646 ;      ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 4.487 ;      ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 4.702 ;      ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 4.487 ;      ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 4.702 ;      ; Rise       ; CLK             ;
+------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; RESULT[*]  ; CLK        ; 4.533     ;           ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 4.682     ;           ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 4.692     ;           ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 4.672     ;           ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 4.692     ;           ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 4.533     ;           ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 4.748     ;           ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 4.533     ;           ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 4.748     ;           ; Rise       ; CLK             ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; RESULT[*]  ; CLK        ; 4.487     ;           ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 4.636     ;           ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 4.646     ;           ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 4.626     ;           ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 4.646     ;           ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 4.487     ;           ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 4.702     ;           ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 4.487     ;           ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 4.702     ;           ; Rise       ; CLK             ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.774   ; 0.215 ; N/A      ; N/A     ; -1.222              ;
;  CLK             ; -6.774   ; 0.215 ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS  ; -219.081 ; 0.0   ; 0.0      ; 0.0     ; -45.222             ;
;  CLK             ; -219.081 ; 0.000 ; N/A      ; N/A     ; -45.222             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLK        ; 1.857 ; 1.857 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; 1.667 ; 1.667 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 1.287 ; 1.287 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 1.370 ; 1.370 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; 1.832 ; 1.832 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; 1.857 ; 1.857 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 1.592 ; 1.592 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; 1.606 ; 1.606 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; 1.140 ; 1.140 ; Rise       ; CLK             ;
; START     ; CLK        ; 4.717 ; 4.717 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D[*]      ; CLK        ; 0.266  ; 0.266  ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; -0.202 ; -0.202 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 0.266  ; 0.266  ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 0.222  ; 0.222  ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; -0.347 ; -0.347 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; -0.307 ; -0.307 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 0.064  ; 0.064  ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; -0.188 ; -0.188 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; -0.175 ; -0.175 ; Rise       ; CLK             ;
; START     ; CLK        ; -2.461 ; -2.461 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DONE       ; CLK        ; 10.289 ; 10.289 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 7.209  ; 7.209  ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 7.057  ; 7.057  ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 7.022  ; 7.022  ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 6.988  ; 6.988  ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 7.018  ; 7.018  ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 7.209  ; 7.209  ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 7.004  ; 7.004  ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 6.814  ; 6.814  ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 7.043  ; 7.043  ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DONE       ; CLK        ; 5.420 ; 5.420 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 3.842 ; 3.842 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 3.952 ; 3.952 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 3.917 ; 3.917 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  RESULT[4] ; CLK        ; 4.015 ; 4.015 ; Rise       ; CLK             ;
;  RESULT[5] ; CLK        ; 3.934 ; 3.934 ; Rise       ; CLK             ;
;  RESULT[6] ; CLK        ; 3.842 ; 3.842 ; Rise       ; CLK             ;
;  RESULT[7] ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 9038     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 9038     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 12 18:29:23 2023
Info: Command: quartus_sta Simple_Processor -c Simple_Processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Simple_Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.774
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.774      -219.081 CLK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -45.222 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.387       -72.799 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -45.222 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4551 megabytes
    Info: Processing ended: Mon Jun 12 18:29:25 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


