// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L1_out_wrapper_1_0_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_dout,
        fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n,
        fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_read,
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din,
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n,
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_write,
        fifo_D_drain_PE_0_1_x1145_dout,
        fifo_D_drain_PE_0_1_x1145_empty_n,
        fifo_D_drain_PE_0_1_x1145_read
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_dout;
input   fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n;
output   fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_read;
output  [127:0] fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din;
input   fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n;
output   fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_write;
input  [31:0] fifo_D_drain_PE_0_1_x1145_dout;
input   fifo_D_drain_PE_0_1_x1145_empty_n;
output   fifo_D_drain_PE_0_1_x1145_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_read;
reg[127:0] fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din;
reg fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_write;
reg fifo_D_drain_PE_0_1_x1145_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_blk_n;
wire    ap_CS_fsm_state13;
reg    fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_blk_n;
wire    ap_CS_fsm_state15;
reg    fifo_D_drain_PE_0_1_x1145_blk_n;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln691_fu_463_p2;
reg   [2:0] add_ln691_reg_724;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1182_fu_475_p2;
reg   [2:0] add_ln691_1182_reg_732;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln691_1181_fu_487_p2;
reg   [3:0] add_ln691_1181_reg_740;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_reg_748;
wire   [0:0] icmp_ln890_1032_fu_493_p2;
wire   [1:0] empty_fu_507_p1;
reg   [1:0] empty_reg_753;
wire   [4:0] add_ln691_1183_fu_511_p2;
reg   [4:0] add_ln691_1183_reg_757;
wire    ap_CS_fsm_state5;
reg   [4:0] local_D_V_addr_reg_774;
reg   [31:0] data_split_V_0_reg_782;
wire   [127:0] local_D_V_q0;
wire   [2:0] add_ln691_1184_fu_547_p2;
reg   [2:0] add_ln691_1184_reg_795;
wire    ap_CS_fsm_state7;
wire   [31:0] data_split_V_0_41_fu_559_p1;
wire   [0:0] icmp_ln878_fu_553_p2;
wire   [127:0] zext_ln1497_fu_577_p1;
reg   [127:0] zext_ln1497_reg_814;
wire   [2:0] add_ln691_1185_fu_614_p2;
reg   [2:0] add_ln691_1185_reg_819;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln870_fu_626_p2;
reg   [0:0] icmp_ln870_reg_827;
wire   [0:0] icmp_ln890_1033_fu_620_p2;
wire   [4:0] add_ln691_1188_fu_632_p2;
reg   [4:0] add_ln691_1188_reg_831;
wire    ap_CS_fsm_state11;
wire   [4:0] add_ln691_1186_fu_644_p2;
reg   [4:0] add_ln691_1186_reg_839;
wire   [4:0] shl_ln890_fu_650_p2;
reg   [4:0] shl_ln890_reg_844;
wire   [1:0] add_ln691_1189_fu_662_p2;
reg   [1:0] add_ln691_1189_reg_852;
wire    ap_CS_fsm_state12;
wire   [1:0] add_ln691_1187_fu_674_p2;
reg   [1:0] add_ln691_1187_reg_860;
wire    ap_CS_fsm_state14;
reg   [4:0] local_D_V_address0;
reg    local_D_V_ce0;
reg    local_D_V_we0;
wire   [127:0] local_D_V_d0;
reg   [2:0] c0_V_reg_168;
reg    ap_block_state1;
wire   [0:0] icmp_ln890_1031_fu_481_p2;
reg   [2:0] c1_V_reg_179;
wire   [0:0] icmp_ln890_fu_469_p2;
reg   [3:0] c7_V_reg_190;
wire   [0:0] icmp_ln890_1034_fu_541_p2;
reg   [4:0] c8_V_reg_201;
wire    ap_CS_fsm_state9;
reg   [31:0] data_split_V_3_4_reg_212;
wire    ap_CS_fsm_state8;
reg   [31:0] data_split_V_2_4_reg_222;
reg   [31:0] data_split_V_1_4_reg_232;
reg   [31:0] data_split_V_0_4_reg_242;
reg   [2:0] n_V_reg_252;
reg   [127:0] p_Val2_s_reg_263;
reg   [31:0] data_split_V_3_5_reg_272;
wire   [1:0] trunc_ln23836_fu_563_p1;
reg   [31:0] data_split_V_2_5_reg_290;
reg   [31:0] data_split_V_1_5_reg_308;
reg   [31:0] data_split_V_0_5_reg_326;
reg   [31:0] v1_V_reg_344;
reg   [31:0] v2_V_1764_reg_360;
reg   [31:0] v2_V_1763_reg_376;
reg   [31:0] v2_V_reg_392;
reg   [2:0] c4_V_reg_408;
wire   [0:0] icmp_ln890_1035_fu_656_p2;
wire   [0:0] icmp_ln890_1036_fu_638_p2;
reg   [4:0] c5_V_55_reg_419;
wire   [0:0] icmp_ln890_1038_fu_668_p2;
reg   [4:0] c5_V_reg_430;
wire   [0:0] icmp_ln890_1037_fu_694_p2;
reg   [1:0] c6_V_119_reg_441;
reg    ap_block_state13;
reg   [1:0] c6_V_reg_452;
wire   [63:0] zext_ln23834_fu_536_p1;
wire   [63:0] zext_ln23860_1_fu_689_p1;
reg   [31:0] p_Repl2_s_fu_108;
reg   [31:0] p_Repl2_1244_fu_112;
reg   [31:0] p_Repl2_1245_fu_116;
reg   [31:0] p_Repl2_1246_fu_120;
wire   [5:0] tmp_s_fu_529_p3;
wire   [95:0] r_fu_567_p4;
wire   [4:0] zext_ln23860_fu_680_p1;
wire   [4:0] add_ln23860_fu_684_p2;
reg   [14:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
end

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V #(
    .DataWidth( 128 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_D_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_V_address0),
    .ce0(local_D_V_ce0),
    .we0(local_D_V_we0),
    .d0(local_D_V_d0),
    .q0(local_D_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_469_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1031_fu_481_p2 == 1'd1))) begin
        c0_V_reg_168 <= add_ln691_reg_724;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_168 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1033_fu_620_p2 == 1'd1))) begin
        c1_V_reg_179 <= add_ln691_1182_reg_732;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_469_p2 == 1'd0))) begin
        c1_V_reg_179 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1032_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_reg_408 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_1036_fu_638_p2 == 1'd1) & (icmp_ln870_reg_827 == 1'd0)) | ((icmp_ln890_1035_fu_656_p2 == 1'd1) & (icmp_ln870_reg_827 == 1'd1))))) begin
        c4_V_reg_408 <= add_ln691_1185_reg_819;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1033_fu_620_p2 == 1'd0) & (icmp_ln870_fu_626_p2 == 1'd0))) begin
        c5_V_55_reg_419 <= 5'd0;
    end else if (((icmp_ln890_1038_fu_668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_55_reg_419 <= add_ln691_1188_reg_831;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1033_fu_620_p2 == 1'd0) & (icmp_ln870_fu_626_p2 == 1'd1))) begin
        c5_V_reg_430 <= 5'd0;
    end else if (((icmp_ln890_1037_fu_694_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c5_V_reg_430 <= add_ln691_1186_reg_839;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1036_fu_638_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_827 == 1'd0))) begin
        c6_V_119_reg_441 <= 2'd0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_119_reg_441 <= add_ln691_1189_reg_852;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1035_fu_656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_827 == 1'd1))) begin
        c6_V_reg_452 <= 2'd0;
    end else if (((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        c6_V_reg_452 <= add_ln691_1187_reg_860;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1034_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c7_V_reg_190 <= add_ln691_1181_reg_740;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1031_fu_481_p2 == 1'd0))) begin
        c7_V_reg_190 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c8_V_reg_201 <= add_ln691_1183_reg_757;
    end else if (((icmp_ln890_1032_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c8_V_reg_201 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_0_4_reg_242 <= data_split_V_0_5_reg_326;
    end else if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_0_4_reg_242 <= p_Repl2_s_fu_108;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln23836_fu_563_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0))) begin
        data_split_V_0_5_reg_326 <= data_split_V_0_41_fu_559_p1;
    end else if ((((trunc_ln23836_fu_563_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)))) begin
        data_split_V_0_5_reg_326 <= data_split_V_0_4_reg_242;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_1_4_reg_232 <= data_split_V_1_5_reg_308;
    end else if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_1_4_reg_232 <= p_Repl2_1244_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln23836_fu_563_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0))) begin
        data_split_V_1_5_reg_308 <= data_split_V_0_41_fu_559_p1;
    end else if ((((trunc_ln23836_fu_563_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)))) begin
        data_split_V_1_5_reg_308 <= data_split_V_1_4_reg_232;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_2_4_reg_222 <= data_split_V_2_5_reg_290;
    end else if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_2_4_reg_222 <= p_Repl2_1245_fu_116;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln23836_fu_563_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0))) begin
        data_split_V_2_5_reg_290 <= data_split_V_0_41_fu_559_p1;
    end else if ((((trunc_ln23836_fu_563_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)))) begin
        data_split_V_2_5_reg_290 <= data_split_V_2_4_reg_222;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_3_4_reg_212 <= data_split_V_3_5_reg_272;
    end else if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_3_4_reg_212 <= p_Repl2_1246_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln23836_fu_563_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)) | ((trunc_ln23836_fu_563_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0)))) begin
        data_split_V_3_5_reg_272 <= data_split_V_3_4_reg_212;
    end else if (((trunc_ln23836_fu_563_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0))) begin
        data_split_V_3_5_reg_272 <= data_split_V_0_41_fu_559_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        n_V_reg_252 <= add_ln691_1184_reg_795;
    end else if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_252 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_s_reg_263 <= zext_ln1497_reg_814;
    end else if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_263 <= local_D_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_reg_753 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)))) begin
        v1_V_reg_344 <= data_split_V_3_4_reg_212;
    end else if (((empty_reg_753 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1))) begin
        v1_V_reg_344 <= data_split_V_0_reg_782;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_753 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1))) begin
        v2_V_1763_reg_376 <= data_split_V_0_reg_782;
    end else if ((((empty_reg_753 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)))) begin
        v2_V_1763_reg_376 <= data_split_V_1_4_reg_232;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_753 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1))) begin
        v2_V_1764_reg_360 <= data_split_V_0_reg_782;
    end else if ((((empty_reg_753 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)))) begin
        v2_V_1764_reg_360 <= data_split_V_2_4_reg_222;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_753 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1))) begin
        v2_V_reg_392 <= data_split_V_0_reg_782;
    end else if ((((empty_reg_753 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)) | ((empty_reg_753 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1)))) begin
        v2_V_reg_392 <= data_split_V_0_4_reg_242;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_1181_reg_740 <= add_ln691_1181_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1182_reg_732 <= add_ln691_1182_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1183_reg_757 <= add_ln691_1183_fu_511_p2;
        local_D_V_addr_reg_774 <= zext_ln23834_fu_536_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_1184_reg_795 <= add_ln691_1184_fu_547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_1185_reg_819 <= add_ln691_1185_fu_614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_827 == 1'd1))) begin
        add_ln691_1186_reg_839 <= add_ln691_1186_fu_644_p2;
        shl_ln890_reg_844[4 : 1] <= shl_ln890_fu_650_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_1187_reg_860 <= add_ln691_1187_fu_674_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_827 == 1'd0))) begin
        add_ln691_1188_reg_831 <= add_ln691_1188_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1189_reg_852 <= add_ln691_1189_fu_662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_724 <= add_ln691_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        data_split_V_0_reg_782 <= fifo_D_drain_PE_0_1_x1145_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1032_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_753 <= empty_fu_507_p1;
        tmp_reg_748 <= c7_V_reg_190[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1033_fu_620_p2 == 1'd0))) begin
        icmp_ln870_reg_827 <= icmp_ln870_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Repl2_1244_fu_112 <= v2_V_1763_reg_376;
        p_Repl2_1245_fu_116 <= v2_V_1764_reg_360;
        p_Repl2_1246_fu_120 <= v1_V_reg_344;
        p_Repl2_s_fu_108 <= v2_V_reg_392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd0))) begin
        zext_ln1497_reg_814[95 : 0] <= zext_ln1497_fu_577_p1[95 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_469_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_469_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_blk_n = fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din = local_D_V_q0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din = fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_dout;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13)))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_blk_n = fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_read = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifo_D_drain_PE_0_1_x1145_blk_n = fifo_D_drain_PE_0_1_x1145_empty_n;
    end else begin
        fifo_D_drain_PE_0_1_x1145_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_D_drain_PE_0_1_x1145_read = 1'b1;
    end else begin
        fifo_D_drain_PE_0_1_x1145_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        local_D_V_address0 = zext_ln23860_1_fu_689_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_address0 = local_D_V_addr_reg_774;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_V_address0 = zext_ln23834_fu_536_p1;
    end else begin
        local_D_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        local_D_V_ce0 = 1'b1;
    end else begin
        local_D_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_we0 = 1'b1;
    end else begin
        local_D_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_469_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1031_fu_481_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_1032_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1034_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_D_drain_PE_0_1_x1145_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_553_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1033_fu_620_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_1036_fu_638_p2 == 1'd1) & (icmp_ln870_reg_827 == 1'd0)) | ((icmp_ln890_1035_fu_656_p2 == 1'd1) & (icmp_ln870_reg_827 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((icmp_ln890_1035_fu_656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_827 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1038_fu_668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_1037_fu_694_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23860_fu_684_p2 = (shl_ln890_reg_844 + zext_ln23860_fu_680_p1);

assign add_ln691_1181_fu_487_p2 = (c7_V_reg_190 + 4'd1);

assign add_ln691_1182_fu_475_p2 = (c1_V_reg_179 + 3'd1);

assign add_ln691_1183_fu_511_p2 = (c8_V_reg_201 + 5'd1);

assign add_ln691_1184_fu_547_p2 = (n_V_reg_252 + 3'd1);

assign add_ln691_1185_fu_614_p2 = (c4_V_reg_408 + 3'd1);

assign add_ln691_1186_fu_644_p2 = (c5_V_reg_430 + 5'd1);

assign add_ln691_1187_fu_674_p2 = (c6_V_reg_452 + 2'd1);

assign add_ln691_1188_fu_632_p2 = (c5_V_55_reg_419 + 5'd1);

assign add_ln691_1189_fu_662_p2 = (c6_V_119_reg_441 + 2'd1);

assign add_ln691_fu_463_p2 = (c0_V_reg_168 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n == 1'b0));
end

assign data_split_V_0_41_fu_559_p1 = p_Val2_s_reg_263[31:0];

assign empty_fu_507_p1 = c7_V_reg_190[1:0];

assign icmp_ln870_fu_626_p2 = ((c4_V_reg_408 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_553_p2 = ((n_V_reg_252 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_1031_fu_481_p2 = ((c1_V_reg_179 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1032_fu_493_p2 = ((c7_V_reg_190 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1033_fu_620_p2 = ((c4_V_reg_408 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_1034_fu_541_p2 = ((c8_V_reg_201 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1035_fu_656_p2 = ((c5_V_reg_430 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1036_fu_638_p2 = ((c5_V_55_reg_419 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1037_fu_694_p2 = ((c6_V_reg_452 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1038_fu_668_p2 = ((c6_V_119_reg_441 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_469_p2 = ((c0_V_reg_168 == 3'd4) ? 1'b1 : 1'b0);

assign local_D_V_d0 = {{{{v1_V_reg_344}, {v2_V_1764_reg_360}}, {v2_V_1763_reg_376}}, {v2_V_reg_392}};

assign r_fu_567_p4 = {{p_Val2_s_reg_263[127:32]}};

assign shl_ln890_fu_650_p2 = c5_V_reg_430 << 5'd1;

assign tmp_s_fu_529_p3 = {{c8_V_reg_201}, {tmp_reg_748}};

assign trunc_ln23836_fu_563_p1 = n_V_reg_252[1:0];

assign zext_ln1497_fu_577_p1 = r_fu_567_p4;

assign zext_ln23834_fu_536_p1 = tmp_s_fu_529_p3;

assign zext_ln23860_1_fu_689_p1 = add_ln23860_fu_684_p2;

assign zext_ln23860_fu_680_p1 = c6_V_reg_452;

always @ (posedge ap_clk) begin
    zext_ln1497_reg_814[127:96] <= 32'b00000000000000000000000000000000;
    shl_ln890_reg_844[0] <= 1'b0;
end

endmodule //top_D_drain_IO_L1_out_wrapper_1_0_x1
