// Seed: 2748828098
module module_0 (
    input  tri   id_0,
    output wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri0  id_4,
    output wor   id_5
);
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output uwire id_3,
    output tri   id_4
);
  parameter id_6 = 1;
  id_7 :
  assert property (@(posedge id_6[-1]) -1)
  else $signed(16);
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    output wand id_3,
    output wire id_4,
    output uwire id_5,
    output tri id_6,
    output supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input wand id_10,
    input uwire id_11
);
  wire id_13;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5,
      id_11,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire [-1 : -1] id_14;
  wire id_15;
  assign id_7 = 1 && 1 && 1;
endmodule
