module top_module(
    input clk,
    input areset,
    input bump_left,
    input bump_right,
    input ground,
    output walk_left,
    output walk_right,
    output aaah
);

parameter LEFT  = 2'd0,
          RIGHT = 2'd1,
          FALL_L = 2'd2,
          FALL_R = 2'd3;

reg [1:0] state, next_state;

// State register
always @(posedge clk or posedge areset) begin
    if (areset)
        state <= LEFT;
    else
        state <= next_state;
end

// Next-state logic
always @(*) begin
    case(state)

        LEFT: begin
            if (!ground)
                next_state = FALL_L;
            else if (bump_left)
                next_state = RIGHT;
            else
                next_state = LEFT;
        end

        RIGHT: begin
            if (!ground)
                next_state = FALL_R;
            else if (bump_right)
                next_state = LEFT;
            else
                next_state = RIGHT;
        end

        FALL_L: begin
            if (ground)
                next_state = LEFT;
            else
                next_state = FALL_L;
        end

        FALL_R: begin
            if (ground)
                next_state = RIGHT;
            else
                next_state = FALL_R;
        end

        default:
            next_state = LEFT;
    endcase
end

// Output logic (Moore FSM)
assign walk_left  = (state == LEFT);
assign walk_right = (state == RIGHT);
assign aaah       = (state == FALL_L || state == FALL_R);

endmodule
