ISim log file
Running: C:\Users\kirti\Documents\verilog\MyTestingGround\testing_udp\shift_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kirti/Documents/verilog/MyTestingGround/testing_udp/shift_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /shift/clk 1 -radix bin -value 0 -radix bin -time 20 ps -repeat 40 ps
# isim force add /shift/clk 1 -radix bin -value 0 -radix bin -time 20 ps -repeat 40 ps
# isim force add /shift/rst 0 -radix bin
# isim force add /shift/rst 0 -radix bin
# isim force add /shift/datain 1 -radix bin
# isim force add /shift/datain 1 -radix bin
# run 1.00us
