
*** Running vivado
    with args -log CPU_PL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_PL.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CPU_PL.tcl -notrace
Command: synth_design -top CPU_PL -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22744
WARNING: [Synth 8-2292] literal value truncated to fit in 12 bits [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU.v:140]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_PL' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU_PL.v:2]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_calc' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/pc_calc.v:2]
	Parameter start bound to: 12288 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc_calc' (1#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/pc_calc.v:2]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem_ip' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.runs/synth_1/.Xil/Vivado-22776-LAPTOP-SI0HDF9G/realtime/instruction_mem_ip_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem_ip' (2#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.runs/synth_1/.Xil/Vivado-22776-LAPTOP-SI0HDF9G/realtime/instruction_mem_ip_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Hazard_Unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (3#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Hazard_Unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (4#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Control.v:2]
	Parameter lw bound to: 7'b0000011 
	Parameter sw bound to: 7'b0100011 
INFO: [Synth 8-6155] done synthesizing module 'Control' (5#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Control.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Regfile.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Imm_Gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (7#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Imm_Gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (8#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6157] synthesizing module 'Calculate' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Calculate.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Calculate' (9#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Calculate.v:2]
INFO: [Synth 8-6157] synthesizing module 'Forward_Unit' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Forward_Unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Forward_Unit' (10#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Forward_Unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (11#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'data_mem_ip' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.runs/synth_1/.Xil/Vivado-22776-LAPTOP-SI0HDF9G/realtime/data_mem_ip_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_ip' (12#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.runs/synth_1/.Xil/Vivado-22776-LAPTOP-SI0HDF9G/realtime/data_mem_ip_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (13#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (14#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'pdu' [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/PDU_PL.v:1]
INFO: [Synth 8-226] default block is never used [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/PDU_PL.v:256]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (15#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/PDU_PL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU_PL' (16#1) [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU_PL.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.133 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1000.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.gen/sources_1/ip/data_mem_ip/data_mem_ip/data_mem_ip_in_context.xdc] for cell 'CPU/DM'
Finished Parsing XDC File [d:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.gen/sources_1/ip/data_mem_ip/data_mem_ip/data_mem_ip_in_context.xdc] for cell 'CPU/DM'
Parsing XDC File [d:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.gen/sources_1/ip/instruction_mem_ip/instruction_mem_ip/instruction_mem_ip_in_context.xdc] for cell 'CPU/IM'
Finished Parsing XDC File [d:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.gen/sources_1/ip/instruction_mem_ip/instruction_mem_ip/instruction_mem_ip_in_context.xdc] for cell 'CPU/IM'
Parsing XDC File [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/constrs_1/new/CPU_PL.xdc]
Finished Parsing XDC File [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/constrs_1/new/CPU_PL.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/constrs_1/new/CPU_PL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_PL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_PL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1009.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1009.285 ; gain = 9.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1009.285 ; gain = 9.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/IM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1009.285 ; gain = 9.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1009.285 ; gain = 9.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 48    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 19    
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 45    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |instruction_mem_ip |         1|
|2     |data_mem_ip        |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |data_mem_ip        |     1|
|2     |instruction_mem_ip |     1|
|3     |BUFG               |     2|
|4     |CARRY4             |    32|
|5     |LUT1               |     4|
|6     |LUT2               |   254|
|7     |LUT3               |    94|
|8     |LUT4               |    79|
|9     |LUT5               |   192|
|10    |LUT6               |  1147|
|11    |MUXF7              |   412|
|12    |MUXF8              |   144|
|13    |FDCE               |   573|
|14    |FDPE               |    21|
|15    |FDRE               |  1036|
|16    |IBUF               |    10|
|17    |OBUF               |    15|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1049.098 ; gain = 39.812
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1049.098 ; gain = 48.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1057.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1057.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 1057.230 ; gain = 57.098
INFO: [Common 17-1381] The checkpoint 'D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.runs/synth_1/CPU_PL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_PL_utilization_synth.rpt -pb CPU_PL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 12 18:17:16 2022...
