
EVB_IOT_PulseOxi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047f8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08004938  08004938  00005938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004a80  08004a80  00005a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004a88  08004a88  00005a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08004a8c  08004a8c  00005a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000088  20000008  08004a90  00006008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000218  20000090  08004b18  00006090  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002a8  08004b18  000062a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000efb5  00000000  00000000  000060c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002136  00000000  00000000  00015075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001248  00000000  00000000  000171b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dd6  00000000  00000000  000183f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000225f7  00000000  00000000  000191ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f7e1  00000000  00000000  0003b7c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000d89e5  00000000  00000000  0004afa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0012398b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005318  00000000  00000000  001239d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  00128ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000090 	.word	0x20000090
 800015c:	00000000 	.word	0x00000000
 8000160:	08004920 	.word	0x08004920

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000094 	.word	0x20000094
 800017c:	08004920 	.word	0x08004920

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000554:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000558:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800055a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4313      	orrs	r3, r2
 8000562:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4013      	ands	r3, r2
 800056e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000570:	68fb      	ldr	r3, [r7, #12]
}
 8000572:	bf00      	nop
 8000574:	3714      	adds	r7, #20
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
	...

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fc26 	bl	8000dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f85e 	bl	8000648 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800058c:	f000 f8b4 	bl	80006f8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000590:	f000 f8cf 	bl	8000732 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 8000594:	2000      	movs	r0, #0
 8000596:	f000 fa91 	bl	8000abc <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 800059a:	2001      	movs	r0, #1
 800059c:	f000 fa8e 	bl	8000abc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80005a0:	2002      	movs	r0, #2
 80005a2:	f000 fa8b 	bl	8000abc <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 80005a6:	2101      	movs	r1, #1
 80005a8:	2000      	movs	r0, #0
 80005aa:	f000 faf5 	bl	8000b98 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 80005ae:	2101      	movs	r1, #1
 80005b0:	2001      	movs	r0, #1
 80005b2:	f000 faf1 	bl	8000b98 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 80005b6:	2101      	movs	r1, #1
 80005b8:	2002      	movs	r0, #2
 80005ba:	f000 faed 	bl	8000b98 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80005be:	4b1f      	ldr	r3, [pc, #124]	@ (800063c <main+0xbc>)
 80005c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005c4:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80005c6:	4b1d      	ldr	r3, [pc, #116]	@ (800063c <main+0xbc>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80005cc:	4b1b      	ldr	r3, [pc, #108]	@ (800063c <main+0xbc>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80005d2:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <main+0xbc>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80005d8:	4b18      	ldr	r3, [pc, #96]	@ (800063c <main+0xbc>)
 80005da:	2200      	movs	r2, #0
 80005dc:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80005de:	4917      	ldr	r1, [pc, #92]	@ (800063c <main+0xbc>)
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 fb49 	bl	8000c78 <BSP_COM_Init>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <main+0x70>
  {
    Error_Handler();
 80005ec:	f000 f8c9 	bl	8000782 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 80005f0:	4813      	ldr	r0, [pc, #76]	@ (8000640 <main+0xc0>)
 80005f2:	f003 fb29 	bl	8003c48 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_BLUE);
 80005f6:	2000      	movs	r0, #0
 80005f8:	f000 fa9a 	bl	8000b30 <BSP_LED_On>
  BSP_LED_On(LED_GREEN);
 80005fc:	2001      	movs	r0, #1
 80005fe:	f000 fa97 	bl	8000b30 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000602:	2002      	movs	r0, #2
 8000604:	f000 fa94 	bl	8000b30 <BSP_LED_On>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    BSP_LED_Toggle(LED_BLUE);
 8000608:	2000      	movs	r0, #0
 800060a:	f000 faab 	bl	8000b64 <BSP_LED_Toggle>
    HAL_Delay(delay);
 800060e:	4b0d      	ldr	r3, [pc, #52]	@ (8000644 <main+0xc4>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4618      	mov	r0, r3
 8000614:	f000 fc64 	bl	8000ee0 <HAL_Delay>

    BSP_LED_Toggle(LED_GREEN);
 8000618:	2001      	movs	r0, #1
 800061a:	f000 faa3 	bl	8000b64 <BSP_LED_Toggle>
    HAL_Delay(delay);
 800061e:	4b09      	ldr	r3, [pc, #36]	@ (8000644 <main+0xc4>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fc5c 	bl	8000ee0 <HAL_Delay>

    BSP_LED_Toggle(LED_RED);
 8000628:	2002      	movs	r0, #2
 800062a:	f000 fa9b 	bl	8000b64 <BSP_LED_Toggle>
    HAL_Delay(delay);
 800062e:	4b05      	ldr	r3, [pc, #20]	@ (8000644 <main+0xc4>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4618      	mov	r0, r3
 8000634:	f000 fc54 	bl	8000ee0 <HAL_Delay>
    BSP_LED_Toggle(LED_BLUE);
 8000638:	bf00      	nop
 800063a:	e7e5      	b.n	8000608 <main+0x88>
 800063c:	200000ac 	.word	0x200000ac
 8000640:	08004938 	.word	0x08004938
 8000644:	20000008 	.word	0x20000008

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b09a      	sub	sp, #104	@ 0x68
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2248      	movs	r2, #72	@ 0x48
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f003 fb4b 	bl	8003cf2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	611a      	str	r2, [r3, #16]
 800066a:	615a      	str	r2, [r3, #20]
 800066c:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800066e:	4b21      	ldr	r3, [pc, #132]	@ (80006f4 <SystemClock_Config+0xac>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000676:	4a1f      	ldr	r2, [pc, #124]	@ (80006f4 <SystemClock_Config+0xac>)
 8000678:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800067c:	6013      	str	r3, [r2, #0]
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <SystemClock_Config+0xac>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 800068a:	2322      	movs	r3, #34	@ 0x22
 800068c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000694:	2301      	movs	r3, #1
 8000696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000698:	2340      	movs	r3, #64	@ 0x40
 800069a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800069c:	2300      	movs	r3, #0
 800069e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80006a0:	23a0      	movs	r3, #160	@ 0xa0
 80006a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a8:	f107 0320 	add.w	r3, r7, #32
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 fa81 	bl	8001bb4 <HAL_RCC_OscConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80006b8:	f000 f863 	bl	8000782 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80006bc:	236f      	movs	r3, #111	@ 0x6f
 80006be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006d8:	1d3b      	adds	r3, r7, #4
 80006da:	2101      	movs	r1, #1
 80006dc:	4618      	mov	r0, r3
 80006de:	f001 fddd 	bl	800229c <HAL_RCC_ClockConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80006e8:	f000 f84b 	bl	8000782 <Error_Handler>
  }
}
 80006ec:	bf00      	nop
 80006ee:	3768      	adds	r7, #104	@ 0x68
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	58000400 	.word	0x58000400

080006f8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b094      	sub	sp, #80	@ 0x50
 80006fc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006fe:	463b      	mov	r3, r7
 8000700:	2250      	movs	r2, #80	@ 0x50
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f003 faf4 	bl	8003cf2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800070a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800070e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000710:	2300      	movs	r3, #0
 8000712:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8000714:	2300      	movs	r3, #0
 8000716:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000718:	463b      	mov	r3, r7
 800071a:	4618      	mov	r0, r3
 800071c:	f002 f9fb 	bl	8002b16 <HAL_RCCEx_PeriphCLKConfig>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000726:	f000 f82c 	bl	8000782 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800072a:	bf00      	nop
 800072c:	3750      	adds	r7, #80	@ 0x50
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b086      	sub	sp, #24
 8000736:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000746:	2004      	movs	r0, #4
 8000748:	f7ff ff00 	bl	800054c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074c:	2001      	movs	r0, #1
 800074e:	f7ff fefd 	bl	800054c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	2002      	movs	r0, #2
 8000754:	f7ff fefa 	bl	800054c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000758:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800075c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075e:	2302      	movs	r3, #2
 8000760:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800076a:	230a      	movs	r3, #10
 800076c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	4619      	mov	r1, r3
 8000772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000776:	f000 fce7 	bl	8001148 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800077a:	bf00      	nop
 800077c:	3718      	adds	r7, #24
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000786:	b672      	cpsid	i
}
 8000788:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800078a:	bf00      	nop
 800078c:	e7fd      	b.n	800078a <Error_Handler+0x8>

0800078e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <NMI_Handler+0x4>

080007a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <HardFault_Handler+0x4>

080007ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007b0:	bf00      	nop
 80007b2:	e7fd      	b.n	80007b0 <MemManage_Handler+0x4>

080007b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007b8:	bf00      	nop
 80007ba:	e7fd      	b.n	80007b8 <BusFault_Handler+0x4>

080007bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007c0:	bf00      	nop
 80007c2:	e7fd      	b.n	80007c0 <UsageFault_Handler+0x4>

080007c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr

080007d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr

080007ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007f2:	f000 fb49 	bl	8000e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}

080007fa <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b086      	sub	sp, #24
 80007fe:	af00      	add	r7, sp, #0
 8000800:	60f8      	str	r0, [r7, #12]
 8000802:	60b9      	str	r1, [r7, #8]
 8000804:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
 800080a:	e00a      	b.n	8000822 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800080c:	f3af 8000 	nop.w
 8000810:	4601      	mov	r1, r0
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	1c5a      	adds	r2, r3, #1
 8000816:	60ba      	str	r2, [r7, #8]
 8000818:	b2ca      	uxtb	r2, r1
 800081a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	3301      	adds	r3, #1
 8000820:	617b      	str	r3, [r7, #20]
 8000822:	697a      	ldr	r2, [r7, #20]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	429a      	cmp	r2, r3
 8000828:	dbf0      	blt.n	800080c <_read+0x12>
  }

  return len;
 800082a:	687b      	ldr	r3, [r7, #4]
}
 800082c:	4618      	mov	r0, r3
 800082e:	3718      	adds	r7, #24
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}

08000834 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
 8000844:	e009      	b.n	800085a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	1c5a      	adds	r2, r3, #1
 800084a:	60ba      	str	r2, [r7, #8]
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	4618      	mov	r0, r3
 8000850:	f000 fa74 	bl	8000d3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	3301      	adds	r3, #1
 8000858:	617b      	str	r3, [r7, #20]
 800085a:	697a      	ldr	r2, [r7, #20]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	429a      	cmp	r2, r3
 8000860:	dbf1      	blt.n	8000846 <_write+0x12>
  }
  return len;
 8000862:	687b      	ldr	r3, [r7, #4]
}
 8000864:	4618      	mov	r0, r3
 8000866:	3718      	adds	r7, #24
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <_close>:

int _close(int file)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000874:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000878:	4618      	mov	r0, r3
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000894:	605a      	str	r2, [r3, #4]
  return 0;
 8000896:	2300      	movs	r3, #0
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <_isatty>:

int _isatty(int file)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80008ac:	2301      	movs	r3, #1
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008ba:	b480      	push	{r7}
 80008bc:	b085      	sub	sp, #20
 80008be:	af00      	add	r7, sp, #0
 80008c0:	60f8      	str	r0, [r7, #12]
 80008c2:	60b9      	str	r1, [r7, #8]
 80008c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80008c6:	2300      	movs	r3, #0
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3714      	adds	r7, #20
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b086      	sub	sp, #24
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008dc:	4a14      	ldr	r2, [pc, #80]	@ (8000930 <_sbrk+0x5c>)
 80008de:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <_sbrk+0x60>)
 80008e0:	1ad3      	subs	r3, r2, r3
 80008e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008e8:	4b13      	ldr	r3, [pc, #76]	@ (8000938 <_sbrk+0x64>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d102      	bne.n	80008f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008f0:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <_sbrk+0x64>)
 80008f2:	4a12      	ldr	r2, [pc, #72]	@ (800093c <_sbrk+0x68>)
 80008f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008f6:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <_sbrk+0x64>)
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4413      	add	r3, r2
 80008fe:	693a      	ldr	r2, [r7, #16]
 8000900:	429a      	cmp	r2, r3
 8000902:	d207      	bcs.n	8000914 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000904:	f003 fa44 	bl	8003d90 <__errno>
 8000908:	4603      	mov	r3, r0
 800090a:	220c      	movs	r2, #12
 800090c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800090e:	f04f 33ff 	mov.w	r3, #4294967295
 8000912:	e009      	b.n	8000928 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000914:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <_sbrk+0x64>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800091a:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <_sbrk+0x64>)
 800091c:	681a      	ldr	r2, [r3, #0]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4413      	add	r3, r2
 8000922:	4a05      	ldr	r2, [pc, #20]	@ (8000938 <_sbrk+0x64>)
 8000924:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000926:	68fb      	ldr	r3, [r7, #12]
}
 8000928:	4618      	mov	r0, r3
 800092a:	3718      	adds	r7, #24
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20030000 	.word	0x20030000
 8000934:	00000400 	.word	0x00000400
 8000938:	200000bc 	.word	0x200000bc
 800093c:	200002a8 	.word	0x200002a8

08000940 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000944:	4b24      	ldr	r3, [pc, #144]	@ (80009d8 <SystemInit+0x98>)
 8000946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800094a:	4a23      	ldr	r2, [pc, #140]	@ (80009d8 <SystemInit+0x98>)
 800094c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000950:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000954:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800095e:	f043 0301 	orr.w	r3, r3, #1
 8000962:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000968:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800096c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800096e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <SystemInit+0x9c>)
 800097a:	4013      	ands	r3, r2
 800097c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800097e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000986:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800098a:	f023 0305 	bic.w	r3, r3, #5
 800098e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000996:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800099a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800099e:	f023 0301 	bic.w	r3, r3, #1
 80009a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80009a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009aa:	4a0d      	ldr	r2, [pc, #52]	@ (80009e0 <SystemInit+0xa0>)
 80009ac:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80009ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009b2:	4a0b      	ldr	r2, [pc, #44]	@ (80009e0 <SystemInit+0xa0>)
 80009b4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80009b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80009c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009c4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80009c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009ca:	2200      	movs	r2, #0
 80009cc:	619a      	str	r2, [r3, #24]
}
 80009ce:	bf00      	nop
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	e000ed00 	.word	0xe000ed00
 80009dc:	faf6fefb 	.word	0xfaf6fefb
 80009e0:	22041000 	.word	0x22041000

080009e4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80009e4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e8:	3304      	adds	r3, #4

080009ea <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ea:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ec:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80009ee:	d3f9      	bcc.n	80009e4 <CopyDataInit>
  bx lr
 80009f0:	4770      	bx	lr

080009f2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80009f2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80009f4:	3004      	adds	r0, #4

080009f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80009f6:	4288      	cmp	r0, r1
  bcc FillZerobss
 80009f8:	d3fb      	bcc.n	80009f2 <FillZerobss>
  bx lr
 80009fa:	4770      	bx	lr

080009fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009fc:	480c      	ldr	r0, [pc, #48]	@ (8000a30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a00:	f7ff ff9e 	bl	8000940 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000a04:	480b      	ldr	r0, [pc, #44]	@ (8000a34 <LoopForever+0x6>)
 8000a06:	490c      	ldr	r1, [pc, #48]	@ (8000a38 <LoopForever+0xa>)
 8000a08:	4a0c      	ldr	r2, [pc, #48]	@ (8000a3c <LoopForever+0xe>)
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	f7ff ffed 	bl	80009ea <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000a10:	480b      	ldr	r0, [pc, #44]	@ (8000a40 <LoopForever+0x12>)
 8000a12:	490c      	ldr	r1, [pc, #48]	@ (8000a44 <LoopForever+0x16>)
 8000a14:	4a0c      	ldr	r2, [pc, #48]	@ (8000a48 <LoopForever+0x1a>)
 8000a16:	2300      	movs	r3, #0
 8000a18:	f7ff ffe7 	bl	80009ea <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000a1c:	480b      	ldr	r0, [pc, #44]	@ (8000a4c <LoopForever+0x1e>)
 8000a1e:	490c      	ldr	r1, [pc, #48]	@ (8000a50 <LoopForever+0x22>)
 8000a20:	2300      	movs	r3, #0
 8000a22:	f7ff ffe8 	bl	80009f6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a26:	f003 f9b9 	bl	8003d9c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000a2a:	f7ff fda9 	bl	8000580 <main>

08000a2e <LoopForever>:

LoopForever:
  b LoopForever
 8000a2e:	e7fe      	b.n	8000a2e <LoopForever>
  ldr   r0, =_estack
 8000a30:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000a34:	20000008 	.word	0x20000008
 8000a38:	20000090 	.word	0x20000090
 8000a3c:	08004a90 	.word	0x08004a90
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000a40:	20030000 	.word	0x20030000
 8000a44:	20030000 	.word	0x20030000
 8000a48:	08004b18 	.word	0x08004b18
  INIT_BSS _sbss, _ebss
 8000a4c:	20000090 	.word	0x20000090
 8000a50:	200002a8 	.word	0x200002a8

08000a54 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a54:	e7fe      	b.n	8000a54 <ADC1_IRQHandler>

08000a56 <LL_AHB2_GRP1_EnableClock>:
{
 8000a56:	b480      	push	{r7}
 8000a58:	b085      	sub	sp, #20
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	4013      	ands	r3, r2
 8000a78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a94:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000a96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000aa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000aa4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000aac:	68fb      	ldr	r3, [r7, #12]
}
 8000aae:	bf00      	nop
 8000ab0:	3714      	adds	r7, #20
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
	...

08000abc <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8000ac6:	f107 030c 	add.w	r3, r7, #12
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000ad6:	2002      	movs	r0, #2
 8000ad8:	f7ff ffbd 	bl	8000a56 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	4a12      	ldr	r2, [pc, #72]	@ (8000b28 <BSP_LED_Init+0x6c>)
 8000ae0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ae4:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aee:	2302      	movs	r3, #2
 8000af0:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	4a0d      	ldr	r2, [pc, #52]	@ (8000b2c <BSP_LED_Init+0x70>)
 8000af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000afa:	f107 020c 	add.w	r2, r7, #12
 8000afe:	4611      	mov	r1, r2
 8000b00:	4618      	mov	r0, r3
 8000b02:	f000 fb21 	bl	8001148 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	4a08      	ldr	r2, [pc, #32]	@ (8000b2c <BSP_LED_Init+0x70>)
 8000b0a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	4a05      	ldr	r2, [pc, #20]	@ (8000b28 <BSP_LED_Init+0x6c>)
 8000b12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b16:	2200      	movs	r2, #0
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f000 fc85 	bl	8001428 <HAL_GPIO_WritePin>
}
 8000b1e:	bf00      	nop
 8000b20:	3720      	adds	r7, #32
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	08004a20 	.word	0x08004a20
 8000b2c:	20000010 	.word	0x20000010

08000b30 <BSP_LED_On>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	4a07      	ldr	r2, [pc, #28]	@ (8000b5c <BSP_LED_On+0x2c>)
 8000b3e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	4a06      	ldr	r2, [pc, #24]	@ (8000b60 <BSP_LED_On+0x30>)
 8000b46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	f000 fc6b 	bl	8001428 <HAL_GPIO_WritePin>
}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000010 	.word	0x20000010
 8000b60:	08004a20 	.word	0x08004a20

08000b64 <BSP_LED_Toggle>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	4a07      	ldr	r2, [pc, #28]	@ (8000b90 <BSP_LED_Toggle+0x2c>)
 8000b72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	4906      	ldr	r1, [pc, #24]	@ (8000b94 <BSP_LED_Toggle+0x30>)
 8000b7a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4610      	mov	r0, r2
 8000b82:	f000 fc69 	bl	8001458 <HAL_GPIO_TogglePin>
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000010 	.word	0x20000010
 8000b94:	08004a20 	.word	0x08004a20

08000b98 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b088      	sub	sp, #32
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	460a      	mov	r2, r1
 8000ba2:	71fb      	strb	r3, [r7, #7]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 8000ba8:	f107 030c 	add.w	r3, r7, #12
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d103      	bne.n	8000bc6 <BSP_PB_Init+0x2e>
 8000bbe:	2004      	movs	r0, #4
 8000bc0:	f7ff ff49 	bl	8000a56 <LL_AHB2_GRP1_EnableClock>
 8000bc4:	e00c      	b.n	8000be0 <BSP_PB_Init+0x48>
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d103      	bne.n	8000bd4 <BSP_PB_Init+0x3c>
 8000bcc:	2008      	movs	r0, #8
 8000bce:	f7ff ff42 	bl	8000a56 <LL_AHB2_GRP1_EnableClock>
 8000bd2:	e005      	b.n	8000be0 <BSP_PB_Init+0x48>
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d102      	bne.n	8000be0 <BSP_PB_Init+0x48>
 8000bda:	2008      	movs	r0, #8
 8000bdc:	f7ff ff3b 	bl	8000a56 <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000be0:	79bb      	ldrb	r3, [r7, #6]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d117      	bne.n	8000c16 <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	4a20      	ldr	r2, [pc, #128]	@ (8000c6c <BSP_PB_Init+0xd4>)
 8000bea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bee:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8000c70 <BSP_PB_Init+0xd8>)
 8000c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c04:	f107 020c 	add.w	r2, r7, #12
 8000c08:	4611      	mov	r1, r2
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f000 fa9c 	bl	8001148 <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 8000c10:	2001      	movs	r0, #1
 8000c12:	f000 f965 	bl	8000ee0 <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000c16:	79bb      	ldrb	r3, [r7, #6]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d123      	bne.n	8000c64 <BSP_PB_Init+0xcc>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8000c1c:	79fb      	ldrb	r3, [r7, #7]
 8000c1e:	4a13      	ldr	r2, [pc, #76]	@ (8000c6c <BSP_PB_Init+0xd4>)
 8000c20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c24:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8000c26:	2301      	movs	r3, #1
 8000c28:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 8000c2a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c2e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	4a0f      	ldr	r2, [pc, #60]	@ (8000c70 <BSP_PB_Init+0xd8>)
 8000c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c38:	f107 020c 	add.w	r2, r7, #12
 8000c3c:	4611      	mov	r1, r2
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f000 fa82 	bl	8001148 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	4a0b      	ldr	r2, [pc, #44]	@ (8000c74 <BSP_PB_Init+0xdc>)
 8000c48:	5cd3      	ldrb	r3, [r2, r3]
 8000c4a:	b25b      	sxtb	r3, r3
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	210f      	movs	r1, #15
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 fa44 	bl	80010de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	4a06      	ldr	r2, [pc, #24]	@ (8000c74 <BSP_PB_Init+0xdc>)
 8000c5a:	5cd3      	ldrb	r3, [r2, r3]
 8000c5c:	b25b      	sxtb	r3, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fa57 	bl	8001112 <HAL_NVIC_EnableIRQ>
  }
}
 8000c64:	bf00      	nop
 8000c66:	3720      	adds	r7, #32
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	08004a28 	.word	0x08004a28
 8000c70:	2000001c 	.word	0x2000001c
 8000c74:	08004a30 	.word	0x08004a30

08000c78 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	6039      	str	r1, [r7, #0]
 8000c82:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d903      	bls.n	8000c96 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c8e:	f06f 0301 	mvn.w	r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	e018      	b.n	8000cc8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	2294      	movs	r2, #148	@ 0x94
 8000c9a:	fb02 f303 	mul.w	r3, r2, r3
 8000c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd4 <BSP_COM_Init+0x5c>)
 8000ca0:	4413      	add	r3, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 f866 	bl	8000d74 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	2294      	movs	r2, #148	@ 0x94
 8000cac:	fb02 f303 	mul.w	r3, r2, r3
 8000cb0:	4a08      	ldr	r2, [pc, #32]	@ (8000cd4 <BSP_COM_Init+0x5c>)
 8000cb2:	4413      	add	r3, r2
 8000cb4:	6839      	ldr	r1, [r7, #0]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 f80e 	bl	8000cd8 <MX_LPUART1_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d002      	beq.n	8000cc8 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000cc2:	f06f 0303 	mvn.w	r3, #3
 8000cc6:	e000      	b.n	8000cca <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	200000c0 	.word	0x200000c0

08000cd8 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <MX_LPUART1_Init+0x60>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	220c      	movs	r2, #12
 8000cf6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	895b      	ldrh	r3, [r3, #10]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	891b      	ldrh	r3, [r3, #8]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	899b      	ldrh	r3, [r3, #12]
 8000d18:	461a      	mov	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d24:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f002 f99c 	bl	8003064 <HAL_UART_Init>
 8000d2c:	4603      	mov	r3, r0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000028 	.word	0x20000028

08000d3c <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000d44:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <__io_putchar+0x30>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	2394      	movs	r3, #148	@ 0x94
 8000d4c:	fb02 f303 	mul.w	r3, r2, r3
 8000d50:	4a07      	ldr	r2, [pc, #28]	@ (8000d70 <__io_putchar+0x34>)
 8000d52:	1898      	adds	r0, r3, r2
 8000d54:	1d39      	adds	r1, r7, #4
 8000d56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f002 f9dc 	bl	8003118 <HAL_UART_Transmit>
  return ch;
 8000d60:	687b      	ldr	r3, [r7, #4]
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000154 	.word	0x20000154
 8000d70:	200000c0 	.word	0x200000c0

08000d74 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b088      	sub	sp, #32
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000d7c:	2002      	movs	r0, #2
 8000d7e:	f7ff fe6a 	bl	8000a56 <LL_AHB2_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
 8000d82:	2002      	movs	r0, #2
 8000d84:	f7ff fe67 	bl	8000a56 <LL_AHB2_GRP1_EnableClock>

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000d88:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000d8c:	f7ff fe7c 	bl	8000a88 <LL_APB2_GRP1_EnableClock>

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000d90:	2340      	movs	r3, #64	@ 0x40
 8000d92:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000d94:	2302      	movs	r3, #2
 8000d96:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000da0:	2307      	movs	r3, #7
 8000da2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000da4:	f107 030c 	add.w	r3, r7, #12
 8000da8:	4619      	mov	r1, r3
 8000daa:	4809      	ldr	r0, [pc, #36]	@ (8000dd0 <COM1_MspInit+0x5c>)
 8000dac:	f000 f9cc 	bl	8001148 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000db0:	2380      	movs	r3, #128	@ 0x80
 8000db2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000db8:	2307      	movs	r3, #7
 8000dba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000dbc:	f107 030c 	add.w	r3, r7, #12
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4803      	ldr	r0, [pc, #12]	@ (8000dd0 <COM1_MspInit+0x5c>)
 8000dc4:	f000 f9c0 	bl	8001148 <HAL_GPIO_Init>
}
 8000dc8:	bf00      	nop
 8000dca:	3720      	adds	r7, #32
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	48000400 	.word	0x48000400

08000dd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dde:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <HAL_Init+0x3c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <HAL_Init+0x3c>)
 8000de4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000de8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dea:	2003      	movs	r0, #3
 8000dec:	f000 f96c 	bl	80010c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000df0:	2000      	movs	r0, #0
 8000df2:	f000 f80f 	bl	8000e14 <HAL_InitTick>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d002      	beq.n	8000e02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	71fb      	strb	r3, [r7, #7]
 8000e00:	e001      	b.n	8000e06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e02:	f7ff fcc4 	bl	800078e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e06:	79fb      	ldrb	r3, [r7, #7]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	58004000 	.word	0x58004000

08000e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8000e20:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <HAL_InitTick+0x6c>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d024      	beq.n	8000e72 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e28:	f001 fbe4 	bl	80025f4 <HAL_RCC_GetHCLKFreq>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	4b14      	ldr	r3, [pc, #80]	@ (8000e80 <HAL_InitTick+0x6c>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	4619      	mov	r1, r3
 8000e34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e38:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e40:	4618      	mov	r0, r3
 8000e42:	f000 f974 	bl	800112e <HAL_SYSTICK_Config>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d10f      	bne.n	8000e6c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b0f      	cmp	r3, #15
 8000e50:	d809      	bhi.n	8000e66 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e52:	2200      	movs	r2, #0
 8000e54:	6879      	ldr	r1, [r7, #4]
 8000e56:	f04f 30ff 	mov.w	r0, #4294967295
 8000e5a:	f000 f940 	bl	80010de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e5e:	4a09      	ldr	r2, [pc, #36]	@ (8000e84 <HAL_InitTick+0x70>)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6013      	str	r3, [r2, #0]
 8000e64:	e007      	b.n	8000e76 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	73fb      	strb	r3, [r7, #15]
 8000e6a:	e004      	b.n	8000e76 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	73fb      	strb	r3, [r7, #15]
 8000e70:	e001      	b.n	8000e76 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000030 	.word	0x20000030
 8000e84:	2000002c 	.word	0x2000002c

08000e88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <HAL_IncTick+0x20>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <HAL_IncTick+0x24>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	4a04      	ldr	r2, [pc, #16]	@ (8000eac <HAL_IncTick+0x24>)
 8000e9a:	6013      	str	r3, [r2, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000030 	.word	0x20000030
 8000eac:	20000158 	.word	0x20000158

08000eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb4:	4b03      	ldr	r3, [pc, #12]	@ (8000ec4 <HAL_GetTick+0x14>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000158 	.word	0x20000158

08000ec8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000ecc:	4b03      	ldr	r3, [pc, #12]	@ (8000edc <HAL_GetTickPrio+0x14>)
 8000ece:	681b      	ldr	r3, [r3, #0]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	2000002c 	.word	0x2000002c

08000ee0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ee8:	f7ff ffe2 	bl	8000eb0 <HAL_GetTick>
 8000eec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ef8:	d005      	beq.n	8000f06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000efa:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <HAL_Delay+0x44>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	4413      	add	r3, r2
 8000f04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f06:	bf00      	nop
 8000f08:	f7ff ffd2 	bl	8000eb0 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d8f7      	bhi.n	8000f08 <HAL_Delay+0x28>
  {
  }
}
 8000f18:	bf00      	nop
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	20000030 	.word	0x20000030

08000f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f38:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f44:	4013      	ands	r3, r2
 8000f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f5a:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	60d3      	str	r3, [r2, #12]
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f74:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <__NVIC_GetPriorityGrouping+0x18>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	0a1b      	lsrs	r3, r3, #8
 8000f7a:	f003 0307 	and.w	r3, r3, #7
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	db0b      	blt.n	8000fb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	f003 021f 	and.w	r2, r3, #31
 8000fa4:	4907      	ldr	r1, [pc, #28]	@ (8000fc4 <__NVIC_EnableIRQ+0x38>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	095b      	lsrs	r3, r3, #5
 8000fac:	2001      	movs	r0, #1
 8000fae:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e100 	.word	0xe000e100

08000fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	db0a      	blt.n	8000ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	490c      	ldr	r1, [pc, #48]	@ (8001014 <__NVIC_SetPriority+0x4c>)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	0112      	lsls	r2, r2, #4
 8000fe8:	b2d2      	uxtb	r2, r2
 8000fea:	440b      	add	r3, r1
 8000fec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff0:	e00a      	b.n	8001008 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4908      	ldr	r1, [pc, #32]	@ (8001018 <__NVIC_SetPriority+0x50>)
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 030f 	and.w	r3, r3, #15
 8000ffe:	3b04      	subs	r3, #4
 8001000:	0112      	lsls	r2, r2, #4
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	440b      	add	r3, r1
 8001006:	761a      	strb	r2, [r3, #24]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	@ 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f1c3 0307 	rsb	r3, r3, #7
 8001036:	2b04      	cmp	r3, #4
 8001038:	bf28      	it	cs
 800103a:	2304      	movcs	r3, #4
 800103c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	3304      	adds	r3, #4
 8001042:	2b06      	cmp	r3, #6
 8001044:	d902      	bls.n	800104c <NVIC_EncodePriority+0x30>
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3b03      	subs	r3, #3
 800104a:	e000      	b.n	800104e <NVIC_EncodePriority+0x32>
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	f04f 32ff 	mov.w	r2, #4294967295
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43da      	mvns	r2, r3
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	401a      	ands	r2, r3
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001064:	f04f 31ff 	mov.w	r1, #4294967295
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	fa01 f303 	lsl.w	r3, r1, r3
 800106e:	43d9      	mvns	r1, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001074:	4313      	orrs	r3, r2
         );
}
 8001076:	4618      	mov	r0, r3
 8001078:	3724      	adds	r7, #36	@ 0x24
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
	...

08001084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3b01      	subs	r3, #1
 8001090:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001094:	d301      	bcc.n	800109a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001096:	2301      	movs	r3, #1
 8001098:	e00f      	b.n	80010ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800109a:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <SysTick_Config+0x40>)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3b01      	subs	r3, #1
 80010a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010a2:	210f      	movs	r1, #15
 80010a4:	f04f 30ff 	mov.w	r0, #4294967295
 80010a8:	f7ff ff8e 	bl	8000fc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <SysTick_Config+0x40>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010b2:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <SysTick_Config+0x40>)
 80010b4:	2207      	movs	r2, #7
 80010b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	e000e010 	.word	0xe000e010

080010c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff29 	bl	8000f28 <__NVIC_SetPriorityGrouping>
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b086      	sub	sp, #24
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	60b9      	str	r1, [r7, #8]
 80010e8:	607a      	str	r2, [r7, #4]
 80010ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010ec:	f7ff ff40 	bl	8000f70 <__NVIC_GetPriorityGrouping>
 80010f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	68b9      	ldr	r1, [r7, #8]
 80010f6:	6978      	ldr	r0, [r7, #20]
 80010f8:	f7ff ff90 	bl	800101c <NVIC_EncodePriority>
 80010fc:	4602      	mov	r2, r0
 80010fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001102:	4611      	mov	r1, r2
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ff5f 	bl	8000fc8 <__NVIC_SetPriority>
}
 800110a:	bf00      	nop
 800110c:	3718      	adds	r7, #24
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b082      	sub	sp, #8
 8001116:	af00      	add	r7, sp, #0
 8001118:	4603      	mov	r3, r0
 800111a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800111c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff33 	bl	8000f8c <__NVIC_EnableIRQ>
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff ffa4 	bl	8001084 <SysTick_Config>
 800113c:	4603      	mov	r3, r0
}
 800113e:	4618      	mov	r0, r3
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
	...

08001148 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001148:	b480      	push	{r7}
 800114a:	b087      	sub	sp, #28
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001152:	2300      	movs	r3, #0
 8001154:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001156:	e14c      	b.n	80013f2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	2101      	movs	r1, #1
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	fa01 f303 	lsl.w	r3, r1, r3
 8001164:	4013      	ands	r3, r2
 8001166:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2b00      	cmp	r3, #0
 800116c:	f000 813e 	beq.w	80013ec <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	2b01      	cmp	r3, #1
 800117a:	d005      	beq.n	8001188 <HAL_GPIO_Init+0x40>
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f003 0303 	and.w	r3, r3, #3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d130      	bne.n	80011ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	2203      	movs	r2, #3
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4013      	ands	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011be:	2201      	movs	r2, #1
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	091b      	lsrs	r3, r3, #4
 80011d4:	f003 0201 	and.w	r2, r3, #1
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f003 0303 	and.w	r3, r3, #3
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d017      	beq.n	8001226 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	2203      	movs	r2, #3
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	43db      	mvns	r3, r3
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	4013      	ands	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	689a      	ldr	r2, [r3, #8]
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	4313      	orrs	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	2b02      	cmp	r3, #2
 8001230:	d123      	bne.n	800127a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	08da      	lsrs	r2, r3, #3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3208      	adds	r2, #8
 800123a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800123e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	220f      	movs	r2, #15
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	43db      	mvns	r3, r3
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	4013      	ands	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	691a      	ldr	r2, [r3, #16]
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	fa02 f303 	lsl.w	r3, r2, r3
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	4313      	orrs	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	08da      	lsrs	r2, r3, #3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	3208      	adds	r2, #8
 8001274:	6939      	ldr	r1, [r7, #16]
 8001276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	2203      	movs	r2, #3
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	693a      	ldr	r2, [r7, #16]
 800128e:	4013      	ands	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f003 0203 	and.w	r2, r3, #3
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f000 8098 	beq.w	80013ec <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80012bc:	4a54      	ldr	r2, [pc, #336]	@ (8001410 <HAL_GPIO_Init+0x2c8>)
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	089b      	lsrs	r3, r3, #2
 80012c2:	3302      	adds	r3, #2
 80012c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	220f      	movs	r2, #15
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4013      	ands	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80012e6:	d019      	beq.n	800131c <HAL_GPIO_Init+0x1d4>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a4a      	ldr	r2, [pc, #296]	@ (8001414 <HAL_GPIO_Init+0x2cc>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d013      	beq.n	8001318 <HAL_GPIO_Init+0x1d0>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a49      	ldr	r2, [pc, #292]	@ (8001418 <HAL_GPIO_Init+0x2d0>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d00d      	beq.n	8001314 <HAL_GPIO_Init+0x1cc>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4a48      	ldr	r2, [pc, #288]	@ (800141c <HAL_GPIO_Init+0x2d4>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d007      	beq.n	8001310 <HAL_GPIO_Init+0x1c8>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a47      	ldr	r2, [pc, #284]	@ (8001420 <HAL_GPIO_Init+0x2d8>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d101      	bne.n	800130c <HAL_GPIO_Init+0x1c4>
 8001308:	2304      	movs	r3, #4
 800130a:	e008      	b.n	800131e <HAL_GPIO_Init+0x1d6>
 800130c:	2307      	movs	r3, #7
 800130e:	e006      	b.n	800131e <HAL_GPIO_Init+0x1d6>
 8001310:	2303      	movs	r3, #3
 8001312:	e004      	b.n	800131e <HAL_GPIO_Init+0x1d6>
 8001314:	2302      	movs	r3, #2
 8001316:	e002      	b.n	800131e <HAL_GPIO_Init+0x1d6>
 8001318:	2301      	movs	r3, #1
 800131a:	e000      	b.n	800131e <HAL_GPIO_Init+0x1d6>
 800131c:	2300      	movs	r3, #0
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	f002 0203 	and.w	r2, r2, #3
 8001324:	0092      	lsls	r2, r2, #2
 8001326:	4093      	lsls	r3, r2
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	4313      	orrs	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800132e:	4938      	ldr	r1, [pc, #224]	@ (8001410 <HAL_GPIO_Init+0x2c8>)
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	089b      	lsrs	r3, r3, #2
 8001334:	3302      	adds	r3, #2
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800133c:	4b39      	ldr	r3, [pc, #228]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43db      	mvns	r3, r3
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001360:	4a30      	ldr	r2, [pc, #192]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001366:	4b2f      	ldr	r3, [pc, #188]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	43db      	mvns	r3, r3
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	4013      	ands	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4313      	orrs	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800138a:	4a26      	ldr	r2, [pc, #152]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001390:	4b24      	ldr	r3, [pc, #144]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 8001392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001396:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	43db      	mvns	r3, r3
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	4013      	ands	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80013be:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 80013c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80013c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	43db      	mvns	r3, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d003      	beq.n	80013e4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013e4:	4a0f      	ldr	r2, [pc, #60]	@ (8001424 <HAL_GPIO_Init+0x2dc>)
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	3301      	adds	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	fa22 f303 	lsr.w	r3, r2, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f47f aeab 	bne.w	8001158 <HAL_GPIO_Init+0x10>
  }
}
 8001402:	bf00      	nop
 8001404:	bf00      	nop
 8001406:	371c      	adds	r7, #28
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	40010000 	.word	0x40010000
 8001414:	48000400 	.word	0x48000400
 8001418:	48000800 	.word	0x48000800
 800141c:	48000c00 	.word	0x48000c00
 8001420:	48001000 	.word	0x48001000
 8001424:	58000800 	.word	0x58000800

08001428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	807b      	strh	r3, [r7, #2]
 8001434:	4613      	mov	r3, r2
 8001436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001438:	787b      	ldrb	r3, [r7, #1]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d003      	beq.n	8001446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800143e:	887a      	ldrh	r2, [r7, #2]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001444:	e002      	b.n	800144c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001446:	887a      	ldrh	r2, [r7, #2]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	695b      	ldr	r3, [r3, #20]
 8001468:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800146a:	887a      	ldrh	r2, [r7, #2]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4013      	ands	r3, r2
 8001470:	041a      	lsls	r2, r3, #16
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	43d9      	mvns	r1, r3
 8001476:	887b      	ldrh	r3, [r7, #2]
 8001478:	400b      	ands	r3, r1
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	619a      	str	r2, [r3, #24]
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001490:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a04      	ldr	r2, [pc, #16]	@ (80014a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800149a:	6013      	str	r3, [r2, #0]
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	58000400 	.word	0x58000400

080014ac <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80014b0:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	58000400 	.word	0x58000400

080014c8 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80014cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80014da:	d101      	bne.n	80014e0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80014dc:	2301      	movs	r3, #1
 80014de:	e000      	b.n	80014e2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80014f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014fe:	6013      	str	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800150e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001518:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800151c:	6013      	str	r3, [r2, #0]
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800152c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001536:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800153a:	d101      	bne.n	8001540 <LL_RCC_HSE_IsReady+0x18>
 800153c:	2301      	movs	r3, #1
 800153e:	e000      	b.n	8001542 <LL_RCC_HSE_IsReady+0x1a>
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001550:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800155a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800155e:	6013      	str	r3, [r2, #0]
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800156a:	b480      	push	{r7}
 800156c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800156e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800157c:	6013      	str	r3, [r2, #0]
}
 800157e:	bf00      	nop
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800158c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800159a:	d101      	bne.n	80015a0 <LL_RCC_HSI_IsReady+0x18>
 800159c:	2301      	movs	r3, #1
 800159e:	e000      	b.n	80015a2 <LL_RCC_HSI_IsReady+0x1a>
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80015b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	061b      	lsls	r3, r3, #24
 80015c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015c6:	4313      	orrs	r3, r2
 80015c8:	604b      	str	r3, [r1, #4]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 80015d6:	b480      	push	{r7}
 80015d8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80015da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80015fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001600:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001604:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001608:	f023 0301 	bic.w	r3, r3, #1
 800160c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800161e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001622:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b02      	cmp	r3, #2
 800162c:	d101      	bne.n	8001632 <LL_RCC_HSI48_IsReady+0x18>
 800162e:	2301      	movs	r3, #1
 8001630:	e000      	b.n	8001634 <LL_RCC_HSI48_IsReady+0x1a>
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 800163e:	b480      	push	{r7}
 8001640:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001642:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800164a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800166c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001670:	f023 0301 	bic.w	r3, r3, #1
 8001674:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800168a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800168e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001692:	f043 0304 	orr.w	r3, r3, #4
 8001696:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800169a:	bf00      	nop
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80016a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016b4:	f023 0304 	bic.w	r3, r3, #4
 80016b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80016ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d101      	bne.n	80016de <LL_RCC_LSE_IsReady+0x18>
 80016da:	2301      	movs	r3, #1
 80016dc:	e000      	b.n	80016e0 <LL_RCC_LSE_IsReady+0x1a>
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80016ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001714:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001718:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800171c:	f023 0301 	bic.w	r3, r3, #1
 8001720:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001732:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b02      	cmp	r3, #2
 8001740:	d101      	bne.n	8001746 <LL_RCC_LSI1_IsReady+0x18>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <LL_RCC_LSI1_IsReady+0x1a>
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001756:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800175a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800175e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001762:	f043 0304 	orr.w	r3, r3, #4
 8001766:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800177c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001780:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001784:	f023 0304 	bic.w	r3, r3, #4
 8001788:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800179a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800179e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d101      	bne.n	80017ae <LL_RCC_LSI2_IsReady+0x18>
 80017aa:	2301      	movs	r3, #1
 80017ac:	e000      	b.n	80017b0 <LL_RCC_LSI2_IsReady+0x1a>
 80017ae:	2300      	movs	r3, #0
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80017c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017ca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	021b      	lsls	r3, r3, #8
 80017d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017d6:	4313      	orrs	r3, r2
 80017d8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80017ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017f6:	f043 0301 	orr.w	r3, r3, #1
 80017fa:	6013      	str	r3, [r2, #0]
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800180a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	6013      	str	r3, [r2, #0]
}
 800181a:	bf00      	nop
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b02      	cmp	r3, #2
 8001834:	d101      	bne.n	800183a <LL_RCC_MSI_IsReady+0x16>
 8001836:	2301      	movs	r3, #1
 8001838:	e000      	b.n	800183c <LL_RCC_MSI_IsReady+0x18>
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800184e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001858:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4313      	orrs	r3, r2
 8001860:	600b      	str	r3, [r1, #0]
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001874:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800187e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2bb0      	cmp	r3, #176	@ 0xb0
 8001884:	d901      	bls.n	800188a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001886:	23b0      	movs	r3, #176	@ 0xb0
 8001888:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 800188a:	687b      	ldr	r3, [r7, #4]
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80018a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	021b      	lsls	r3, r3, #8
 80018ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018b2:	4313      	orrs	r3, r2
 80018b4:	604b      	str	r3, [r1, #4]
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80018ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f023 0203 	bic.w	r2, r3, #3
 80018d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4313      	orrs	r3, r2
 80018dc:	608b      	str	r3, [r1, #8]
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80018ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 030c 	and.w	r3, r3, #12
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800190a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001914:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4313      	orrs	r3, r2
 800191c:	608b      	str	r3, [r1, #8]
}
 800191e:	bf00      	nop
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001936:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800193a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800193e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4313      	orrs	r3, r2
 8001946:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800195e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001962:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001966:	f023 020f 	bic.w	r2, r3, #15
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	091b      	lsrs	r3, r3, #4
 800196e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001972:	4313      	orrs	r3, r2
 8001974:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800198c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001996:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4313      	orrs	r3, r2
 800199e:	608b      	str	r3, [r1, #8]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80019b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	608b      	str	r3, [r1, #8]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80019d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80019f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019f4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001a0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001a3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a4a:	6013      	str	r3, [r2, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001a5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a68:	6013      	str	r3, [r2, #0]
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001a78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001a86:	d101      	bne.n	8001a8c <LL_RCC_PLL_IsReady+0x18>
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e000      	b.n	8001a8e <LL_RCC_PLL_IsReady+0x1a>
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001a9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	0a1b      	lsrs	r3, r3, #8
 8001aa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001ab6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	f003 0303 	and.w	r3, r3, #3
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001afe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b0c:	d101      	bne.n	8001b12 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001b22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b26:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b32:	d101      	bne.n	8001b38 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001b48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b58:	d101      	bne.n	8001b5e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e000      	b.n	8001b60 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001b6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b7c:	d101      	bne.n	8001b82 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001b92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b9c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001ba0:	d101      	bne.n	8001ba6 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e000      	b.n	8001ba8 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bb4:	b590      	push	{r4, r7, lr}
 8001bb6:	b08d      	sub	sp, #52	@ 0x34
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e363      	b.n	800228e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 808d 	beq.w	8001cee <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd4:	f7ff fe89 	bl	80018ea <LL_RCC_GetSysClkSource>
 8001bd8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bda:	f7ff ff82 	bl	8001ae2 <LL_RCC_PLL_GetMainSource>
 8001bde:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d005      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x3e>
 8001be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001be8:	2b0c      	cmp	r3, #12
 8001bea:	d147      	bne.n	8001c7c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d144      	bne.n	8001c7c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e347      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8001c02:	f7ff fe34 	bl	800186e <LL_RCC_MSI_GetRange>
 8001c06:	4603      	mov	r3, r0
 8001c08:	429c      	cmp	r4, r3
 8001c0a:	d914      	bls.n	8001c36 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 fd2f 	bl	8002674 <RCC_SetFlashLatencyFromMSIRange>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e336      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff fe0e 	bl	8001846 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff fe32 	bl	8001898 <LL_RCC_MSI_SetCalibTrimming>
 8001c34:	e013      	b.n	8001c5e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fe03 	bl	8001846 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fe27 	bl	8001898 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 fd10 	bl	8002674 <RCC_SetFlashLatencyFromMSIRange>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e317      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001c5e:	f000 fcc9 	bl	80025f4 <HAL_RCC_GetHCLKFreq>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4aa4      	ldr	r2, [pc, #656]	@ (8001ef8 <HAL_RCC_OscConfig+0x344>)
 8001c66:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c68:	4ba4      	ldr	r3, [pc, #656]	@ (8001efc <HAL_RCC_OscConfig+0x348>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff f8d1 	bl	8000e14 <HAL_InitTick>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d039      	beq.n	8001cec <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e308      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d01e      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c84:	f7ff fdb0 	bl	80017e8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c88:	f7ff f912 	bl	8000eb0 <HAL_GetTick>
 8001c8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c90:	f7ff f90e 	bl	8000eb0 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e2f5      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001ca2:	f7ff fdbf 	bl	8001824 <LL_RCC_MSI_IsReady>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d0f1      	beq.n	8001c90 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fdc8 	bl	8001846 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff fdec 	bl	8001898 <LL_RCC_MSI_SetCalibTrimming>
 8001cc0:	e015      	b.n	8001cee <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001cc2:	f7ff fda0 	bl	8001806 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cc6:	f7ff f8f3 	bl	8000eb0 <HAL_GetTick>
 8001cca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cce:	f7ff f8ef 	bl	8000eb0 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e2d6      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001ce0:	f7ff fda0 	bl	8001824 <LL_RCC_MSI_IsReady>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f1      	bne.n	8001cce <HAL_RCC_OscConfig+0x11a>
 8001cea:	e000      	b.n	8001cee <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001cec:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d047      	beq.n	8001d8a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cfa:	f7ff fdf6 	bl	80018ea <LL_RCC_GetSysClkSource>
 8001cfe:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d00:	f7ff feef 	bl	8001ae2 <LL_RCC_PLL_GetMainSource>
 8001d04:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001d06:	6a3b      	ldr	r3, [r7, #32]
 8001d08:	2b08      	cmp	r3, #8
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_OscConfig+0x164>
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	2b0c      	cmp	r3, #12
 8001d10:	d108      	bne.n	8001d24 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	2b03      	cmp	r3, #3
 8001d16:	d105      	bne.n	8001d24 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d134      	bne.n	8001d8a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e2b4      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d2c:	d102      	bne.n	8001d34 <HAL_RCC_OscConfig+0x180>
 8001d2e:	f7ff fbdd 	bl	80014ec <LL_RCC_HSE_Enable>
 8001d32:	e001      	b.n	8001d38 <HAL_RCC_OscConfig+0x184>
 8001d34:	f7ff fbe9 	bl	800150a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d012      	beq.n	8001d66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d40:	f7ff f8b6 	bl	8000eb0 <HAL_GetTick>
 8001d44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff f8b2 	bl	8000eb0 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	@ 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e299      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001d5a:	f7ff fbe5 	bl	8001528 <LL_RCC_HSE_IsReady>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d0f1      	beq.n	8001d48 <HAL_RCC_OscConfig+0x194>
 8001d64:	e011      	b.n	8001d8a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d66:	f7ff f8a3 	bl	8000eb0 <HAL_GetTick>
 8001d6a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d6e:	f7ff f89f 	bl	8000eb0 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b64      	cmp	r3, #100	@ 0x64
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e286      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001d80:	f7ff fbd2 	bl	8001528 <LL_RCC_HSE_IsReady>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f1      	bne.n	8001d6e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d04c      	beq.n	8001e30 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d96:	f7ff fda8 	bl	80018ea <LL_RCC_GetSysClkSource>
 8001d9a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d9c:	f7ff fea1 	bl	8001ae2 <LL_RCC_PLL_GetMainSource>
 8001da0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	2b04      	cmp	r3, #4
 8001da6:	d005      	beq.n	8001db4 <HAL_RCC_OscConfig+0x200>
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2b0c      	cmp	r3, #12
 8001dac:	d10e      	bne.n	8001dcc <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d10b      	bne.n	8001dcc <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e266      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fbf1 	bl	80015ac <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001dca:	e031      	b.n	8001e30 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d019      	beq.n	8001e08 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dd4:	f7ff fbba 	bl	800154c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd8:	f7ff f86a 	bl	8000eb0 <HAL_GetTick>
 8001ddc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001de0:	f7ff f866 	bl	8000eb0 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e24d      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001df2:	f7ff fbc9 	bl	8001588 <LL_RCC_HSI_IsReady>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0f1      	beq.n	8001de0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff fbd3 	bl	80015ac <LL_RCC_HSI_SetCalibTrimming>
 8001e06:	e013      	b.n	8001e30 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e08:	f7ff fbaf 	bl	800156a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0c:	f7ff f850 	bl	8000eb0 <HAL_GetTick>
 8001e10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e14:	f7ff f84c 	bl	8000eb0 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e233      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001e26:	f7ff fbaf 	bl	8001588 <LL_RCC_HSI_IsReady>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1f1      	bne.n	8001e14 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d106      	bne.n	8001e4a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 80a3 	beq.w	8001f90 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d076      	beq.n	8001f40 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0310 	and.w	r3, r3, #16
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d046      	beq.n	8001eec <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8001e5e:	f7ff fc66 	bl	800172e <LL_RCC_LSI1_IsReady>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d113      	bne.n	8001e90 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8001e68:	f7ff fc3f 	bl	80016ea <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e6c:	f7ff f820 	bl	8000eb0 <HAL_GetTick>
 8001e70:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001e74:	f7ff f81c 	bl	8000eb0 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e203      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001e86:	f7ff fc52 	bl	800172e <LL_RCC_LSI1_IsReady>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d0f1      	beq.n	8001e74 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8001e90:	f7ff fc5f 	bl	8001752 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e94:	f7ff f80c 	bl	8000eb0 <HAL_GetTick>
 8001e98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001e9c:	f7ff f808 	bl	8000eb0 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b03      	cmp	r3, #3
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e1ef      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8001eae:	f7ff fc72 	bl	8001796 <LL_RCC_LSI2_IsReady>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0f1      	beq.n	8001e9c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fc7c 	bl	80017ba <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8001ec2:	f7ff fc23 	bl	800170c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec6:	f7fe fff3 	bl	8000eb0 <HAL_GetTick>
 8001eca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001ece:	f7fe ffef 	bl	8000eb0 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e1d6      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001ee0:	f7ff fc25 	bl	800172e <LL_RCC_LSI1_IsReady>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f1      	bne.n	8001ece <HAL_RCC_OscConfig+0x31a>
 8001eea:	e051      	b.n	8001f90 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8001eec:	f7ff fbfd 	bl	80016ea <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef0:	f7fe ffde 	bl	8000eb0 <HAL_GetTick>
 8001ef4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001ef6:	e00c      	b.n	8001f12 <HAL_RCC_OscConfig+0x35e>
 8001ef8:	2000000c 	.word	0x2000000c
 8001efc:	2000002c 	.word	0x2000002c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001f00:	f7fe ffd6 	bl	8000eb0 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e1bd      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001f12:	f7ff fc0c 	bl	800172e <LL_RCC_LSI1_IsReady>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0f1      	beq.n	8001f00 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8001f1c:	f7ff fc2a 	bl	8001774 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001f22:	f7fe ffc5 	bl	8000eb0 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e1ac      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001f34:	f7ff fc2f 	bl	8001796 <LL_RCC_LSI2_IsReady>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1f1      	bne.n	8001f22 <HAL_RCC_OscConfig+0x36e>
 8001f3e:	e027      	b.n	8001f90 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8001f40:	f7ff fc18 	bl	8001774 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f44:	f7fe ffb4 	bl	8000eb0 <HAL_GetTick>
 8001f48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001f4c:	f7fe ffb0 	bl	8000eb0 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e197      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8001f5e:	f7ff fc1a 	bl	8001796 <LL_RCC_LSI2_IsReady>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f1      	bne.n	8001f4c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8001f68:	f7ff fbd0 	bl	800170c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f6c:	f7fe ffa0 	bl	8000eb0 <HAL_GetTick>
 8001f70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001f72:	e008      	b.n	8001f86 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001f74:	f7fe ff9c 	bl	8000eb0 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e183      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001f86:	f7ff fbd2 	bl	800172e <LL_RCC_LSI1_IsReady>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1f1      	bne.n	8001f74 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d05b      	beq.n	8002054 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f9c:	4ba7      	ldr	r3, [pc, #668]	@ (800223c <HAL_RCC_OscConfig+0x688>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d114      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001fa8:	f7ff fa70 	bl	800148c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fac:	f7fe ff80 	bl	8000eb0 <HAL_GetTick>
 8001fb0:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb4:	f7fe ff7c 	bl	8000eb0 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e163      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fc6:	4b9d      	ldr	r3, [pc, #628]	@ (800223c <HAL_RCC_OscConfig+0x688>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d0f0      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d102      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x42c>
 8001fda:	f7ff fb30 	bl	800163e <LL_RCC_LSE_Enable>
 8001fde:	e00c      	b.n	8001ffa <HAL_RCC_OscConfig+0x446>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	2b05      	cmp	r3, #5
 8001fe6:	d104      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x43e>
 8001fe8:	f7ff fb4b 	bl	8001682 <LL_RCC_LSE_EnableBypass>
 8001fec:	f7ff fb27 	bl	800163e <LL_RCC_LSE_Enable>
 8001ff0:	e003      	b.n	8001ffa <HAL_RCC_OscConfig+0x446>
 8001ff2:	f7ff fb35 	bl	8001660 <LL_RCC_LSE_Disable>
 8001ff6:	f7ff fb55 	bl	80016a4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d014      	beq.n	800202c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002002:	f7fe ff55 	bl	8000eb0 <HAL_GetTick>
 8002006:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002008:	e00a      	b.n	8002020 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200a:	f7fe ff51 	bl	8000eb0 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002018:	4293      	cmp	r3, r2
 800201a:	d901      	bls.n	8002020 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e136      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002020:	f7ff fb51 	bl	80016c6 <LL_RCC_LSE_IsReady>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0ef      	beq.n	800200a <HAL_RCC_OscConfig+0x456>
 800202a:	e013      	b.n	8002054 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202c:	f7fe ff40 	bl	8000eb0 <HAL_GetTick>
 8002030:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002032:	e00a      	b.n	800204a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002034:	f7fe ff3c 	bl	8000eb0 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e121      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800204a:	f7ff fb3c 	bl	80016c6 <LL_RCC_LSE_IsReady>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1ef      	bne.n	8002034 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800205c:	2b00      	cmp	r3, #0
 800205e:	d02c      	beq.n	80020ba <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002064:	2b00      	cmp	r3, #0
 8002066:	d014      	beq.n	8002092 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002068:	f7ff fab5 	bl	80015d6 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800206c:	f7fe ff20 	bl	8000eb0 <HAL_GetTick>
 8002070:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002074:	f7fe ff1c 	bl	8000eb0 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e103      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002086:	f7ff fac8 	bl	800161a <LL_RCC_HSI48_IsReady>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0f1      	beq.n	8002074 <HAL_RCC_OscConfig+0x4c0>
 8002090:	e013      	b.n	80020ba <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002092:	f7ff fab1 	bl	80015f8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002096:	f7fe ff0b 	bl	8000eb0 <HAL_GetTick>
 800209a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800209e:	f7fe ff07 	bl	8000eb0 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e0ee      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80020b0:	f7ff fab3 	bl	800161a <LL_RCC_HSI48_IsReady>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f1      	bne.n	800209e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 80e4 	beq.w	800228c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c4:	f7ff fc11 	bl	80018ea <LL_RCC_GetSysClkSource>
 80020c8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80020ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	f040 80b4 	bne.w	8002244 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f003 0203 	and.w	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d123      	bne.n	8002132 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d11c      	bne.n	8002132 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	0a1b      	lsrs	r3, r3, #8
 80020fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002104:	429a      	cmp	r2, r3
 8002106:	d114      	bne.n	8002132 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002112:	429a      	cmp	r2, r3
 8002114:	d10d      	bne.n	8002132 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002120:	429a      	cmp	r2, r3
 8002122:	d106      	bne.n	8002132 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800212e:	429a      	cmp	r2, r3
 8002130:	d05d      	beq.n	80021ee <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	2b0c      	cmp	r3, #12
 8002136:	d058      	beq.n	80021ea <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e0a1      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800214a:	f7ff fc84 	bl	8001a56 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800214e:	f7fe feaf 	bl	8000eb0 <HAL_GetTick>
 8002152:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002156:	f7fe feab 	bl	8000eb0 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e092      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002168:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1ef      	bne.n	8002156 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002176:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	4b30      	ldr	r3, [pc, #192]	@ (8002240 <HAL_RCC_OscConfig+0x68c>)
 800217e:	4013      	ands	r3, r2
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002188:	4311      	orrs	r1, r2
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800218e:	0212      	lsls	r2, r2, #8
 8002190:	4311      	orrs	r1, r2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002196:	4311      	orrs	r1, r2
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800219c:	4311      	orrs	r1, r2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80021a2:	430a      	orrs	r2, r1
 80021a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021a8:	4313      	orrs	r3, r2
 80021aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80021ac:	f7ff fc44 	bl	8001a38 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021c0:	f7fe fe76 	bl	8000eb0 <HAL_GetTick>
 80021c4:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021c8:	f7fe fe72 	bl	8000eb0 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e059      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0ef      	beq.n	80021c8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e8:	e050      	b.n	800228c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e04f      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d147      	bne.n	800228c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021fc:	f7ff fc1c 	bl	8001a38 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002200:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800220a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800220e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002210:	f7fe fe4e 	bl	8000eb0 <HAL_GetTick>
 8002214:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002218:	f7fe fe4a 	bl	8000eb0 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e031      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800222a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0ef      	beq.n	8002218 <HAL_RCC_OscConfig+0x664>
 8002238:	e028      	b.n	800228c <HAL_RCC_OscConfig+0x6d8>
 800223a:	bf00      	nop
 800223c:	58000400 	.word	0x58000400
 8002240:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	2b0c      	cmp	r3, #12
 8002248:	d01e      	beq.n	8002288 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800224a:	f7ff fc04 	bl	8001a56 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224e:	f7fe fe2f 	bl	8000eb0 <HAL_GetTick>
 8002252:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002254:	e008      	b.n	8002268 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002256:	f7fe fe2b 	bl	8000eb0 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e012      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1ef      	bne.n	8002256 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002276:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800227a:	68da      	ldr	r2, [r3, #12]
 800227c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002280:	4b05      	ldr	r3, [pc, #20]	@ (8002298 <HAL_RCC_OscConfig+0x6e4>)
 8002282:	4013      	ands	r3, r2
 8002284:	60cb      	str	r3, [r1, #12]
 8002286:	e001      	b.n	800228c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e000      	b.n	800228e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3734      	adds	r7, #52	@ 0x34
 8002292:	46bd      	mov	sp, r7
 8002294:	bd90      	pop	{r4, r7, pc}
 8002296:	bf00      	nop
 8002298:	eefefffc 	.word	0xeefefffc

0800229c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d101      	bne.n	80022b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e12d      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022b0:	4b98      	ldr	r3, [pc, #608]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0307 	and.w	r3, r3, #7
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d91b      	bls.n	80022f6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022be:	4b95      	ldr	r3, [pc, #596]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f023 0207 	bic.w	r2, r3, #7
 80022c6:	4993      	ldr	r1, [pc, #588]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022ce:	f7fe fdef 	bl	8000eb0 <HAL_GetTick>
 80022d2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80022d6:	f7fe fdeb 	bl	8000eb0 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e111      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022e8:	4b8a      	ldr	r3, [pc, #552]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0307 	and.w	r3, r3, #7
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d1ef      	bne.n	80022d6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d016      	beq.n	8002330 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff fafb 	bl	8001902 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800230c:	f7fe fdd0 	bl	8000eb0 <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002312:	e008      	b.n	8002326 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002314:	f7fe fdcc 	bl	8000eb0 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e0f2      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002326:	f7ff fbe8 	bl	8001afa <LL_RCC_IsActiveFlag_HPRE>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0f1      	beq.n	8002314 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0320 	and.w	r3, r3, #32
 8002338:	2b00      	cmp	r3, #0
 800233a:	d016      	beq.n	800236a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff faf2 	bl	800192a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002346:	f7fe fdb3 	bl	8000eb0 <HAL_GetTick>
 800234a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800234c:	e008      	b.n	8002360 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800234e:	f7fe fdaf 	bl	8000eb0 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e0d5      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002360:	f7ff fbdd 	bl	8001b1e <LL_RCC_IsActiveFlag_C2HPRE>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0f1      	beq.n	800234e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002372:	2b00      	cmp	r3, #0
 8002374:	d016      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff faeb 	bl	8001956 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002380:	f7fe fd96 	bl	8000eb0 <HAL_GetTick>
 8002384:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002386:	e008      	b.n	800239a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002388:	f7fe fd92 	bl	8000eb0 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e0b8      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800239a:	f7ff fbd3 	bl	8001b44 <LL_RCC_IsActiveFlag_SHDHPRE>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0f1      	beq.n	8002388 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d016      	beq.n	80023de <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fae5 	bl	8001984 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80023ba:	f7fe fd79 	bl	8000eb0 <HAL_GetTick>
 80023be:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80023c0:	e008      	b.n	80023d4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80023c2:	f7fe fd75 	bl	8000eb0 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e09b      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80023d4:	f7ff fbc9 	bl	8001b6a <LL_RCC_IsActiveFlag_PPRE1>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d0f1      	beq.n	80023c2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0308 	and.w	r3, r3, #8
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d017      	beq.n	800241a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff fadb 	bl	80019ac <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80023f6:	f7fe fd5b 	bl	8000eb0 <HAL_GetTick>
 80023fa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80023fe:	f7fe fd57 	bl	8000eb0 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e07d      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002410:	f7ff fbbd 	bl	8001b8e <LL_RCC_IsActiveFlag_PPRE2>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f1      	beq.n	80023fe <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d043      	beq.n	80024ae <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d106      	bne.n	800243c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800242e:	f7ff f87b 	bl	8001528 <LL_RCC_HSE_IsReady>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d11e      	bne.n	8002476 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e067      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	2b03      	cmp	r3, #3
 8002442:	d106      	bne.n	8002452 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002444:	f7ff fb16 	bl	8001a74 <LL_RCC_PLL_IsReady>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d113      	bne.n	8002476 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e05c      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d106      	bne.n	8002468 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800245a:	f7ff f9e3 	bl	8001824 <LL_RCC_MSI_IsReady>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d108      	bne.n	8002476 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e051      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002468:	f7ff f88e 	bl	8001588 <LL_RCC_HSI_IsReady>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e04a      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fa21 	bl	80018c2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002480:	f7fe fd16 	bl	8000eb0 <HAL_GetTick>
 8002484:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002486:	e00a      	b.n	800249e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002488:	f7fe fd12 	bl	8000eb0 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002496:	4293      	cmp	r3, r2
 8002498:	d901      	bls.n	800249e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e036      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800249e:	f7ff fa24 	bl	80018ea <LL_RCC_GetSysClkSource>
 80024a2:	4602      	mov	r2, r0
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d1ec      	bne.n	8002488 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024ae:	4b19      	ldr	r3, [pc, #100]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d21b      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024bc:	4b15      	ldr	r3, [pc, #84]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f023 0207 	bic.w	r2, r3, #7
 80024c4:	4913      	ldr	r1, [pc, #76]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024cc:	f7fe fcf0 	bl	8000eb0 <HAL_GetTick>
 80024d0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80024d4:	f7fe fcec 	bl	8000eb0 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e012      	b.n	800250c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002514 <HAL_RCC_ClockConfig+0x278>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d1ef      	bne.n	80024d4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80024f4:	f000 f87e 	bl	80025f4 <HAL_RCC_GetHCLKFreq>
 80024f8:	4603      	mov	r3, r0
 80024fa:	4a07      	ldr	r2, [pc, #28]	@ (8002518 <HAL_RCC_ClockConfig+0x27c>)
 80024fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80024fe:	f7fe fce3 	bl	8000ec8 <HAL_GetTickPrio>
 8002502:	4603      	mov	r3, r0
 8002504:	4618      	mov	r0, r3
 8002506:	f7fe fc85 	bl	8000e14 <HAL_InitTick>
 800250a:	4603      	mov	r3, r0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	58004000 	.word	0x58004000
 8002518:	2000000c 	.word	0x2000000c

0800251c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002522:	f7ff f9e2 	bl	80018ea <LL_RCC_GetSysClkSource>
 8002526:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10a      	bne.n	8002544 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800252e:	f7ff f99e 	bl	800186e <LL_RCC_MSI_GetRange>
 8002532:	4603      	mov	r3, r0
 8002534:	091b      	lsrs	r3, r3, #4
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	4a2b      	ldr	r2, [pc, #172]	@ (80025e8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800253c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	e04b      	b.n	80025dc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b04      	cmp	r3, #4
 8002548:	d102      	bne.n	8002550 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800254a:	4b28      	ldr	r3, [pc, #160]	@ (80025ec <HAL_RCC_GetSysClockFreq+0xd0>)
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	e045      	b.n	80025dc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b08      	cmp	r3, #8
 8002554:	d10a      	bne.n	800256c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002556:	f7fe ffb7 	bl	80014c8 <LL_RCC_HSE_IsEnabledDiv2>
 800255a:	4603      	mov	r3, r0
 800255c:	2b01      	cmp	r3, #1
 800255e:	d102      	bne.n	8002566 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002560:	4b22      	ldr	r3, [pc, #136]	@ (80025ec <HAL_RCC_GetSysClockFreq+0xd0>)
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	e03a      	b.n	80025dc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002566:	4b22      	ldr	r3, [pc, #136]	@ (80025f0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	e037      	b.n	80025dc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800256c:	f7ff fab9 	bl	8001ae2 <LL_RCC_PLL_GetMainSource>
 8002570:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	2b02      	cmp	r3, #2
 8002576:	d003      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x64>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	2b03      	cmp	r3, #3
 800257c:	d003      	beq.n	8002586 <HAL_RCC_GetSysClockFreq+0x6a>
 800257e:	e00d      	b.n	800259c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002580:	4b1a      	ldr	r3, [pc, #104]	@ (80025ec <HAL_RCC_GetSysClockFreq+0xd0>)
 8002582:	60bb      	str	r3, [r7, #8]
        break;
 8002584:	e015      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002586:	f7fe ff9f 	bl	80014c8 <LL_RCC_HSE_IsEnabledDiv2>
 800258a:	4603      	mov	r3, r0
 800258c:	2b01      	cmp	r3, #1
 800258e:	d102      	bne.n	8002596 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002590:	4b16      	ldr	r3, [pc, #88]	@ (80025ec <HAL_RCC_GetSysClockFreq+0xd0>)
 8002592:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002594:	e00d      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002596:	4b16      	ldr	r3, [pc, #88]	@ (80025f0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002598:	60bb      	str	r3, [r7, #8]
        break;
 800259a:	e00a      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800259c:	f7ff f967 	bl	800186e <LL_RCC_MSI_GetRange>
 80025a0:	4603      	mov	r3, r0
 80025a2:	091b      	lsrs	r3, r3, #4
 80025a4:	f003 030f 	and.w	r3, r3, #15
 80025a8:	4a0f      	ldr	r2, [pc, #60]	@ (80025e8 <HAL_RCC_GetSysClockFreq+0xcc>)
 80025aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ae:	60bb      	str	r3, [r7, #8]
        break;
 80025b0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80025b2:	f7ff fa71 	bl	8001a98 <LL_RCC_PLL_GetN>
 80025b6:	4602      	mov	r2, r0
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	fb03 f402 	mul.w	r4, r3, r2
 80025be:	f7ff fa84 	bl	8001aca <LL_RCC_PLL_GetDivider>
 80025c2:	4603      	mov	r3, r0
 80025c4:	091b      	lsrs	r3, r3, #4
 80025c6:	3301      	adds	r3, #1
 80025c8:	fbb4 f4f3 	udiv	r4, r4, r3
 80025cc:	f7ff fa71 	bl	8001ab2 <LL_RCC_PLL_GetR>
 80025d0:	4603      	mov	r3, r0
 80025d2:	0f5b      	lsrs	r3, r3, #29
 80025d4:	3301      	adds	r3, #1
 80025d6:	fbb4 f3f3 	udiv	r3, r4, r3
 80025da:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80025dc:	68fb      	ldr	r3, [r7, #12]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd90      	pop	{r4, r7, pc}
 80025e6:	bf00      	nop
 80025e8:	080049e0 	.word	0x080049e0
 80025ec:	00f42400 	.word	0x00f42400
 80025f0:	01e84800 	.word	0x01e84800

080025f4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025f4:	b598      	push	{r3, r4, r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80025f8:	f7ff ff90 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80025fc:	4604      	mov	r4, r0
 80025fe:	f7ff f9e9 	bl	80019d4 <LL_RCC_GetAHBPrescaler>
 8002602:	4603      	mov	r3, r0
 8002604:	091b      	lsrs	r3, r3, #4
 8002606:	f003 030f 	and.w	r3, r3, #15
 800260a:	4a03      	ldr	r2, [pc, #12]	@ (8002618 <HAL_RCC_GetHCLKFreq+0x24>)
 800260c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002610:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002614:	4618      	mov	r0, r3
 8002616:	bd98      	pop	{r3, r4, r7, pc}
 8002618:	08004980 	.word	0x08004980

0800261c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800261c:	b598      	push	{r3, r4, r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002620:	f7ff ffe8 	bl	80025f4 <HAL_RCC_GetHCLKFreq>
 8002624:	4604      	mov	r4, r0
 8002626:	f7ff f9ef 	bl	8001a08 <LL_RCC_GetAPB1Prescaler>
 800262a:	4603      	mov	r3, r0
 800262c:	0a1b      	lsrs	r3, r3, #8
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	4a04      	ldr	r2, [pc, #16]	@ (8002644 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002638:	f003 031f 	and.w	r3, r3, #31
 800263c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002640:	4618      	mov	r0, r3
 8002642:	bd98      	pop	{r3, r4, r7, pc}
 8002644:	080049c0 	.word	0x080049c0

08002648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002648:	b598      	push	{r3, r4, r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800264c:	f7ff ffd2 	bl	80025f4 <HAL_RCC_GetHCLKFreq>
 8002650:	4604      	mov	r4, r0
 8002652:	f7ff f9e5 	bl	8001a20 <LL_RCC_GetAPB2Prescaler>
 8002656:	4603      	mov	r3, r0
 8002658:	0adb      	lsrs	r3, r3, #11
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	4a04      	ldr	r2, [pc, #16]	@ (8002670 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002664:	f003 031f 	and.w	r3, r3, #31
 8002668:	fa24 f303 	lsr.w	r3, r4, r3
}
 800266c:	4618      	mov	r0, r3
 800266e:	bd98      	pop	{r3, r4, r7, pc}
 8002670:	080049c0 	.word	0x080049c0

08002674 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2bb0      	cmp	r3, #176	@ 0xb0
 8002680:	d903      	bls.n	800268a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002682:	4b15      	ldr	r3, [pc, #84]	@ (80026d8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	e007      	b.n	800269a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	091b      	lsrs	r3, r3, #4
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	4a11      	ldr	r2, [pc, #68]	@ (80026d8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002698:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800269a:	f7ff f9a7 	bl	80019ec <LL_RCC_GetAHB4Prescaler>
 800269e:	4603      	mov	r3, r0
 80026a0:	091b      	lsrs	r3, r3, #4
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	4a0d      	ldr	r2, [pc, #52]	@ (80026dc <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80026a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80026b8:	fba2 2303 	umull	r2, r3, r2, r3
 80026bc:	0c9c      	lsrs	r4, r3, #18
 80026be:	f7fe fef5 	bl	80014ac <HAL_PWREx_GetVoltageRange>
 80026c2:	4603      	mov	r3, r0
 80026c4:	4619      	mov	r1, r3
 80026c6:	4620      	mov	r0, r4
 80026c8:	f000 f80c 	bl	80026e4 <RCC_SetFlashLatency>
 80026cc:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3714      	adds	r7, #20
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd90      	pop	{r4, r7, pc}
 80026d6:	bf00      	nop
 80026d8:	080049e0 	.word	0x080049e0
 80026dc:	08004980 	.word	0x08004980
 80026e0:	431bde83 	.word	0x431bde83

080026e4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80026e4:	b590      	push	{r4, r7, lr}
 80026e6:	b093      	sub	sp, #76	@ 0x4c
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80026ee:	4b37      	ldr	r3, [pc, #220]	@ (80027cc <RCC_SetFlashLatency+0xe8>)
 80026f0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80026f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80026fa:	4a35      	ldr	r2, [pc, #212]	@ (80027d0 <RCC_SetFlashLatency+0xec>)
 80026fc:	f107 031c 	add.w	r3, r7, #28
 8002700:	ca07      	ldmia	r2, {r0, r1, r2}
 8002702:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002706:	4b33      	ldr	r3, [pc, #204]	@ (80027d4 <RCC_SetFlashLatency+0xf0>)
 8002708:	f107 040c 	add.w	r4, r7, #12
 800270c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800270e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002712:	2300      	movs	r3, #0
 8002714:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800271c:	d11a      	bne.n	8002754 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800271e:	2300      	movs	r3, #0
 8002720:	643b      	str	r3, [r7, #64]	@ 0x40
 8002722:	e013      	b.n	800274c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	3348      	adds	r3, #72	@ 0x48
 800272a:	443b      	add	r3, r7
 800272c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	429a      	cmp	r2, r3
 8002734:	d807      	bhi.n	8002746 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	3348      	adds	r3, #72	@ 0x48
 800273c:	443b      	add	r3, r7
 800273e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002742:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002744:	e020      	b.n	8002788 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002748:	3301      	adds	r3, #1
 800274a:	643b      	str	r3, [r7, #64]	@ 0x40
 800274c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800274e:	2b03      	cmp	r3, #3
 8002750:	d9e8      	bls.n	8002724 <RCC_SetFlashLatency+0x40>
 8002752:	e019      	b.n	8002788 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002754:	2300      	movs	r3, #0
 8002756:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002758:	e013      	b.n	8002782 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800275a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	3348      	adds	r3, #72	@ 0x48
 8002760:	443b      	add	r3, r7
 8002762:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	429a      	cmp	r2, r3
 800276a:	d807      	bhi.n	800277c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800276c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	3348      	adds	r3, #72	@ 0x48
 8002772:	443b      	add	r3, r7
 8002774:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002778:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800277a:	e005      	b.n	8002788 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800277c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800277e:	3301      	adds	r3, #1
 8002780:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002784:	2b02      	cmp	r3, #2
 8002786:	d9e8      	bls.n	800275a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002788:	4b13      	ldr	r3, [pc, #76]	@ (80027d8 <RCC_SetFlashLatency+0xf4>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f023 0207 	bic.w	r2, r3, #7
 8002790:	4911      	ldr	r1, [pc, #68]	@ (80027d8 <RCC_SetFlashLatency+0xf4>)
 8002792:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002794:	4313      	orrs	r3, r2
 8002796:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002798:	f7fe fb8a 	bl	8000eb0 <HAL_GetTick>
 800279c:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800279e:	e008      	b.n	80027b2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80027a0:	f7fe fb86 	bl	8000eb0 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e007      	b.n	80027c2 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80027b2:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <RCC_SetFlashLatency+0xf4>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027bc:	429a      	cmp	r2, r3
 80027be:	d1ef      	bne.n	80027a0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	374c      	adds	r7, #76	@ 0x4c
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd90      	pop	{r4, r7, pc}
 80027ca:	bf00      	nop
 80027cc:	08004954 	.word	0x08004954
 80027d0:	08004964 	.word	0x08004964
 80027d4:	08004970 	.word	0x08004970
 80027d8:	58004000 	.word	0x58004000

080027dc <LL_RCC_LSE_IsEnabled>:
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80027e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d101      	bne.n	80027f4 <LL_RCC_LSE_IsEnabled+0x18>
 80027f0:	2301      	movs	r3, #1
 80027f2:	e000      	b.n	80027f6 <LL_RCC_LSE_IsEnabled+0x1a>
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <LL_RCC_LSE_IsReady>:
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b02      	cmp	r3, #2
 8002812:	d101      	bne.n	8002818 <LL_RCC_LSE_IsReady+0x18>
 8002814:	2301      	movs	r3, #1
 8002816:	e000      	b.n	800281a <LL_RCC_LSE_IsReady+0x1a>
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <LL_RCC_SetRFWKPClockSource>:
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800282c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002830:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002834:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002838:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4313      	orrs	r3, r2
 8002840:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_RCC_SetSMPSClockSource>:
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800285c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285e:	f023 0203 	bic.w	r2, r3, #3
 8002862:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4313      	orrs	r3, r2
 800286a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_RCC_SetSMPSPrescaler>:
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800288a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4313      	orrs	r3, r2
 8002892:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_RCC_SetUSARTClockSource>:
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80028a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b0:	f023 0203 	bic.w	r2, r3, #3
 80028b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <LL_RCC_SetLPUARTClockSource>:
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80028d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80028e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_RCC_SetI2CClockSource>:
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002900:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002904:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	091b      	lsrs	r3, r3, #4
 800290c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8002910:	43db      	mvns	r3, r3
 8002912:	401a      	ands	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800291c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002920:	4313      	orrs	r3, r2
 8002922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <LL_RCC_SetLPTIMClockSource>:
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800293a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800293e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	0c1b      	lsrs	r3, r3, #16
 8002946:	041b      	lsls	r3, r3, #16
 8002948:	43db      	mvns	r3, r3
 800294a:	401a      	ands	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	041b      	lsls	r3, r3, #16
 8002950:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002954:	4313      	orrs	r3, r2
 8002956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800295a:	bf00      	nop
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <LL_RCC_SetSAIClockSource>:
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800296e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002976:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800297a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4313      	orrs	r3, r2
 8002982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <LL_RCC_SetRNGClockSource>:
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800299a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800299e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029a2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80029a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <LL_RCC_SetCLK48ClockSource>:
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80029c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80029d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80029de:	bf00      	nop
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <LL_RCC_SetUSBClockSource>:
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff ffe3 	bl	80029be <LL_RCC_SetCLK48ClockSource>
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <LL_RCC_SetADCClockSource>:
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002a08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a10:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002a14:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <LL_RCC_SetRTCClockSource>:
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002a34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <LL_RCC_GetRTCClockSource>:
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <LL_RCC_ForceBackupDomainReset>:
{
 8002a72:	b480      	push	{r7}
 8002a74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002a76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002a8a:	bf00      	nop
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002a98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002aa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <LL_RCC_PLLSAI1_Enable>:
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002aba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ac4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ac8:	6013      	str	r3, [r2, #0]
}
 8002aca:	bf00      	nop
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <LL_RCC_PLLSAI1_Disable>:
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ae2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ae6:	6013      	str	r3, [r2, #0]
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <LL_RCC_PLLSAI1_IsReady>:
{
 8002af2:	b480      	push	{r7}
 8002af4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002af6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b04:	d101      	bne.n	8002b0a <LL_RCC_PLLSAI1_IsReady+0x18>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e000      	b.n	8002b0c <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr

08002b16 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b088      	sub	sp, #32
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002b1e:	2300      	movs	r3, #0
 8002b20:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002b22:	2300      	movs	r3, #0
 8002b24:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d034      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b36:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b3a:	d021      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002b3c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b40:	d81b      	bhi.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b42:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b46:	d01d      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002b48:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b4c:	d815      	bhi.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00b      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002b52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b56:	d110      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002b58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b66:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8002b68:	e00d      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 f947 	bl	8002e02 <RCCEx_PLLSAI1_ConfigNP>
 8002b74:	4603      	mov	r3, r0
 8002b76:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002b78:	e005      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	77fb      	strb	r3, [r7, #31]
        break;
 8002b7e:	e002      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002b80:	bf00      	nop
 8002b82:	e000      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002b84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b86:	7ffb      	ldrb	r3, [r7, #31]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d105      	bne.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff fee8 	bl	8002966 <LL_RCC_SetSAIClockSource>
 8002b96:	e001      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b98:	7ffb      	ldrb	r3, [r7, #31]
 8002b9a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d046      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002ba8:	f7ff ff56 	bl	8002a58 <LL_RCC_GetRTCClockSource>
 8002bac:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d03c      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002bb8:	f7fe fc68 	bl	800148c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d105      	bne.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff ff30 	bl	8002a2c <LL_RCC_SetRTCClockSource>
 8002bcc:	e02e      	b.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002bce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8002bd8:	f7ff ff4b 	bl	8002a72 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8002bdc:	f7ff ff5a 	bl	8002a94 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	4313      	orrs	r3, r2
 8002bec:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8002bee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8002bf8:	f7ff fdf0 	bl	80027dc <LL_RCC_LSE_IsEnabled>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d114      	bne.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c02:	f7fe f955 	bl	8000eb0 <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8002c08:	e00b      	b.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c0a:	f7fe f951 	bl	8000eb0 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d902      	bls.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	77fb      	strb	r3, [r7, #31]
              break;
 8002c20:	e004      	b.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8002c22:	f7ff fded 	bl	8002800 <LL_RCC_LSE_IsReady>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d1ee      	bne.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8002c2c:	7ffb      	ldrb	r3, [r7, #31]
 8002c2e:	77bb      	strb	r3, [r7, #30]
 8002c30:	e001      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c32:	7ffb      	ldrb	r3, [r7, #31]
 8002c34:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d004      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff fe2a 	bl	80028a0 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d004      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	69db      	ldr	r3, [r3, #28]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff fe35 	bl	80028cc <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0310 	and.w	r3, r3, #16
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d004      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fe5d 	bl	8002932 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0320 	and.w	r3, r3, #32
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d004      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff fe52 	bl	8002932 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0304 	and.w	r3, r3, #4
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d004      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff fe2a 	bl	80028f8 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d004      	beq.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff fe1f 	bl	80028f8 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d022      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fe8d 	bl	80029ea <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cd8:	d107      	bne.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8002cda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ce4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ce8:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cf2:	d10b      	bne.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3304      	adds	r3, #4
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 f8dd 	bl	8002eb8 <RCCEx_PLLSAI1_ConfigNQ>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002d02:	7ffb      	ldrb	r3, [r7, #31]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8002d08:	7ffb      	ldrb	r3, [r7, #31]
 8002d0a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d02b      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d20:	d008      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d2a:	d003      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d105      	bne.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff fe2a 	bl	8002992 <LL_RCC_SetRNGClockSource>
 8002d3e:	e00a      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	2000      	movs	r0, #0
 8002d4c:	f7ff fe21 	bl	8002992 <LL_RCC_SetRNGClockSource>
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f7ff fe34 	bl	80029be <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d5a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002d5e:	d107      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002d60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d022      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff fe3d 	bl	8002a00 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d8e:	d107      	bne.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d9e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002da8:	d10b      	bne.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3304      	adds	r3, #4
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 f8dd 	bl	8002f6e <RCCEx_PLLSAI1_ConfigNR>
 8002db4:	4603      	mov	r3, r0
 8002db6:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002db8:	7ffb      	ldrb	r3, [r7, #31]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8002dbe:	7ffb      	ldrb	r3, [r7, #31]
 8002dc0:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d004      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fd26 	bl	8002824 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d009      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff fd45 	bl	8002878 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff fd2c 	bl	8002850 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8002df8:	7fbb      	ldrb	r3, [r7, #30]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3720      	adds	r7, #32
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b084      	sub	sp, #16
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002e0e:	f7ff fe61 	bl	8002ad4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002e12:	f7fe f84d 	bl	8000eb0 <HAL_GetTick>
 8002e16:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002e18:	e009      	b.n	8002e2e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e1a:	f7fe f849 	bl	8000eb0 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d902      	bls.n	8002e2e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e2c:	e004      	b.n	8002e38 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002e2e:	f7ff fe60 	bl	8002af2 <LL_RCC_PLLSAI1_IsReady>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1f0      	bne.n	8002e1a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d137      	bne.n	8002eae <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002e3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e42:	691b      	ldr	r3, [r3, #16]
 8002e44:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	021b      	lsls	r3, r3, #8
 8002e4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e52:	4313      	orrs	r3, r2
 8002e54:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8002e56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002e6c:	f7ff fe23 	bl	8002ab6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e70:	f7fe f81e 	bl	8000eb0 <HAL_GetTick>
 8002e74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002e76:	e009      	b.n	8002e8c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e78:	f7fe f81a 	bl	8000eb0 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d902      	bls.n	8002e8c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	73fb      	strb	r3, [r7, #15]
        break;
 8002e8a:	e004      	b.n	8002e96 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002e8c:	f7ff fe31 	bl	8002af2 <LL_RCC_PLLSAI1_IsReady>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d1f0      	bne.n	8002e78 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8002e96:	7bfb      	ldrb	r3, [r7, #15]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d108      	bne.n	8002eae <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea0:	691a      	ldr	r2, [r3, #16]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3710      	adds	r7, #16
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002ec4:	f7ff fe06 	bl	8002ad4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002ec8:	f7fd fff2 	bl	8000eb0 <HAL_GetTick>
 8002ecc:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002ece:	e009      	b.n	8002ee4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ed0:	f7fd ffee 	bl	8000eb0 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d902      	bls.n	8002ee4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee2:	e004      	b.n	8002eee <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002ee4:	f7ff fe05 	bl	8002af2 <LL_RCC_PLLSAI1_IsReady>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1f0      	bne.n	8002ed0 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d137      	bne.n	8002f64 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	021b      	lsls	r3, r3, #8
 8002f04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8002f0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002f22:	f7ff fdc8 	bl	8002ab6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f26:	f7fd ffc3 	bl	8000eb0 <HAL_GetTick>
 8002f2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002f2c:	e009      	b.n	8002f42 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f2e:	f7fd ffbf 	bl	8000eb0 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d902      	bls.n	8002f42 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	73fb      	strb	r3, [r7, #15]
        break;
 8002f40:	e004      	b.n	8002f4c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002f42:	f7ff fdd6 	bl	8002af2 <LL_RCC_PLLSAI1_IsReady>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d1f0      	bne.n	8002f2e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d108      	bne.n	8002f64 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f56:	691a      	ldr	r2, [r3, #16]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f60:	4313      	orrs	r3, r2
 8002f62:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b084      	sub	sp, #16
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002f7a:	f7ff fdab 	bl	8002ad4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f7e:	f7fd ff97 	bl	8000eb0 <HAL_GetTick>
 8002f82:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002f84:	e009      	b.n	8002f9a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f86:	f7fd ff93 	bl	8000eb0 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d902      	bls.n	8002f9a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	73fb      	strb	r3, [r7, #15]
      break;
 8002f98:	e004      	b.n	8002fa4 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002f9a:	f7ff fdaa 	bl	8002af2 <LL_RCC_PLLSAI1_IsReady>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1f0      	bne.n	8002f86 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8002fa4:	7bfb      	ldrb	r3, [r7, #15]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d137      	bne.n	800301a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002faa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	021b      	lsls	r3, r3, #8
 8002fba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8002fc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002fd8:	f7ff fd6d 	bl	8002ab6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fdc:	f7fd ff68 	bl	8000eb0 <HAL_GetTick>
 8002fe0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002fe2:	e009      	b.n	8002ff8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fe4:	f7fd ff64 	bl	8000eb0 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d902      	bls.n	8002ff8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	73fb      	strb	r3, [r7, #15]
        break;
 8002ff6:	e004      	b.n	8003002 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002ff8:	f7ff fd7b 	bl	8002af2 <LL_RCC_PLLSAI1_IsReady>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d1f0      	bne.n	8002fe4 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003002:	7bfb      	ldrb	r3, [r7, #15]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d108      	bne.n	800301a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800300c:	691a      	ldr	r2, [r3, #16]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003016:	4313      	orrs	r3, r2
 8003018:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800301a:	7bfb      	ldrb	r3, [r7, #15]
}
 800301c:	4618      	mov	r0, r3
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <LL_RCC_GetUSARTClockSource>:
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800302c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003030:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4013      	ands	r3, r2
}
 8003038:	4618      	mov	r0, r3
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_RCC_GetLPUARTClockSource>:
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800304c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003050:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4013      	ands	r3, r2
}
 8003058:	4618      	mov	r0, r3
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e042      	b.n	80030fc <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800307c:	2b00      	cmp	r3, #0
 800307e:	d106      	bne.n	800308e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f83b 	bl	8003104 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2224      	movs	r2, #36	@ 0x24
 8003092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0201 	bic.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d002      	beq.n	80030b4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 fae8 	bl	8003684 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f8bd 	bl	8003234 <UART_SetConfig>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d101      	bne.n	80030c4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e01b      	b.n	80030fc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	685a      	ldr	r2, [r3, #4]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 fb67 	bl	80037c8 <UART_CheckIdleState>
 80030fa:	4603      	mov	r3, r0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b08a      	sub	sp, #40	@ 0x28
 800311c:	af02      	add	r7, sp, #8
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	603b      	str	r3, [r7, #0]
 8003124:	4613      	mov	r3, r2
 8003126:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312e:	2b20      	cmp	r3, #32
 8003130:	d17b      	bne.n	800322a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <HAL_UART_Transmit+0x26>
 8003138:	88fb      	ldrh	r3, [r7, #6]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e074      	b.n	800322c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2221      	movs	r2, #33	@ 0x21
 800314e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003152:	f7fd fead 	bl	8000eb0 <HAL_GetTick>
 8003156:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	88fa      	ldrh	r2, [r7, #6]
 800315c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	88fa      	ldrh	r2, [r7, #6]
 8003164:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003170:	d108      	bne.n	8003184 <HAL_UART_Transmit+0x6c>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d104      	bne.n	8003184 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	61bb      	str	r3, [r7, #24]
 8003182:	e003      	b.n	800318c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003188:	2300      	movs	r3, #0
 800318a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800318c:	e030      	b.n	80031f0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2200      	movs	r2, #0
 8003196:	2180      	movs	r1, #128	@ 0x80
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fbbf 	bl	800391c <UART_WaitOnFlagUntilTimeout>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d005      	beq.n	80031b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e03d      	b.n	800322c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10b      	bne.n	80031ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	881b      	ldrh	r3, [r3, #0]
 80031ba:	461a      	mov	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031c4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	3302      	adds	r3, #2
 80031ca:	61bb      	str	r3, [r7, #24]
 80031cc:	e007      	b.n	80031de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	3301      	adds	r3, #1
 80031dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1c8      	bne.n	800318e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2200      	movs	r2, #0
 8003204:	2140      	movs	r1, #64	@ 0x40
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 fb88 	bl	800391c <UART_WaitOnFlagUntilTimeout>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d005      	beq.n	800321e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2220      	movs	r2, #32
 8003216:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e006      	b.n	800322c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2220      	movs	r2, #32
 8003222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003226:	2300      	movs	r3, #0
 8003228:	e000      	b.n	800322c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800322a:	2302      	movs	r3, #2
  }
}
 800322c:	4618      	mov	r0, r3
 800322e:	3720      	adds	r7, #32
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003238:	b08c      	sub	sp, #48	@ 0x30
 800323a:	af00      	add	r7, sp, #0
 800323c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	431a      	orrs	r2, r3
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	431a      	orrs	r2, r3
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	69db      	ldr	r3, [r3, #28]
 8003258:	4313      	orrs	r3, r2
 800325a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	4baf      	ldr	r3, [pc, #700]	@ (8003520 <UART_SetConfig+0x2ec>)
 8003264:	4013      	ands	r3, r2
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	6812      	ldr	r2, [r2, #0]
 800326a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800326c:	430b      	orrs	r3, r1
 800326e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4aa4      	ldr	r2, [pc, #656]	@ (8003524 <UART_SetConfig+0x2f0>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d004      	beq.n	80032a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800329c:	4313      	orrs	r3, r2
 800329e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80032aa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	6812      	ldr	r2, [r2, #0]
 80032b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032b4:	430b      	orrs	r3, r1
 80032b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	f023 010f 	bic.w	r1, r3, #15
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a95      	ldr	r2, [pc, #596]	@ (8003528 <UART_SetConfig+0x2f4>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d125      	bne.n	8003324 <UART_SetConfig+0xf0>
 80032d8:	2003      	movs	r0, #3
 80032da:	f7ff fea3 	bl	8003024 <LL_RCC_GetUSARTClockSource>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b03      	cmp	r3, #3
 80032e2:	d81b      	bhi.n	800331c <UART_SetConfig+0xe8>
 80032e4:	a201      	add	r2, pc, #4	@ (adr r2, 80032ec <UART_SetConfig+0xb8>)
 80032e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ea:	bf00      	nop
 80032ec:	080032fd 	.word	0x080032fd
 80032f0:	0800330d 	.word	0x0800330d
 80032f4:	08003305 	.word	0x08003305
 80032f8:	08003315 	.word	0x08003315
 80032fc:	2301      	movs	r3, #1
 80032fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003302:	e042      	b.n	800338a <UART_SetConfig+0x156>
 8003304:	2302      	movs	r3, #2
 8003306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800330a:	e03e      	b.n	800338a <UART_SetConfig+0x156>
 800330c:	2304      	movs	r3, #4
 800330e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003312:	e03a      	b.n	800338a <UART_SetConfig+0x156>
 8003314:	2308      	movs	r3, #8
 8003316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800331a:	e036      	b.n	800338a <UART_SetConfig+0x156>
 800331c:	2310      	movs	r3, #16
 800331e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003322:	e032      	b.n	800338a <UART_SetConfig+0x156>
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a7e      	ldr	r2, [pc, #504]	@ (8003524 <UART_SetConfig+0x2f0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d12a      	bne.n	8003384 <UART_SetConfig+0x150>
 800332e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8003332:	f7ff fe87 	bl	8003044 <LL_RCC_GetLPUARTClockSource>
 8003336:	4603      	mov	r3, r0
 8003338:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800333c:	d01a      	beq.n	8003374 <UART_SetConfig+0x140>
 800333e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003342:	d81b      	bhi.n	800337c <UART_SetConfig+0x148>
 8003344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003348:	d00c      	beq.n	8003364 <UART_SetConfig+0x130>
 800334a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800334e:	d815      	bhi.n	800337c <UART_SetConfig+0x148>
 8003350:	2b00      	cmp	r3, #0
 8003352:	d003      	beq.n	800335c <UART_SetConfig+0x128>
 8003354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003358:	d008      	beq.n	800336c <UART_SetConfig+0x138>
 800335a:	e00f      	b.n	800337c <UART_SetConfig+0x148>
 800335c:	2300      	movs	r3, #0
 800335e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003362:	e012      	b.n	800338a <UART_SetConfig+0x156>
 8003364:	2302      	movs	r3, #2
 8003366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800336a:	e00e      	b.n	800338a <UART_SetConfig+0x156>
 800336c:	2304      	movs	r3, #4
 800336e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003372:	e00a      	b.n	800338a <UART_SetConfig+0x156>
 8003374:	2308      	movs	r3, #8
 8003376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800337a:	e006      	b.n	800338a <UART_SetConfig+0x156>
 800337c:	2310      	movs	r3, #16
 800337e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003382:	e002      	b.n	800338a <UART_SetConfig+0x156>
 8003384:	2310      	movs	r3, #16
 8003386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a65      	ldr	r2, [pc, #404]	@ (8003524 <UART_SetConfig+0x2f0>)
 8003390:	4293      	cmp	r3, r2
 8003392:	f040 8097 	bne.w	80034c4 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003396:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800339a:	2b08      	cmp	r3, #8
 800339c:	d823      	bhi.n	80033e6 <UART_SetConfig+0x1b2>
 800339e:	a201      	add	r2, pc, #4	@ (adr r2, 80033a4 <UART_SetConfig+0x170>)
 80033a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a4:	080033c9 	.word	0x080033c9
 80033a8:	080033e7 	.word	0x080033e7
 80033ac:	080033d1 	.word	0x080033d1
 80033b0:	080033e7 	.word	0x080033e7
 80033b4:	080033d7 	.word	0x080033d7
 80033b8:	080033e7 	.word	0x080033e7
 80033bc:	080033e7 	.word	0x080033e7
 80033c0:	080033e7 	.word	0x080033e7
 80033c4:	080033df 	.word	0x080033df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033c8:	f7ff f928 	bl	800261c <HAL_RCC_GetPCLK1Freq>
 80033cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80033ce:	e010      	b.n	80033f2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033d0:	4b56      	ldr	r3, [pc, #344]	@ (800352c <UART_SetConfig+0x2f8>)
 80033d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80033d4:	e00d      	b.n	80033f2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033d6:	f7ff f8a1 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80033da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80033dc:	e009      	b.n	80033f2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80033e4:	e005      	b.n	80033f2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80033f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 812b 	beq.w	8003650 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	4a4c      	ldr	r2, [pc, #304]	@ (8003530 <UART_SetConfig+0x2fc>)
 8003400:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003404:	461a      	mov	r2, r3
 8003406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003408:	fbb3 f3f2 	udiv	r3, r3, r2
 800340c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	4613      	mov	r3, r2
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	4413      	add	r3, r2
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	429a      	cmp	r2, r3
 800341c:	d305      	bcc.n	800342a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	429a      	cmp	r2, r3
 8003428:	d903      	bls.n	8003432 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003430:	e10e      	b.n	8003650 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003434:	2200      	movs	r2, #0
 8003436:	60bb      	str	r3, [r7, #8]
 8003438:	60fa      	str	r2, [r7, #12]
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	4a3c      	ldr	r2, [pc, #240]	@ (8003530 <UART_SetConfig+0x2fc>)
 8003440:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003444:	b29b      	uxth	r3, r3
 8003446:	2200      	movs	r2, #0
 8003448:	603b      	str	r3, [r7, #0]
 800344a:	607a      	str	r2, [r7, #4]
 800344c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003450:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003454:	f7fc fee4 	bl	8000220 <__aeabi_uldivmod>
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	4610      	mov	r0, r2
 800345e:	4619      	mov	r1, r3
 8003460:	f04f 0200 	mov.w	r2, #0
 8003464:	f04f 0300 	mov.w	r3, #0
 8003468:	020b      	lsls	r3, r1, #8
 800346a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800346e:	0202      	lsls	r2, r0, #8
 8003470:	6979      	ldr	r1, [r7, #20]
 8003472:	6849      	ldr	r1, [r1, #4]
 8003474:	0849      	lsrs	r1, r1, #1
 8003476:	2000      	movs	r0, #0
 8003478:	460c      	mov	r4, r1
 800347a:	4605      	mov	r5, r0
 800347c:	eb12 0804 	adds.w	r8, r2, r4
 8003480:	eb43 0905 	adc.w	r9, r3, r5
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	469a      	mov	sl, r3
 800348c:	4693      	mov	fp, r2
 800348e:	4652      	mov	r2, sl
 8003490:	465b      	mov	r3, fp
 8003492:	4640      	mov	r0, r8
 8003494:	4649      	mov	r1, r9
 8003496:	f7fc fec3 	bl	8000220 <__aeabi_uldivmod>
 800349a:	4602      	mov	r2, r0
 800349c:	460b      	mov	r3, r1
 800349e:	4613      	mov	r3, r2
 80034a0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034a2:	6a3b      	ldr	r3, [r7, #32]
 80034a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034a8:	d308      	bcc.n	80034bc <UART_SetConfig+0x288>
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034b0:	d204      	bcs.n	80034bc <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6a3a      	ldr	r2, [r7, #32]
 80034b8:	60da      	str	r2, [r3, #12]
 80034ba:	e0c9      	b.n	8003650 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80034c2:	e0c5      	b.n	8003650 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034cc:	d16d      	bne.n	80035aa <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80034ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80034d2:	3b01      	subs	r3, #1
 80034d4:	2b07      	cmp	r3, #7
 80034d6:	d82d      	bhi.n	8003534 <UART_SetConfig+0x300>
 80034d8:	a201      	add	r2, pc, #4	@ (adr r2, 80034e0 <UART_SetConfig+0x2ac>)
 80034da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034de:	bf00      	nop
 80034e0:	08003501 	.word	0x08003501
 80034e4:	08003509 	.word	0x08003509
 80034e8:	08003535 	.word	0x08003535
 80034ec:	0800350f 	.word	0x0800350f
 80034f0:	08003535 	.word	0x08003535
 80034f4:	08003535 	.word	0x08003535
 80034f8:	08003535 	.word	0x08003535
 80034fc:	08003517 	.word	0x08003517
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003500:	f7ff f8a2 	bl	8002648 <HAL_RCC_GetPCLK2Freq>
 8003504:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003506:	e01b      	b.n	8003540 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003508:	4b08      	ldr	r3, [pc, #32]	@ (800352c <UART_SetConfig+0x2f8>)
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800350c:	e018      	b.n	8003540 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800350e:	f7ff f805 	bl	800251c <HAL_RCC_GetSysClockFreq>
 8003512:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003514:	e014      	b.n	8003540 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800351c:	e010      	b.n	8003540 <UART_SetConfig+0x30c>
 800351e:	bf00      	nop
 8003520:	cfff69f3 	.word	0xcfff69f3
 8003524:	40008000 	.word	0x40008000
 8003528:	40013800 	.word	0x40013800
 800352c:	00f42400 	.word	0x00f42400
 8003530:	08004a34 	.word	0x08004a34
      default:
        pclk = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800353e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 8084 	beq.w	8003650 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	4a4b      	ldr	r2, [pc, #300]	@ (800367c <UART_SetConfig+0x448>)
 800354e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003552:	461a      	mov	r2, r3
 8003554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003556:	fbb3 f3f2 	udiv	r3, r3, r2
 800355a:	005a      	lsls	r2, r3, #1
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	085b      	lsrs	r3, r3, #1
 8003562:	441a      	add	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	fbb2 f3f3 	udiv	r3, r2, r3
 800356c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	2b0f      	cmp	r3, #15
 8003572:	d916      	bls.n	80035a2 <UART_SetConfig+0x36e>
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800357a:	d212      	bcs.n	80035a2 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800357c:	6a3b      	ldr	r3, [r7, #32]
 800357e:	b29b      	uxth	r3, r3
 8003580:	f023 030f 	bic.w	r3, r3, #15
 8003584:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	085b      	lsrs	r3, r3, #1
 800358a:	b29b      	uxth	r3, r3
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	b29a      	uxth	r2, r3
 8003592:	8bfb      	ldrh	r3, [r7, #30]
 8003594:	4313      	orrs	r3, r2
 8003596:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	8bfa      	ldrh	r2, [r7, #30]
 800359e:	60da      	str	r2, [r3, #12]
 80035a0:	e056      	b.n	8003650 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80035a8:	e052      	b.n	8003650 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80035ae:	3b01      	subs	r3, #1
 80035b0:	2b07      	cmp	r3, #7
 80035b2:	d822      	bhi.n	80035fa <UART_SetConfig+0x3c6>
 80035b4:	a201      	add	r2, pc, #4	@ (adr r2, 80035bc <UART_SetConfig+0x388>)
 80035b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ba:	bf00      	nop
 80035bc:	080035dd 	.word	0x080035dd
 80035c0:	080035e5 	.word	0x080035e5
 80035c4:	080035fb 	.word	0x080035fb
 80035c8:	080035eb 	.word	0x080035eb
 80035cc:	080035fb 	.word	0x080035fb
 80035d0:	080035fb 	.word	0x080035fb
 80035d4:	080035fb 	.word	0x080035fb
 80035d8:	080035f3 	.word	0x080035f3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035dc:	f7ff f834 	bl	8002648 <HAL_RCC_GetPCLK2Freq>
 80035e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80035e2:	e010      	b.n	8003606 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035e4:	4b26      	ldr	r3, [pc, #152]	@ (8003680 <UART_SetConfig+0x44c>)
 80035e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80035e8:	e00d      	b.n	8003606 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035ea:	f7fe ff97 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80035ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80035f0:	e009      	b.n	8003606 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80035f8:	e005      	b.n	8003606 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80035fa:	2300      	movs	r3, #0
 80035fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003604:	bf00      	nop
    }

    if (pclk != 0U)
 8003606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003608:	2b00      	cmp	r3, #0
 800360a:	d021      	beq.n	8003650 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	4a1a      	ldr	r2, [pc, #104]	@ (800367c <UART_SetConfig+0x448>)
 8003612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003616:	461a      	mov	r2, r3
 8003618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361a:	fbb3 f2f2 	udiv	r2, r3, r2
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	085b      	lsrs	r3, r3, #1
 8003624:	441a      	add	r2, r3
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	fbb2 f3f3 	udiv	r3, r2, r3
 800362e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	2b0f      	cmp	r3, #15
 8003634:	d909      	bls.n	800364a <UART_SetConfig+0x416>
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800363c:	d205      	bcs.n	800364a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800363e:	6a3b      	ldr	r3, [r7, #32]
 8003640:	b29a      	uxth	r2, r3
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60da      	str	r2, [r3, #12]
 8003648:	e002      	b.n	8003650 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2201      	movs	r2, #1
 8003654:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2201      	movs	r2, #1
 800365c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	2200      	movs	r2, #0
 8003664:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	2200      	movs	r2, #0
 800366a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800366c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003670:	4618      	mov	r0, r3
 8003672:	3730      	adds	r7, #48	@ 0x30
 8003674:	46bd      	mov	sp, r7
 8003676:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800367a:	bf00      	nop
 800367c:	08004a34 	.word	0x08004a34
 8003680:	00f42400 	.word	0x00f42400

08003684 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00a      	beq.n	80036ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f6:	f003 0304 	and.w	r3, r3, #4
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003718:	f003 0310 	and.w	r3, r3, #16
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00a      	beq.n	8003736 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	f003 0320 	and.w	r3, r3, #32
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800375c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	d01a      	beq.n	800379a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800377e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003782:	d10a      	bne.n	800379a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800379e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00a      	beq.n	80037bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	605a      	str	r2, [r3, #4]
  }
}
 80037bc:	bf00      	nop
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b098      	sub	sp, #96	@ 0x60
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037d8:	f7fd fb6a 	bl	8000eb0 <HAL_GetTick>
 80037dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b08      	cmp	r3, #8
 80037ea:	d12f      	bne.n	800384c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f4:	2200      	movs	r2, #0
 80037f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f88e 	bl	800391c <UART_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d022      	beq.n	800384c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800380e:	e853 3f00 	ldrex	r3, [r3]
 8003812:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800381a:	653b      	str	r3, [r7, #80]	@ 0x50
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	461a      	mov	r2, r3
 8003822:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003824:	647b      	str	r3, [r7, #68]	@ 0x44
 8003826:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003828:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800382a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800382c:	e841 2300 	strex	r3, r2, [r1]
 8003830:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1e6      	bne.n	8003806 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2220      	movs	r2, #32
 800383c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e063      	b.n	8003914 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b04      	cmp	r3, #4
 8003858:	d149      	bne.n	80038ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800385a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003862:	2200      	movs	r2, #0
 8003864:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f857 	bl	800391c <UART_WaitOnFlagUntilTimeout>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d03c      	beq.n	80038ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387c:	e853 3f00 	ldrex	r3, [r3]
 8003880:	623b      	str	r3, [r7, #32]
   return(result);
 8003882:	6a3b      	ldr	r3, [r7, #32]
 8003884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003892:	633b      	str	r3, [r7, #48]	@ 0x30
 8003894:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800389a:	e841 2300 	strex	r3, r2, [r1]
 800389e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1e6      	bne.n	8003874 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	3308      	adds	r3, #8
 80038ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	e853 3f00 	ldrex	r3, [r3]
 80038b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f023 0301 	bic.w	r3, r3, #1
 80038bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	3308      	adds	r3, #8
 80038c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038c6:	61fa      	str	r2, [r7, #28]
 80038c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ca:	69b9      	ldr	r1, [r7, #24]
 80038cc:	69fa      	ldr	r2, [r7, #28]
 80038ce:	e841 2300 	strex	r3, r2, [r1]
 80038d2:	617b      	str	r3, [r7, #20]
   return(result);
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1e5      	bne.n	80038a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2220      	movs	r2, #32
 80038de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e012      	b.n	8003914 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2220      	movs	r2, #32
 80038f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2220      	movs	r2, #32
 80038fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3758      	adds	r7, #88	@ 0x58
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	603b      	str	r3, [r7, #0]
 8003928:	4613      	mov	r3, r2
 800392a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800392c:	e04f      	b.n	80039ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003934:	d04b      	beq.n	80039ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003936:	f7fd fabb 	bl	8000eb0 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	429a      	cmp	r2, r3
 8003944:	d302      	bcc.n	800394c <UART_WaitOnFlagUntilTimeout+0x30>
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e04e      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b00      	cmp	r3, #0
 800395c:	d037      	beq.n	80039ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b80      	cmp	r3, #128	@ 0x80
 8003962:	d034      	beq.n	80039ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b40      	cmp	r3, #64	@ 0x40
 8003968:	d031      	beq.n	80039ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	f003 0308 	and.w	r3, r3, #8
 8003974:	2b08      	cmp	r3, #8
 8003976:	d110      	bne.n	800399a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2208      	movs	r2, #8
 800397e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 f838 	bl	80039f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2208      	movs	r2, #8
 800398a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e029      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039a8:	d111      	bne.n	80039ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 f81e 	bl	80039f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2220      	movs	r2, #32
 80039be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e00f      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	69da      	ldr	r2, [r3, #28]
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	4013      	ands	r3, r2
 80039d8:	68ba      	ldr	r2, [r7, #8]
 80039da:	429a      	cmp	r2, r3
 80039dc:	bf0c      	ite	eq
 80039de:	2301      	moveq	r3, #1
 80039e0:	2300      	movne	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	461a      	mov	r2, r3
 80039e6:	79fb      	ldrb	r3, [r7, #7]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d0a0      	beq.n	800392e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b095      	sub	sp, #84	@ 0x54
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a06:	e853 3f00 	ldrex	r3, [r3]
 8003a0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a24:	e841 2300 	strex	r3, r2, [r1]
 8003a28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d1e6      	bne.n	80039fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	3308      	adds	r3, #8
 8003a36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a38:	6a3b      	ldr	r3, [r7, #32]
 8003a3a:	e853 3f00 	ldrex	r3, [r3]
 8003a3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a46:	f023 0301 	bic.w	r3, r3, #1
 8003a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3308      	adds	r3, #8
 8003a52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a5c:	e841 2300 	strex	r3, r2, [r1]
 8003a60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1e3      	bne.n	8003a30 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d118      	bne.n	8003aa2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	e853 3f00 	ldrex	r3, [r3]
 8003a7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	f023 0310 	bic.w	r3, r3, #16
 8003a84:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a8e:	61bb      	str	r3, [r7, #24]
 8003a90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a92:	6979      	ldr	r1, [r7, #20]
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	e841 2300 	strex	r3, r2, [r1]
 8003a9a:	613b      	str	r3, [r7, #16]
   return(result);
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1e6      	bne.n	8003a70 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2220      	movs	r2, #32
 8003aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003ab6:	bf00      	nop
 8003ab8:	3754      	adds	r7, #84	@ 0x54
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
	...

08003ac4 <std>:
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	b510      	push	{r4, lr}
 8003ac8:	4604      	mov	r4, r0
 8003aca:	e9c0 3300 	strd	r3, r3, [r0]
 8003ace:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ad2:	6083      	str	r3, [r0, #8]
 8003ad4:	8181      	strh	r1, [r0, #12]
 8003ad6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ad8:	81c2      	strh	r2, [r0, #14]
 8003ada:	6183      	str	r3, [r0, #24]
 8003adc:	4619      	mov	r1, r3
 8003ade:	2208      	movs	r2, #8
 8003ae0:	305c      	adds	r0, #92	@ 0x5c
 8003ae2:	f000 f906 	bl	8003cf2 <memset>
 8003ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8003b1c <std+0x58>)
 8003ae8:	6263      	str	r3, [r4, #36]	@ 0x24
 8003aea:	4b0d      	ldr	r3, [pc, #52]	@ (8003b20 <std+0x5c>)
 8003aec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003aee:	4b0d      	ldr	r3, [pc, #52]	@ (8003b24 <std+0x60>)
 8003af0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003af2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b28 <std+0x64>)
 8003af4:	6323      	str	r3, [r4, #48]	@ 0x30
 8003af6:	4b0d      	ldr	r3, [pc, #52]	@ (8003b2c <std+0x68>)
 8003af8:	6224      	str	r4, [r4, #32]
 8003afa:	429c      	cmp	r4, r3
 8003afc:	d006      	beq.n	8003b0c <std+0x48>
 8003afe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003b02:	4294      	cmp	r4, r2
 8003b04:	d002      	beq.n	8003b0c <std+0x48>
 8003b06:	33d0      	adds	r3, #208	@ 0xd0
 8003b08:	429c      	cmp	r4, r3
 8003b0a:	d105      	bne.n	8003b18 <std+0x54>
 8003b0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b14:	f000 b966 	b.w	8003de4 <__retarget_lock_init_recursive>
 8003b18:	bd10      	pop	{r4, pc}
 8003b1a:	bf00      	nop
 8003b1c:	08003c6d 	.word	0x08003c6d
 8003b20:	08003c8f 	.word	0x08003c8f
 8003b24:	08003cc7 	.word	0x08003cc7
 8003b28:	08003ceb 	.word	0x08003ceb
 8003b2c:	2000015c 	.word	0x2000015c

08003b30 <stdio_exit_handler>:
 8003b30:	4a02      	ldr	r2, [pc, #8]	@ (8003b3c <stdio_exit_handler+0xc>)
 8003b32:	4903      	ldr	r1, [pc, #12]	@ (8003b40 <stdio_exit_handler+0x10>)
 8003b34:	4803      	ldr	r0, [pc, #12]	@ (8003b44 <stdio_exit_handler+0x14>)
 8003b36:	f000 b869 	b.w	8003c0c <_fwalk_sglue>
 8003b3a:	bf00      	nop
 8003b3c:	20000034 	.word	0x20000034
 8003b40:	08004681 	.word	0x08004681
 8003b44:	20000044 	.word	0x20000044

08003b48 <cleanup_stdio>:
 8003b48:	6841      	ldr	r1, [r0, #4]
 8003b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b7c <cleanup_stdio+0x34>)
 8003b4c:	4299      	cmp	r1, r3
 8003b4e:	b510      	push	{r4, lr}
 8003b50:	4604      	mov	r4, r0
 8003b52:	d001      	beq.n	8003b58 <cleanup_stdio+0x10>
 8003b54:	f000 fd94 	bl	8004680 <_fflush_r>
 8003b58:	68a1      	ldr	r1, [r4, #8]
 8003b5a:	4b09      	ldr	r3, [pc, #36]	@ (8003b80 <cleanup_stdio+0x38>)
 8003b5c:	4299      	cmp	r1, r3
 8003b5e:	d002      	beq.n	8003b66 <cleanup_stdio+0x1e>
 8003b60:	4620      	mov	r0, r4
 8003b62:	f000 fd8d 	bl	8004680 <_fflush_r>
 8003b66:	68e1      	ldr	r1, [r4, #12]
 8003b68:	4b06      	ldr	r3, [pc, #24]	@ (8003b84 <cleanup_stdio+0x3c>)
 8003b6a:	4299      	cmp	r1, r3
 8003b6c:	d004      	beq.n	8003b78 <cleanup_stdio+0x30>
 8003b6e:	4620      	mov	r0, r4
 8003b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b74:	f000 bd84 	b.w	8004680 <_fflush_r>
 8003b78:	bd10      	pop	{r4, pc}
 8003b7a:	bf00      	nop
 8003b7c:	2000015c 	.word	0x2000015c
 8003b80:	200001c4 	.word	0x200001c4
 8003b84:	2000022c 	.word	0x2000022c

08003b88 <global_stdio_init.part.0>:
 8003b88:	b510      	push	{r4, lr}
 8003b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb8 <global_stdio_init.part.0+0x30>)
 8003b8c:	4c0b      	ldr	r4, [pc, #44]	@ (8003bbc <global_stdio_init.part.0+0x34>)
 8003b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8003bc0 <global_stdio_init.part.0+0x38>)
 8003b90:	601a      	str	r2, [r3, #0]
 8003b92:	4620      	mov	r0, r4
 8003b94:	2200      	movs	r2, #0
 8003b96:	2104      	movs	r1, #4
 8003b98:	f7ff ff94 	bl	8003ac4 <std>
 8003b9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	2109      	movs	r1, #9
 8003ba4:	f7ff ff8e 	bl	8003ac4 <std>
 8003ba8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003bac:	2202      	movs	r2, #2
 8003bae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bb2:	2112      	movs	r1, #18
 8003bb4:	f7ff bf86 	b.w	8003ac4 <std>
 8003bb8:	20000294 	.word	0x20000294
 8003bbc:	2000015c 	.word	0x2000015c
 8003bc0:	08003b31 	.word	0x08003b31

08003bc4 <__sfp_lock_acquire>:
 8003bc4:	4801      	ldr	r0, [pc, #4]	@ (8003bcc <__sfp_lock_acquire+0x8>)
 8003bc6:	f000 b90e 	b.w	8003de6 <__retarget_lock_acquire_recursive>
 8003bca:	bf00      	nop
 8003bcc:	2000029d 	.word	0x2000029d

08003bd0 <__sfp_lock_release>:
 8003bd0:	4801      	ldr	r0, [pc, #4]	@ (8003bd8 <__sfp_lock_release+0x8>)
 8003bd2:	f000 b909 	b.w	8003de8 <__retarget_lock_release_recursive>
 8003bd6:	bf00      	nop
 8003bd8:	2000029d 	.word	0x2000029d

08003bdc <__sinit>:
 8003bdc:	b510      	push	{r4, lr}
 8003bde:	4604      	mov	r4, r0
 8003be0:	f7ff fff0 	bl	8003bc4 <__sfp_lock_acquire>
 8003be4:	6a23      	ldr	r3, [r4, #32]
 8003be6:	b11b      	cbz	r3, 8003bf0 <__sinit+0x14>
 8003be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bec:	f7ff bff0 	b.w	8003bd0 <__sfp_lock_release>
 8003bf0:	4b04      	ldr	r3, [pc, #16]	@ (8003c04 <__sinit+0x28>)
 8003bf2:	6223      	str	r3, [r4, #32]
 8003bf4:	4b04      	ldr	r3, [pc, #16]	@ (8003c08 <__sinit+0x2c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1f5      	bne.n	8003be8 <__sinit+0xc>
 8003bfc:	f7ff ffc4 	bl	8003b88 <global_stdio_init.part.0>
 8003c00:	e7f2      	b.n	8003be8 <__sinit+0xc>
 8003c02:	bf00      	nop
 8003c04:	08003b49 	.word	0x08003b49
 8003c08:	20000294 	.word	0x20000294

08003c0c <_fwalk_sglue>:
 8003c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c10:	4607      	mov	r7, r0
 8003c12:	4688      	mov	r8, r1
 8003c14:	4614      	mov	r4, r2
 8003c16:	2600      	movs	r6, #0
 8003c18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c1c:	f1b9 0901 	subs.w	r9, r9, #1
 8003c20:	d505      	bpl.n	8003c2e <_fwalk_sglue+0x22>
 8003c22:	6824      	ldr	r4, [r4, #0]
 8003c24:	2c00      	cmp	r4, #0
 8003c26:	d1f7      	bne.n	8003c18 <_fwalk_sglue+0xc>
 8003c28:	4630      	mov	r0, r6
 8003c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c2e:	89ab      	ldrh	r3, [r5, #12]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d907      	bls.n	8003c44 <_fwalk_sglue+0x38>
 8003c34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	d003      	beq.n	8003c44 <_fwalk_sglue+0x38>
 8003c3c:	4629      	mov	r1, r5
 8003c3e:	4638      	mov	r0, r7
 8003c40:	47c0      	blx	r8
 8003c42:	4306      	orrs	r6, r0
 8003c44:	3568      	adds	r5, #104	@ 0x68
 8003c46:	e7e9      	b.n	8003c1c <_fwalk_sglue+0x10>

08003c48 <iprintf>:
 8003c48:	b40f      	push	{r0, r1, r2, r3}
 8003c4a:	b507      	push	{r0, r1, r2, lr}
 8003c4c:	4906      	ldr	r1, [pc, #24]	@ (8003c68 <iprintf+0x20>)
 8003c4e:	ab04      	add	r3, sp, #16
 8003c50:	6808      	ldr	r0, [r1, #0]
 8003c52:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c56:	6881      	ldr	r1, [r0, #8]
 8003c58:	9301      	str	r3, [sp, #4]
 8003c5a:	f000 f9e9 	bl	8004030 <_vfiprintf_r>
 8003c5e:	b003      	add	sp, #12
 8003c60:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c64:	b004      	add	sp, #16
 8003c66:	4770      	bx	lr
 8003c68:	20000040 	.word	0x20000040

08003c6c <__sread>:
 8003c6c:	b510      	push	{r4, lr}
 8003c6e:	460c      	mov	r4, r1
 8003c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c74:	f000 f868 	bl	8003d48 <_read_r>
 8003c78:	2800      	cmp	r0, #0
 8003c7a:	bfab      	itete	ge
 8003c7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c7e:	89a3      	ldrhlt	r3, [r4, #12]
 8003c80:	181b      	addge	r3, r3, r0
 8003c82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c86:	bfac      	ite	ge
 8003c88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c8a:	81a3      	strhlt	r3, [r4, #12]
 8003c8c:	bd10      	pop	{r4, pc}

08003c8e <__swrite>:
 8003c8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c92:	461f      	mov	r7, r3
 8003c94:	898b      	ldrh	r3, [r1, #12]
 8003c96:	05db      	lsls	r3, r3, #23
 8003c98:	4605      	mov	r5, r0
 8003c9a:	460c      	mov	r4, r1
 8003c9c:	4616      	mov	r6, r2
 8003c9e:	d505      	bpl.n	8003cac <__swrite+0x1e>
 8003ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f000 f83c 	bl	8003d24 <_lseek_r>
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cb6:	81a3      	strh	r3, [r4, #12]
 8003cb8:	4632      	mov	r2, r6
 8003cba:	463b      	mov	r3, r7
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cc2:	f000 b853 	b.w	8003d6c <_write_r>

08003cc6 <__sseek>:
 8003cc6:	b510      	push	{r4, lr}
 8003cc8:	460c      	mov	r4, r1
 8003cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cce:	f000 f829 	bl	8003d24 <_lseek_r>
 8003cd2:	1c43      	adds	r3, r0, #1
 8003cd4:	89a3      	ldrh	r3, [r4, #12]
 8003cd6:	bf15      	itete	ne
 8003cd8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003cda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003cde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003ce2:	81a3      	strheq	r3, [r4, #12]
 8003ce4:	bf18      	it	ne
 8003ce6:	81a3      	strhne	r3, [r4, #12]
 8003ce8:	bd10      	pop	{r4, pc}

08003cea <__sclose>:
 8003cea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cee:	f000 b809 	b.w	8003d04 <_close_r>

08003cf2 <memset>:
 8003cf2:	4402      	add	r2, r0
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d100      	bne.n	8003cfc <memset+0xa>
 8003cfa:	4770      	bx	lr
 8003cfc:	f803 1b01 	strb.w	r1, [r3], #1
 8003d00:	e7f9      	b.n	8003cf6 <memset+0x4>
	...

08003d04 <_close_r>:
 8003d04:	b538      	push	{r3, r4, r5, lr}
 8003d06:	4d06      	ldr	r5, [pc, #24]	@ (8003d20 <_close_r+0x1c>)
 8003d08:	2300      	movs	r3, #0
 8003d0a:	4604      	mov	r4, r0
 8003d0c:	4608      	mov	r0, r1
 8003d0e:	602b      	str	r3, [r5, #0]
 8003d10:	f7fc fdac 	bl	800086c <_close>
 8003d14:	1c43      	adds	r3, r0, #1
 8003d16:	d102      	bne.n	8003d1e <_close_r+0x1a>
 8003d18:	682b      	ldr	r3, [r5, #0]
 8003d1a:	b103      	cbz	r3, 8003d1e <_close_r+0x1a>
 8003d1c:	6023      	str	r3, [r4, #0]
 8003d1e:	bd38      	pop	{r3, r4, r5, pc}
 8003d20:	20000298 	.word	0x20000298

08003d24 <_lseek_r>:
 8003d24:	b538      	push	{r3, r4, r5, lr}
 8003d26:	4d07      	ldr	r5, [pc, #28]	@ (8003d44 <_lseek_r+0x20>)
 8003d28:	4604      	mov	r4, r0
 8003d2a:	4608      	mov	r0, r1
 8003d2c:	4611      	mov	r1, r2
 8003d2e:	2200      	movs	r2, #0
 8003d30:	602a      	str	r2, [r5, #0]
 8003d32:	461a      	mov	r2, r3
 8003d34:	f7fc fdc1 	bl	80008ba <_lseek>
 8003d38:	1c43      	adds	r3, r0, #1
 8003d3a:	d102      	bne.n	8003d42 <_lseek_r+0x1e>
 8003d3c:	682b      	ldr	r3, [r5, #0]
 8003d3e:	b103      	cbz	r3, 8003d42 <_lseek_r+0x1e>
 8003d40:	6023      	str	r3, [r4, #0]
 8003d42:	bd38      	pop	{r3, r4, r5, pc}
 8003d44:	20000298 	.word	0x20000298

08003d48 <_read_r>:
 8003d48:	b538      	push	{r3, r4, r5, lr}
 8003d4a:	4d07      	ldr	r5, [pc, #28]	@ (8003d68 <_read_r+0x20>)
 8003d4c:	4604      	mov	r4, r0
 8003d4e:	4608      	mov	r0, r1
 8003d50:	4611      	mov	r1, r2
 8003d52:	2200      	movs	r2, #0
 8003d54:	602a      	str	r2, [r5, #0]
 8003d56:	461a      	mov	r2, r3
 8003d58:	f7fc fd4f 	bl	80007fa <_read>
 8003d5c:	1c43      	adds	r3, r0, #1
 8003d5e:	d102      	bne.n	8003d66 <_read_r+0x1e>
 8003d60:	682b      	ldr	r3, [r5, #0]
 8003d62:	b103      	cbz	r3, 8003d66 <_read_r+0x1e>
 8003d64:	6023      	str	r3, [r4, #0]
 8003d66:	bd38      	pop	{r3, r4, r5, pc}
 8003d68:	20000298 	.word	0x20000298

08003d6c <_write_r>:
 8003d6c:	b538      	push	{r3, r4, r5, lr}
 8003d6e:	4d07      	ldr	r5, [pc, #28]	@ (8003d8c <_write_r+0x20>)
 8003d70:	4604      	mov	r4, r0
 8003d72:	4608      	mov	r0, r1
 8003d74:	4611      	mov	r1, r2
 8003d76:	2200      	movs	r2, #0
 8003d78:	602a      	str	r2, [r5, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	f7fc fd5a 	bl	8000834 <_write>
 8003d80:	1c43      	adds	r3, r0, #1
 8003d82:	d102      	bne.n	8003d8a <_write_r+0x1e>
 8003d84:	682b      	ldr	r3, [r5, #0]
 8003d86:	b103      	cbz	r3, 8003d8a <_write_r+0x1e>
 8003d88:	6023      	str	r3, [r4, #0]
 8003d8a:	bd38      	pop	{r3, r4, r5, pc}
 8003d8c:	20000298 	.word	0x20000298

08003d90 <__errno>:
 8003d90:	4b01      	ldr	r3, [pc, #4]	@ (8003d98 <__errno+0x8>)
 8003d92:	6818      	ldr	r0, [r3, #0]
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	20000040 	.word	0x20000040

08003d9c <__libc_init_array>:
 8003d9c:	b570      	push	{r4, r5, r6, lr}
 8003d9e:	4d0d      	ldr	r5, [pc, #52]	@ (8003dd4 <__libc_init_array+0x38>)
 8003da0:	4c0d      	ldr	r4, [pc, #52]	@ (8003dd8 <__libc_init_array+0x3c>)
 8003da2:	1b64      	subs	r4, r4, r5
 8003da4:	10a4      	asrs	r4, r4, #2
 8003da6:	2600      	movs	r6, #0
 8003da8:	42a6      	cmp	r6, r4
 8003daa:	d109      	bne.n	8003dc0 <__libc_init_array+0x24>
 8003dac:	4d0b      	ldr	r5, [pc, #44]	@ (8003ddc <__libc_init_array+0x40>)
 8003dae:	4c0c      	ldr	r4, [pc, #48]	@ (8003de0 <__libc_init_array+0x44>)
 8003db0:	f000 fdb6 	bl	8004920 <_init>
 8003db4:	1b64      	subs	r4, r4, r5
 8003db6:	10a4      	asrs	r4, r4, #2
 8003db8:	2600      	movs	r6, #0
 8003dba:	42a6      	cmp	r6, r4
 8003dbc:	d105      	bne.n	8003dca <__libc_init_array+0x2e>
 8003dbe:	bd70      	pop	{r4, r5, r6, pc}
 8003dc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dc4:	4798      	blx	r3
 8003dc6:	3601      	adds	r6, #1
 8003dc8:	e7ee      	b.n	8003da8 <__libc_init_array+0xc>
 8003dca:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dce:	4798      	blx	r3
 8003dd0:	3601      	adds	r6, #1
 8003dd2:	e7f2      	b.n	8003dba <__libc_init_array+0x1e>
 8003dd4:	08004a88 	.word	0x08004a88
 8003dd8:	08004a88 	.word	0x08004a88
 8003ddc:	08004a88 	.word	0x08004a88
 8003de0:	08004a8c 	.word	0x08004a8c

08003de4 <__retarget_lock_init_recursive>:
 8003de4:	4770      	bx	lr

08003de6 <__retarget_lock_acquire_recursive>:
 8003de6:	4770      	bx	lr

08003de8 <__retarget_lock_release_recursive>:
 8003de8:	4770      	bx	lr
	...

08003dec <_free_r>:
 8003dec:	b538      	push	{r3, r4, r5, lr}
 8003dee:	4605      	mov	r5, r0
 8003df0:	2900      	cmp	r1, #0
 8003df2:	d041      	beq.n	8003e78 <_free_r+0x8c>
 8003df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003df8:	1f0c      	subs	r4, r1, #4
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	bfb8      	it	lt
 8003dfe:	18e4      	addlt	r4, r4, r3
 8003e00:	f000 f8e0 	bl	8003fc4 <__malloc_lock>
 8003e04:	4a1d      	ldr	r2, [pc, #116]	@ (8003e7c <_free_r+0x90>)
 8003e06:	6813      	ldr	r3, [r2, #0]
 8003e08:	b933      	cbnz	r3, 8003e18 <_free_r+0x2c>
 8003e0a:	6063      	str	r3, [r4, #4]
 8003e0c:	6014      	str	r4, [r2, #0]
 8003e0e:	4628      	mov	r0, r5
 8003e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e14:	f000 b8dc 	b.w	8003fd0 <__malloc_unlock>
 8003e18:	42a3      	cmp	r3, r4
 8003e1a:	d908      	bls.n	8003e2e <_free_r+0x42>
 8003e1c:	6820      	ldr	r0, [r4, #0]
 8003e1e:	1821      	adds	r1, r4, r0
 8003e20:	428b      	cmp	r3, r1
 8003e22:	bf01      	itttt	eq
 8003e24:	6819      	ldreq	r1, [r3, #0]
 8003e26:	685b      	ldreq	r3, [r3, #4]
 8003e28:	1809      	addeq	r1, r1, r0
 8003e2a:	6021      	streq	r1, [r4, #0]
 8003e2c:	e7ed      	b.n	8003e0a <_free_r+0x1e>
 8003e2e:	461a      	mov	r2, r3
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	b10b      	cbz	r3, 8003e38 <_free_r+0x4c>
 8003e34:	42a3      	cmp	r3, r4
 8003e36:	d9fa      	bls.n	8003e2e <_free_r+0x42>
 8003e38:	6811      	ldr	r1, [r2, #0]
 8003e3a:	1850      	adds	r0, r2, r1
 8003e3c:	42a0      	cmp	r0, r4
 8003e3e:	d10b      	bne.n	8003e58 <_free_r+0x6c>
 8003e40:	6820      	ldr	r0, [r4, #0]
 8003e42:	4401      	add	r1, r0
 8003e44:	1850      	adds	r0, r2, r1
 8003e46:	4283      	cmp	r3, r0
 8003e48:	6011      	str	r1, [r2, #0]
 8003e4a:	d1e0      	bne.n	8003e0e <_free_r+0x22>
 8003e4c:	6818      	ldr	r0, [r3, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	6053      	str	r3, [r2, #4]
 8003e52:	4408      	add	r0, r1
 8003e54:	6010      	str	r0, [r2, #0]
 8003e56:	e7da      	b.n	8003e0e <_free_r+0x22>
 8003e58:	d902      	bls.n	8003e60 <_free_r+0x74>
 8003e5a:	230c      	movs	r3, #12
 8003e5c:	602b      	str	r3, [r5, #0]
 8003e5e:	e7d6      	b.n	8003e0e <_free_r+0x22>
 8003e60:	6820      	ldr	r0, [r4, #0]
 8003e62:	1821      	adds	r1, r4, r0
 8003e64:	428b      	cmp	r3, r1
 8003e66:	bf04      	itt	eq
 8003e68:	6819      	ldreq	r1, [r3, #0]
 8003e6a:	685b      	ldreq	r3, [r3, #4]
 8003e6c:	6063      	str	r3, [r4, #4]
 8003e6e:	bf04      	itt	eq
 8003e70:	1809      	addeq	r1, r1, r0
 8003e72:	6021      	streq	r1, [r4, #0]
 8003e74:	6054      	str	r4, [r2, #4]
 8003e76:	e7ca      	b.n	8003e0e <_free_r+0x22>
 8003e78:	bd38      	pop	{r3, r4, r5, pc}
 8003e7a:	bf00      	nop
 8003e7c:	200002a4 	.word	0x200002a4

08003e80 <sbrk_aligned>:
 8003e80:	b570      	push	{r4, r5, r6, lr}
 8003e82:	4e0f      	ldr	r6, [pc, #60]	@ (8003ec0 <sbrk_aligned+0x40>)
 8003e84:	460c      	mov	r4, r1
 8003e86:	6831      	ldr	r1, [r6, #0]
 8003e88:	4605      	mov	r5, r0
 8003e8a:	b911      	cbnz	r1, 8003e92 <sbrk_aligned+0x12>
 8003e8c:	f000 fcb4 	bl	80047f8 <_sbrk_r>
 8003e90:	6030      	str	r0, [r6, #0]
 8003e92:	4621      	mov	r1, r4
 8003e94:	4628      	mov	r0, r5
 8003e96:	f000 fcaf 	bl	80047f8 <_sbrk_r>
 8003e9a:	1c43      	adds	r3, r0, #1
 8003e9c:	d103      	bne.n	8003ea6 <sbrk_aligned+0x26>
 8003e9e:	f04f 34ff 	mov.w	r4, #4294967295
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	bd70      	pop	{r4, r5, r6, pc}
 8003ea6:	1cc4      	adds	r4, r0, #3
 8003ea8:	f024 0403 	bic.w	r4, r4, #3
 8003eac:	42a0      	cmp	r0, r4
 8003eae:	d0f8      	beq.n	8003ea2 <sbrk_aligned+0x22>
 8003eb0:	1a21      	subs	r1, r4, r0
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	f000 fca0 	bl	80047f8 <_sbrk_r>
 8003eb8:	3001      	adds	r0, #1
 8003eba:	d1f2      	bne.n	8003ea2 <sbrk_aligned+0x22>
 8003ebc:	e7ef      	b.n	8003e9e <sbrk_aligned+0x1e>
 8003ebe:	bf00      	nop
 8003ec0:	200002a0 	.word	0x200002a0

08003ec4 <_malloc_r>:
 8003ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ec8:	1ccd      	adds	r5, r1, #3
 8003eca:	f025 0503 	bic.w	r5, r5, #3
 8003ece:	3508      	adds	r5, #8
 8003ed0:	2d0c      	cmp	r5, #12
 8003ed2:	bf38      	it	cc
 8003ed4:	250c      	movcc	r5, #12
 8003ed6:	2d00      	cmp	r5, #0
 8003ed8:	4606      	mov	r6, r0
 8003eda:	db01      	blt.n	8003ee0 <_malloc_r+0x1c>
 8003edc:	42a9      	cmp	r1, r5
 8003ede:	d904      	bls.n	8003eea <_malloc_r+0x26>
 8003ee0:	230c      	movs	r3, #12
 8003ee2:	6033      	str	r3, [r6, #0]
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003eea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003fc0 <_malloc_r+0xfc>
 8003eee:	f000 f869 	bl	8003fc4 <__malloc_lock>
 8003ef2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ef6:	461c      	mov	r4, r3
 8003ef8:	bb44      	cbnz	r4, 8003f4c <_malloc_r+0x88>
 8003efa:	4629      	mov	r1, r5
 8003efc:	4630      	mov	r0, r6
 8003efe:	f7ff ffbf 	bl	8003e80 <sbrk_aligned>
 8003f02:	1c43      	adds	r3, r0, #1
 8003f04:	4604      	mov	r4, r0
 8003f06:	d158      	bne.n	8003fba <_malloc_r+0xf6>
 8003f08:	f8d8 4000 	ldr.w	r4, [r8]
 8003f0c:	4627      	mov	r7, r4
 8003f0e:	2f00      	cmp	r7, #0
 8003f10:	d143      	bne.n	8003f9a <_malloc_r+0xd6>
 8003f12:	2c00      	cmp	r4, #0
 8003f14:	d04b      	beq.n	8003fae <_malloc_r+0xea>
 8003f16:	6823      	ldr	r3, [r4, #0]
 8003f18:	4639      	mov	r1, r7
 8003f1a:	4630      	mov	r0, r6
 8003f1c:	eb04 0903 	add.w	r9, r4, r3
 8003f20:	f000 fc6a 	bl	80047f8 <_sbrk_r>
 8003f24:	4581      	cmp	r9, r0
 8003f26:	d142      	bne.n	8003fae <_malloc_r+0xea>
 8003f28:	6821      	ldr	r1, [r4, #0]
 8003f2a:	1a6d      	subs	r5, r5, r1
 8003f2c:	4629      	mov	r1, r5
 8003f2e:	4630      	mov	r0, r6
 8003f30:	f7ff ffa6 	bl	8003e80 <sbrk_aligned>
 8003f34:	3001      	adds	r0, #1
 8003f36:	d03a      	beq.n	8003fae <_malloc_r+0xea>
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	442b      	add	r3, r5
 8003f3c:	6023      	str	r3, [r4, #0]
 8003f3e:	f8d8 3000 	ldr.w	r3, [r8]
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	bb62      	cbnz	r2, 8003fa0 <_malloc_r+0xdc>
 8003f46:	f8c8 7000 	str.w	r7, [r8]
 8003f4a:	e00f      	b.n	8003f6c <_malloc_r+0xa8>
 8003f4c:	6822      	ldr	r2, [r4, #0]
 8003f4e:	1b52      	subs	r2, r2, r5
 8003f50:	d420      	bmi.n	8003f94 <_malloc_r+0xd0>
 8003f52:	2a0b      	cmp	r2, #11
 8003f54:	d917      	bls.n	8003f86 <_malloc_r+0xc2>
 8003f56:	1961      	adds	r1, r4, r5
 8003f58:	42a3      	cmp	r3, r4
 8003f5a:	6025      	str	r5, [r4, #0]
 8003f5c:	bf18      	it	ne
 8003f5e:	6059      	strne	r1, [r3, #4]
 8003f60:	6863      	ldr	r3, [r4, #4]
 8003f62:	bf08      	it	eq
 8003f64:	f8c8 1000 	streq.w	r1, [r8]
 8003f68:	5162      	str	r2, [r4, r5]
 8003f6a:	604b      	str	r3, [r1, #4]
 8003f6c:	4630      	mov	r0, r6
 8003f6e:	f000 f82f 	bl	8003fd0 <__malloc_unlock>
 8003f72:	f104 000b 	add.w	r0, r4, #11
 8003f76:	1d23      	adds	r3, r4, #4
 8003f78:	f020 0007 	bic.w	r0, r0, #7
 8003f7c:	1ac2      	subs	r2, r0, r3
 8003f7e:	bf1c      	itt	ne
 8003f80:	1a1b      	subne	r3, r3, r0
 8003f82:	50a3      	strne	r3, [r4, r2]
 8003f84:	e7af      	b.n	8003ee6 <_malloc_r+0x22>
 8003f86:	6862      	ldr	r2, [r4, #4]
 8003f88:	42a3      	cmp	r3, r4
 8003f8a:	bf0c      	ite	eq
 8003f8c:	f8c8 2000 	streq.w	r2, [r8]
 8003f90:	605a      	strne	r2, [r3, #4]
 8003f92:	e7eb      	b.n	8003f6c <_malloc_r+0xa8>
 8003f94:	4623      	mov	r3, r4
 8003f96:	6864      	ldr	r4, [r4, #4]
 8003f98:	e7ae      	b.n	8003ef8 <_malloc_r+0x34>
 8003f9a:	463c      	mov	r4, r7
 8003f9c:	687f      	ldr	r7, [r7, #4]
 8003f9e:	e7b6      	b.n	8003f0e <_malloc_r+0x4a>
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	42a3      	cmp	r3, r4
 8003fa6:	d1fb      	bne.n	8003fa0 <_malloc_r+0xdc>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	6053      	str	r3, [r2, #4]
 8003fac:	e7de      	b.n	8003f6c <_malloc_r+0xa8>
 8003fae:	230c      	movs	r3, #12
 8003fb0:	6033      	str	r3, [r6, #0]
 8003fb2:	4630      	mov	r0, r6
 8003fb4:	f000 f80c 	bl	8003fd0 <__malloc_unlock>
 8003fb8:	e794      	b.n	8003ee4 <_malloc_r+0x20>
 8003fba:	6005      	str	r5, [r0, #0]
 8003fbc:	e7d6      	b.n	8003f6c <_malloc_r+0xa8>
 8003fbe:	bf00      	nop
 8003fc0:	200002a4 	.word	0x200002a4

08003fc4 <__malloc_lock>:
 8003fc4:	4801      	ldr	r0, [pc, #4]	@ (8003fcc <__malloc_lock+0x8>)
 8003fc6:	f7ff bf0e 	b.w	8003de6 <__retarget_lock_acquire_recursive>
 8003fca:	bf00      	nop
 8003fcc:	2000029c 	.word	0x2000029c

08003fd0 <__malloc_unlock>:
 8003fd0:	4801      	ldr	r0, [pc, #4]	@ (8003fd8 <__malloc_unlock+0x8>)
 8003fd2:	f7ff bf09 	b.w	8003de8 <__retarget_lock_release_recursive>
 8003fd6:	bf00      	nop
 8003fd8:	2000029c 	.word	0x2000029c

08003fdc <__sfputc_r>:
 8003fdc:	6893      	ldr	r3, [r2, #8]
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	b410      	push	{r4}
 8003fe4:	6093      	str	r3, [r2, #8]
 8003fe6:	da08      	bge.n	8003ffa <__sfputc_r+0x1e>
 8003fe8:	6994      	ldr	r4, [r2, #24]
 8003fea:	42a3      	cmp	r3, r4
 8003fec:	db01      	blt.n	8003ff2 <__sfputc_r+0x16>
 8003fee:	290a      	cmp	r1, #10
 8003ff0:	d103      	bne.n	8003ffa <__sfputc_r+0x1e>
 8003ff2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ff6:	f000 bb6b 	b.w	80046d0 <__swbuf_r>
 8003ffa:	6813      	ldr	r3, [r2, #0]
 8003ffc:	1c58      	adds	r0, r3, #1
 8003ffe:	6010      	str	r0, [r2, #0]
 8004000:	7019      	strb	r1, [r3, #0]
 8004002:	4608      	mov	r0, r1
 8004004:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004008:	4770      	bx	lr

0800400a <__sfputs_r>:
 800400a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400c:	4606      	mov	r6, r0
 800400e:	460f      	mov	r7, r1
 8004010:	4614      	mov	r4, r2
 8004012:	18d5      	adds	r5, r2, r3
 8004014:	42ac      	cmp	r4, r5
 8004016:	d101      	bne.n	800401c <__sfputs_r+0x12>
 8004018:	2000      	movs	r0, #0
 800401a:	e007      	b.n	800402c <__sfputs_r+0x22>
 800401c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004020:	463a      	mov	r2, r7
 8004022:	4630      	mov	r0, r6
 8004024:	f7ff ffda 	bl	8003fdc <__sfputc_r>
 8004028:	1c43      	adds	r3, r0, #1
 800402a:	d1f3      	bne.n	8004014 <__sfputs_r+0xa>
 800402c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004030 <_vfiprintf_r>:
 8004030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004034:	460d      	mov	r5, r1
 8004036:	b09d      	sub	sp, #116	@ 0x74
 8004038:	4614      	mov	r4, r2
 800403a:	4698      	mov	r8, r3
 800403c:	4606      	mov	r6, r0
 800403e:	b118      	cbz	r0, 8004048 <_vfiprintf_r+0x18>
 8004040:	6a03      	ldr	r3, [r0, #32]
 8004042:	b90b      	cbnz	r3, 8004048 <_vfiprintf_r+0x18>
 8004044:	f7ff fdca 	bl	8003bdc <__sinit>
 8004048:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800404a:	07d9      	lsls	r1, r3, #31
 800404c:	d405      	bmi.n	800405a <_vfiprintf_r+0x2a>
 800404e:	89ab      	ldrh	r3, [r5, #12]
 8004050:	059a      	lsls	r2, r3, #22
 8004052:	d402      	bmi.n	800405a <_vfiprintf_r+0x2a>
 8004054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004056:	f7ff fec6 	bl	8003de6 <__retarget_lock_acquire_recursive>
 800405a:	89ab      	ldrh	r3, [r5, #12]
 800405c:	071b      	lsls	r3, r3, #28
 800405e:	d501      	bpl.n	8004064 <_vfiprintf_r+0x34>
 8004060:	692b      	ldr	r3, [r5, #16]
 8004062:	b99b      	cbnz	r3, 800408c <_vfiprintf_r+0x5c>
 8004064:	4629      	mov	r1, r5
 8004066:	4630      	mov	r0, r6
 8004068:	f000 fb70 	bl	800474c <__swsetup_r>
 800406c:	b170      	cbz	r0, 800408c <_vfiprintf_r+0x5c>
 800406e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004070:	07dc      	lsls	r4, r3, #31
 8004072:	d504      	bpl.n	800407e <_vfiprintf_r+0x4e>
 8004074:	f04f 30ff 	mov.w	r0, #4294967295
 8004078:	b01d      	add	sp, #116	@ 0x74
 800407a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800407e:	89ab      	ldrh	r3, [r5, #12]
 8004080:	0598      	lsls	r0, r3, #22
 8004082:	d4f7      	bmi.n	8004074 <_vfiprintf_r+0x44>
 8004084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004086:	f7ff feaf 	bl	8003de8 <__retarget_lock_release_recursive>
 800408a:	e7f3      	b.n	8004074 <_vfiprintf_r+0x44>
 800408c:	2300      	movs	r3, #0
 800408e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004090:	2320      	movs	r3, #32
 8004092:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004096:	f8cd 800c 	str.w	r8, [sp, #12]
 800409a:	2330      	movs	r3, #48	@ 0x30
 800409c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800424c <_vfiprintf_r+0x21c>
 80040a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80040a4:	f04f 0901 	mov.w	r9, #1
 80040a8:	4623      	mov	r3, r4
 80040aa:	469a      	mov	sl, r3
 80040ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040b0:	b10a      	cbz	r2, 80040b6 <_vfiprintf_r+0x86>
 80040b2:	2a25      	cmp	r2, #37	@ 0x25
 80040b4:	d1f9      	bne.n	80040aa <_vfiprintf_r+0x7a>
 80040b6:	ebba 0b04 	subs.w	fp, sl, r4
 80040ba:	d00b      	beq.n	80040d4 <_vfiprintf_r+0xa4>
 80040bc:	465b      	mov	r3, fp
 80040be:	4622      	mov	r2, r4
 80040c0:	4629      	mov	r1, r5
 80040c2:	4630      	mov	r0, r6
 80040c4:	f7ff ffa1 	bl	800400a <__sfputs_r>
 80040c8:	3001      	adds	r0, #1
 80040ca:	f000 80a7 	beq.w	800421c <_vfiprintf_r+0x1ec>
 80040ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80040d0:	445a      	add	r2, fp
 80040d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80040d4:	f89a 3000 	ldrb.w	r3, [sl]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 809f 	beq.w	800421c <_vfiprintf_r+0x1ec>
 80040de:	2300      	movs	r3, #0
 80040e0:	f04f 32ff 	mov.w	r2, #4294967295
 80040e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040e8:	f10a 0a01 	add.w	sl, sl, #1
 80040ec:	9304      	str	r3, [sp, #16]
 80040ee:	9307      	str	r3, [sp, #28]
 80040f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80040f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80040f6:	4654      	mov	r4, sl
 80040f8:	2205      	movs	r2, #5
 80040fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040fe:	4853      	ldr	r0, [pc, #332]	@ (800424c <_vfiprintf_r+0x21c>)
 8004100:	f7fc f83e 	bl	8000180 <memchr>
 8004104:	9a04      	ldr	r2, [sp, #16]
 8004106:	b9d8      	cbnz	r0, 8004140 <_vfiprintf_r+0x110>
 8004108:	06d1      	lsls	r1, r2, #27
 800410a:	bf44      	itt	mi
 800410c:	2320      	movmi	r3, #32
 800410e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004112:	0713      	lsls	r3, r2, #28
 8004114:	bf44      	itt	mi
 8004116:	232b      	movmi	r3, #43	@ 0x2b
 8004118:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800411c:	f89a 3000 	ldrb.w	r3, [sl]
 8004120:	2b2a      	cmp	r3, #42	@ 0x2a
 8004122:	d015      	beq.n	8004150 <_vfiprintf_r+0x120>
 8004124:	9a07      	ldr	r2, [sp, #28]
 8004126:	4654      	mov	r4, sl
 8004128:	2000      	movs	r0, #0
 800412a:	f04f 0c0a 	mov.w	ip, #10
 800412e:	4621      	mov	r1, r4
 8004130:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004134:	3b30      	subs	r3, #48	@ 0x30
 8004136:	2b09      	cmp	r3, #9
 8004138:	d94b      	bls.n	80041d2 <_vfiprintf_r+0x1a2>
 800413a:	b1b0      	cbz	r0, 800416a <_vfiprintf_r+0x13a>
 800413c:	9207      	str	r2, [sp, #28]
 800413e:	e014      	b.n	800416a <_vfiprintf_r+0x13a>
 8004140:	eba0 0308 	sub.w	r3, r0, r8
 8004144:	fa09 f303 	lsl.w	r3, r9, r3
 8004148:	4313      	orrs	r3, r2
 800414a:	9304      	str	r3, [sp, #16]
 800414c:	46a2      	mov	sl, r4
 800414e:	e7d2      	b.n	80040f6 <_vfiprintf_r+0xc6>
 8004150:	9b03      	ldr	r3, [sp, #12]
 8004152:	1d19      	adds	r1, r3, #4
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	9103      	str	r1, [sp, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	bfbb      	ittet	lt
 800415c:	425b      	neglt	r3, r3
 800415e:	f042 0202 	orrlt.w	r2, r2, #2
 8004162:	9307      	strge	r3, [sp, #28]
 8004164:	9307      	strlt	r3, [sp, #28]
 8004166:	bfb8      	it	lt
 8004168:	9204      	strlt	r2, [sp, #16]
 800416a:	7823      	ldrb	r3, [r4, #0]
 800416c:	2b2e      	cmp	r3, #46	@ 0x2e
 800416e:	d10a      	bne.n	8004186 <_vfiprintf_r+0x156>
 8004170:	7863      	ldrb	r3, [r4, #1]
 8004172:	2b2a      	cmp	r3, #42	@ 0x2a
 8004174:	d132      	bne.n	80041dc <_vfiprintf_r+0x1ac>
 8004176:	9b03      	ldr	r3, [sp, #12]
 8004178:	1d1a      	adds	r2, r3, #4
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	9203      	str	r2, [sp, #12]
 800417e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004182:	3402      	adds	r4, #2
 8004184:	9305      	str	r3, [sp, #20]
 8004186:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800425c <_vfiprintf_r+0x22c>
 800418a:	7821      	ldrb	r1, [r4, #0]
 800418c:	2203      	movs	r2, #3
 800418e:	4650      	mov	r0, sl
 8004190:	f7fb fff6 	bl	8000180 <memchr>
 8004194:	b138      	cbz	r0, 80041a6 <_vfiprintf_r+0x176>
 8004196:	9b04      	ldr	r3, [sp, #16]
 8004198:	eba0 000a 	sub.w	r0, r0, sl
 800419c:	2240      	movs	r2, #64	@ 0x40
 800419e:	4082      	lsls	r2, r0
 80041a0:	4313      	orrs	r3, r2
 80041a2:	3401      	adds	r4, #1
 80041a4:	9304      	str	r3, [sp, #16]
 80041a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041aa:	4829      	ldr	r0, [pc, #164]	@ (8004250 <_vfiprintf_r+0x220>)
 80041ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80041b0:	2206      	movs	r2, #6
 80041b2:	f7fb ffe5 	bl	8000180 <memchr>
 80041b6:	2800      	cmp	r0, #0
 80041b8:	d03f      	beq.n	800423a <_vfiprintf_r+0x20a>
 80041ba:	4b26      	ldr	r3, [pc, #152]	@ (8004254 <_vfiprintf_r+0x224>)
 80041bc:	bb1b      	cbnz	r3, 8004206 <_vfiprintf_r+0x1d6>
 80041be:	9b03      	ldr	r3, [sp, #12]
 80041c0:	3307      	adds	r3, #7
 80041c2:	f023 0307 	bic.w	r3, r3, #7
 80041c6:	3308      	adds	r3, #8
 80041c8:	9303      	str	r3, [sp, #12]
 80041ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041cc:	443b      	add	r3, r7
 80041ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80041d0:	e76a      	b.n	80040a8 <_vfiprintf_r+0x78>
 80041d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80041d6:	460c      	mov	r4, r1
 80041d8:	2001      	movs	r0, #1
 80041da:	e7a8      	b.n	800412e <_vfiprintf_r+0xfe>
 80041dc:	2300      	movs	r3, #0
 80041de:	3401      	adds	r4, #1
 80041e0:	9305      	str	r3, [sp, #20]
 80041e2:	4619      	mov	r1, r3
 80041e4:	f04f 0c0a 	mov.w	ip, #10
 80041e8:	4620      	mov	r0, r4
 80041ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041ee:	3a30      	subs	r2, #48	@ 0x30
 80041f0:	2a09      	cmp	r2, #9
 80041f2:	d903      	bls.n	80041fc <_vfiprintf_r+0x1cc>
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d0c6      	beq.n	8004186 <_vfiprintf_r+0x156>
 80041f8:	9105      	str	r1, [sp, #20]
 80041fa:	e7c4      	b.n	8004186 <_vfiprintf_r+0x156>
 80041fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004200:	4604      	mov	r4, r0
 8004202:	2301      	movs	r3, #1
 8004204:	e7f0      	b.n	80041e8 <_vfiprintf_r+0x1b8>
 8004206:	ab03      	add	r3, sp, #12
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	462a      	mov	r2, r5
 800420c:	4b12      	ldr	r3, [pc, #72]	@ (8004258 <_vfiprintf_r+0x228>)
 800420e:	a904      	add	r1, sp, #16
 8004210:	4630      	mov	r0, r6
 8004212:	f3af 8000 	nop.w
 8004216:	4607      	mov	r7, r0
 8004218:	1c78      	adds	r0, r7, #1
 800421a:	d1d6      	bne.n	80041ca <_vfiprintf_r+0x19a>
 800421c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800421e:	07d9      	lsls	r1, r3, #31
 8004220:	d405      	bmi.n	800422e <_vfiprintf_r+0x1fe>
 8004222:	89ab      	ldrh	r3, [r5, #12]
 8004224:	059a      	lsls	r2, r3, #22
 8004226:	d402      	bmi.n	800422e <_vfiprintf_r+0x1fe>
 8004228:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800422a:	f7ff fddd 	bl	8003de8 <__retarget_lock_release_recursive>
 800422e:	89ab      	ldrh	r3, [r5, #12]
 8004230:	065b      	lsls	r3, r3, #25
 8004232:	f53f af1f 	bmi.w	8004074 <_vfiprintf_r+0x44>
 8004236:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004238:	e71e      	b.n	8004078 <_vfiprintf_r+0x48>
 800423a:	ab03      	add	r3, sp, #12
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	462a      	mov	r2, r5
 8004240:	4b05      	ldr	r3, [pc, #20]	@ (8004258 <_vfiprintf_r+0x228>)
 8004242:	a904      	add	r1, sp, #16
 8004244:	4630      	mov	r0, r6
 8004246:	f000 f879 	bl	800433c <_printf_i>
 800424a:	e7e4      	b.n	8004216 <_vfiprintf_r+0x1e6>
 800424c:	08004a4c 	.word	0x08004a4c
 8004250:	08004a56 	.word	0x08004a56
 8004254:	00000000 	.word	0x00000000
 8004258:	0800400b 	.word	0x0800400b
 800425c:	08004a52 	.word	0x08004a52

08004260 <_printf_common>:
 8004260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004264:	4616      	mov	r6, r2
 8004266:	4698      	mov	r8, r3
 8004268:	688a      	ldr	r2, [r1, #8]
 800426a:	690b      	ldr	r3, [r1, #16]
 800426c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004270:	4293      	cmp	r3, r2
 8004272:	bfb8      	it	lt
 8004274:	4613      	movlt	r3, r2
 8004276:	6033      	str	r3, [r6, #0]
 8004278:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800427c:	4607      	mov	r7, r0
 800427e:	460c      	mov	r4, r1
 8004280:	b10a      	cbz	r2, 8004286 <_printf_common+0x26>
 8004282:	3301      	adds	r3, #1
 8004284:	6033      	str	r3, [r6, #0]
 8004286:	6823      	ldr	r3, [r4, #0]
 8004288:	0699      	lsls	r1, r3, #26
 800428a:	bf42      	ittt	mi
 800428c:	6833      	ldrmi	r3, [r6, #0]
 800428e:	3302      	addmi	r3, #2
 8004290:	6033      	strmi	r3, [r6, #0]
 8004292:	6825      	ldr	r5, [r4, #0]
 8004294:	f015 0506 	ands.w	r5, r5, #6
 8004298:	d106      	bne.n	80042a8 <_printf_common+0x48>
 800429a:	f104 0a19 	add.w	sl, r4, #25
 800429e:	68e3      	ldr	r3, [r4, #12]
 80042a0:	6832      	ldr	r2, [r6, #0]
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	42ab      	cmp	r3, r5
 80042a6:	dc26      	bgt.n	80042f6 <_printf_common+0x96>
 80042a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80042ac:	6822      	ldr	r2, [r4, #0]
 80042ae:	3b00      	subs	r3, #0
 80042b0:	bf18      	it	ne
 80042b2:	2301      	movne	r3, #1
 80042b4:	0692      	lsls	r2, r2, #26
 80042b6:	d42b      	bmi.n	8004310 <_printf_common+0xb0>
 80042b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80042bc:	4641      	mov	r1, r8
 80042be:	4638      	mov	r0, r7
 80042c0:	47c8      	blx	r9
 80042c2:	3001      	adds	r0, #1
 80042c4:	d01e      	beq.n	8004304 <_printf_common+0xa4>
 80042c6:	6823      	ldr	r3, [r4, #0]
 80042c8:	6922      	ldr	r2, [r4, #16]
 80042ca:	f003 0306 	and.w	r3, r3, #6
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	bf02      	ittt	eq
 80042d2:	68e5      	ldreq	r5, [r4, #12]
 80042d4:	6833      	ldreq	r3, [r6, #0]
 80042d6:	1aed      	subeq	r5, r5, r3
 80042d8:	68a3      	ldr	r3, [r4, #8]
 80042da:	bf0c      	ite	eq
 80042dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042e0:	2500      	movne	r5, #0
 80042e2:	4293      	cmp	r3, r2
 80042e4:	bfc4      	itt	gt
 80042e6:	1a9b      	subgt	r3, r3, r2
 80042e8:	18ed      	addgt	r5, r5, r3
 80042ea:	2600      	movs	r6, #0
 80042ec:	341a      	adds	r4, #26
 80042ee:	42b5      	cmp	r5, r6
 80042f0:	d11a      	bne.n	8004328 <_printf_common+0xc8>
 80042f2:	2000      	movs	r0, #0
 80042f4:	e008      	b.n	8004308 <_printf_common+0xa8>
 80042f6:	2301      	movs	r3, #1
 80042f8:	4652      	mov	r2, sl
 80042fa:	4641      	mov	r1, r8
 80042fc:	4638      	mov	r0, r7
 80042fe:	47c8      	blx	r9
 8004300:	3001      	adds	r0, #1
 8004302:	d103      	bne.n	800430c <_printf_common+0xac>
 8004304:	f04f 30ff 	mov.w	r0, #4294967295
 8004308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800430c:	3501      	adds	r5, #1
 800430e:	e7c6      	b.n	800429e <_printf_common+0x3e>
 8004310:	18e1      	adds	r1, r4, r3
 8004312:	1c5a      	adds	r2, r3, #1
 8004314:	2030      	movs	r0, #48	@ 0x30
 8004316:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800431a:	4422      	add	r2, r4
 800431c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004320:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004324:	3302      	adds	r3, #2
 8004326:	e7c7      	b.n	80042b8 <_printf_common+0x58>
 8004328:	2301      	movs	r3, #1
 800432a:	4622      	mov	r2, r4
 800432c:	4641      	mov	r1, r8
 800432e:	4638      	mov	r0, r7
 8004330:	47c8      	blx	r9
 8004332:	3001      	adds	r0, #1
 8004334:	d0e6      	beq.n	8004304 <_printf_common+0xa4>
 8004336:	3601      	adds	r6, #1
 8004338:	e7d9      	b.n	80042ee <_printf_common+0x8e>
	...

0800433c <_printf_i>:
 800433c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004340:	7e0f      	ldrb	r7, [r1, #24]
 8004342:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004344:	2f78      	cmp	r7, #120	@ 0x78
 8004346:	4691      	mov	r9, r2
 8004348:	4680      	mov	r8, r0
 800434a:	460c      	mov	r4, r1
 800434c:	469a      	mov	sl, r3
 800434e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004352:	d807      	bhi.n	8004364 <_printf_i+0x28>
 8004354:	2f62      	cmp	r7, #98	@ 0x62
 8004356:	d80a      	bhi.n	800436e <_printf_i+0x32>
 8004358:	2f00      	cmp	r7, #0
 800435a:	f000 80d1 	beq.w	8004500 <_printf_i+0x1c4>
 800435e:	2f58      	cmp	r7, #88	@ 0x58
 8004360:	f000 80b8 	beq.w	80044d4 <_printf_i+0x198>
 8004364:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004368:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800436c:	e03a      	b.n	80043e4 <_printf_i+0xa8>
 800436e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004372:	2b15      	cmp	r3, #21
 8004374:	d8f6      	bhi.n	8004364 <_printf_i+0x28>
 8004376:	a101      	add	r1, pc, #4	@ (adr r1, 800437c <_printf_i+0x40>)
 8004378:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800437c:	080043d5 	.word	0x080043d5
 8004380:	080043e9 	.word	0x080043e9
 8004384:	08004365 	.word	0x08004365
 8004388:	08004365 	.word	0x08004365
 800438c:	08004365 	.word	0x08004365
 8004390:	08004365 	.word	0x08004365
 8004394:	080043e9 	.word	0x080043e9
 8004398:	08004365 	.word	0x08004365
 800439c:	08004365 	.word	0x08004365
 80043a0:	08004365 	.word	0x08004365
 80043a4:	08004365 	.word	0x08004365
 80043a8:	080044e7 	.word	0x080044e7
 80043ac:	08004413 	.word	0x08004413
 80043b0:	080044a1 	.word	0x080044a1
 80043b4:	08004365 	.word	0x08004365
 80043b8:	08004365 	.word	0x08004365
 80043bc:	08004509 	.word	0x08004509
 80043c0:	08004365 	.word	0x08004365
 80043c4:	08004413 	.word	0x08004413
 80043c8:	08004365 	.word	0x08004365
 80043cc:	08004365 	.word	0x08004365
 80043d0:	080044a9 	.word	0x080044a9
 80043d4:	6833      	ldr	r3, [r6, #0]
 80043d6:	1d1a      	adds	r2, r3, #4
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6032      	str	r2, [r6, #0]
 80043dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043e4:	2301      	movs	r3, #1
 80043e6:	e09c      	b.n	8004522 <_printf_i+0x1e6>
 80043e8:	6833      	ldr	r3, [r6, #0]
 80043ea:	6820      	ldr	r0, [r4, #0]
 80043ec:	1d19      	adds	r1, r3, #4
 80043ee:	6031      	str	r1, [r6, #0]
 80043f0:	0606      	lsls	r6, r0, #24
 80043f2:	d501      	bpl.n	80043f8 <_printf_i+0xbc>
 80043f4:	681d      	ldr	r5, [r3, #0]
 80043f6:	e003      	b.n	8004400 <_printf_i+0xc4>
 80043f8:	0645      	lsls	r5, r0, #25
 80043fa:	d5fb      	bpl.n	80043f4 <_printf_i+0xb8>
 80043fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004400:	2d00      	cmp	r5, #0
 8004402:	da03      	bge.n	800440c <_printf_i+0xd0>
 8004404:	232d      	movs	r3, #45	@ 0x2d
 8004406:	426d      	negs	r5, r5
 8004408:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800440c:	4858      	ldr	r0, [pc, #352]	@ (8004570 <_printf_i+0x234>)
 800440e:	230a      	movs	r3, #10
 8004410:	e011      	b.n	8004436 <_printf_i+0xfa>
 8004412:	6821      	ldr	r1, [r4, #0]
 8004414:	6833      	ldr	r3, [r6, #0]
 8004416:	0608      	lsls	r0, r1, #24
 8004418:	f853 5b04 	ldr.w	r5, [r3], #4
 800441c:	d402      	bmi.n	8004424 <_printf_i+0xe8>
 800441e:	0649      	lsls	r1, r1, #25
 8004420:	bf48      	it	mi
 8004422:	b2ad      	uxthmi	r5, r5
 8004424:	2f6f      	cmp	r7, #111	@ 0x6f
 8004426:	4852      	ldr	r0, [pc, #328]	@ (8004570 <_printf_i+0x234>)
 8004428:	6033      	str	r3, [r6, #0]
 800442a:	bf14      	ite	ne
 800442c:	230a      	movne	r3, #10
 800442e:	2308      	moveq	r3, #8
 8004430:	2100      	movs	r1, #0
 8004432:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004436:	6866      	ldr	r6, [r4, #4]
 8004438:	60a6      	str	r6, [r4, #8]
 800443a:	2e00      	cmp	r6, #0
 800443c:	db05      	blt.n	800444a <_printf_i+0x10e>
 800443e:	6821      	ldr	r1, [r4, #0]
 8004440:	432e      	orrs	r6, r5
 8004442:	f021 0104 	bic.w	r1, r1, #4
 8004446:	6021      	str	r1, [r4, #0]
 8004448:	d04b      	beq.n	80044e2 <_printf_i+0x1a6>
 800444a:	4616      	mov	r6, r2
 800444c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004450:	fb03 5711 	mls	r7, r3, r1, r5
 8004454:	5dc7      	ldrb	r7, [r0, r7]
 8004456:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800445a:	462f      	mov	r7, r5
 800445c:	42bb      	cmp	r3, r7
 800445e:	460d      	mov	r5, r1
 8004460:	d9f4      	bls.n	800444c <_printf_i+0x110>
 8004462:	2b08      	cmp	r3, #8
 8004464:	d10b      	bne.n	800447e <_printf_i+0x142>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	07df      	lsls	r7, r3, #31
 800446a:	d508      	bpl.n	800447e <_printf_i+0x142>
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	6861      	ldr	r1, [r4, #4]
 8004470:	4299      	cmp	r1, r3
 8004472:	bfde      	ittt	le
 8004474:	2330      	movle	r3, #48	@ 0x30
 8004476:	f806 3c01 	strble.w	r3, [r6, #-1]
 800447a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800447e:	1b92      	subs	r2, r2, r6
 8004480:	6122      	str	r2, [r4, #16]
 8004482:	f8cd a000 	str.w	sl, [sp]
 8004486:	464b      	mov	r3, r9
 8004488:	aa03      	add	r2, sp, #12
 800448a:	4621      	mov	r1, r4
 800448c:	4640      	mov	r0, r8
 800448e:	f7ff fee7 	bl	8004260 <_printf_common>
 8004492:	3001      	adds	r0, #1
 8004494:	d14a      	bne.n	800452c <_printf_i+0x1f0>
 8004496:	f04f 30ff 	mov.w	r0, #4294967295
 800449a:	b004      	add	sp, #16
 800449c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044a0:	6823      	ldr	r3, [r4, #0]
 80044a2:	f043 0320 	orr.w	r3, r3, #32
 80044a6:	6023      	str	r3, [r4, #0]
 80044a8:	4832      	ldr	r0, [pc, #200]	@ (8004574 <_printf_i+0x238>)
 80044aa:	2778      	movs	r7, #120	@ 0x78
 80044ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	6831      	ldr	r1, [r6, #0]
 80044b4:	061f      	lsls	r7, r3, #24
 80044b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80044ba:	d402      	bmi.n	80044c2 <_printf_i+0x186>
 80044bc:	065f      	lsls	r7, r3, #25
 80044be:	bf48      	it	mi
 80044c0:	b2ad      	uxthmi	r5, r5
 80044c2:	6031      	str	r1, [r6, #0]
 80044c4:	07d9      	lsls	r1, r3, #31
 80044c6:	bf44      	itt	mi
 80044c8:	f043 0320 	orrmi.w	r3, r3, #32
 80044cc:	6023      	strmi	r3, [r4, #0]
 80044ce:	b11d      	cbz	r5, 80044d8 <_printf_i+0x19c>
 80044d0:	2310      	movs	r3, #16
 80044d2:	e7ad      	b.n	8004430 <_printf_i+0xf4>
 80044d4:	4826      	ldr	r0, [pc, #152]	@ (8004570 <_printf_i+0x234>)
 80044d6:	e7e9      	b.n	80044ac <_printf_i+0x170>
 80044d8:	6823      	ldr	r3, [r4, #0]
 80044da:	f023 0320 	bic.w	r3, r3, #32
 80044de:	6023      	str	r3, [r4, #0]
 80044e0:	e7f6      	b.n	80044d0 <_printf_i+0x194>
 80044e2:	4616      	mov	r6, r2
 80044e4:	e7bd      	b.n	8004462 <_printf_i+0x126>
 80044e6:	6833      	ldr	r3, [r6, #0]
 80044e8:	6825      	ldr	r5, [r4, #0]
 80044ea:	6961      	ldr	r1, [r4, #20]
 80044ec:	1d18      	adds	r0, r3, #4
 80044ee:	6030      	str	r0, [r6, #0]
 80044f0:	062e      	lsls	r6, r5, #24
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	d501      	bpl.n	80044fa <_printf_i+0x1be>
 80044f6:	6019      	str	r1, [r3, #0]
 80044f8:	e002      	b.n	8004500 <_printf_i+0x1c4>
 80044fa:	0668      	lsls	r0, r5, #25
 80044fc:	d5fb      	bpl.n	80044f6 <_printf_i+0x1ba>
 80044fe:	8019      	strh	r1, [r3, #0]
 8004500:	2300      	movs	r3, #0
 8004502:	6123      	str	r3, [r4, #16]
 8004504:	4616      	mov	r6, r2
 8004506:	e7bc      	b.n	8004482 <_printf_i+0x146>
 8004508:	6833      	ldr	r3, [r6, #0]
 800450a:	1d1a      	adds	r2, r3, #4
 800450c:	6032      	str	r2, [r6, #0]
 800450e:	681e      	ldr	r6, [r3, #0]
 8004510:	6862      	ldr	r2, [r4, #4]
 8004512:	2100      	movs	r1, #0
 8004514:	4630      	mov	r0, r6
 8004516:	f7fb fe33 	bl	8000180 <memchr>
 800451a:	b108      	cbz	r0, 8004520 <_printf_i+0x1e4>
 800451c:	1b80      	subs	r0, r0, r6
 800451e:	6060      	str	r0, [r4, #4]
 8004520:	6863      	ldr	r3, [r4, #4]
 8004522:	6123      	str	r3, [r4, #16]
 8004524:	2300      	movs	r3, #0
 8004526:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800452a:	e7aa      	b.n	8004482 <_printf_i+0x146>
 800452c:	6923      	ldr	r3, [r4, #16]
 800452e:	4632      	mov	r2, r6
 8004530:	4649      	mov	r1, r9
 8004532:	4640      	mov	r0, r8
 8004534:	47d0      	blx	sl
 8004536:	3001      	adds	r0, #1
 8004538:	d0ad      	beq.n	8004496 <_printf_i+0x15a>
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	079b      	lsls	r3, r3, #30
 800453e:	d413      	bmi.n	8004568 <_printf_i+0x22c>
 8004540:	68e0      	ldr	r0, [r4, #12]
 8004542:	9b03      	ldr	r3, [sp, #12]
 8004544:	4298      	cmp	r0, r3
 8004546:	bfb8      	it	lt
 8004548:	4618      	movlt	r0, r3
 800454a:	e7a6      	b.n	800449a <_printf_i+0x15e>
 800454c:	2301      	movs	r3, #1
 800454e:	4632      	mov	r2, r6
 8004550:	4649      	mov	r1, r9
 8004552:	4640      	mov	r0, r8
 8004554:	47d0      	blx	sl
 8004556:	3001      	adds	r0, #1
 8004558:	d09d      	beq.n	8004496 <_printf_i+0x15a>
 800455a:	3501      	adds	r5, #1
 800455c:	68e3      	ldr	r3, [r4, #12]
 800455e:	9903      	ldr	r1, [sp, #12]
 8004560:	1a5b      	subs	r3, r3, r1
 8004562:	42ab      	cmp	r3, r5
 8004564:	dcf2      	bgt.n	800454c <_printf_i+0x210>
 8004566:	e7eb      	b.n	8004540 <_printf_i+0x204>
 8004568:	2500      	movs	r5, #0
 800456a:	f104 0619 	add.w	r6, r4, #25
 800456e:	e7f5      	b.n	800455c <_printf_i+0x220>
 8004570:	08004a5d 	.word	0x08004a5d
 8004574:	08004a6e 	.word	0x08004a6e

08004578 <__sflush_r>:
 8004578:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800457c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004580:	0716      	lsls	r6, r2, #28
 8004582:	4605      	mov	r5, r0
 8004584:	460c      	mov	r4, r1
 8004586:	d454      	bmi.n	8004632 <__sflush_r+0xba>
 8004588:	684b      	ldr	r3, [r1, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	dc02      	bgt.n	8004594 <__sflush_r+0x1c>
 800458e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004590:	2b00      	cmp	r3, #0
 8004592:	dd48      	ble.n	8004626 <__sflush_r+0xae>
 8004594:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004596:	2e00      	cmp	r6, #0
 8004598:	d045      	beq.n	8004626 <__sflush_r+0xae>
 800459a:	2300      	movs	r3, #0
 800459c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80045a0:	682f      	ldr	r7, [r5, #0]
 80045a2:	6a21      	ldr	r1, [r4, #32]
 80045a4:	602b      	str	r3, [r5, #0]
 80045a6:	d030      	beq.n	800460a <__sflush_r+0x92>
 80045a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80045aa:	89a3      	ldrh	r3, [r4, #12]
 80045ac:	0759      	lsls	r1, r3, #29
 80045ae:	d505      	bpl.n	80045bc <__sflush_r+0x44>
 80045b0:	6863      	ldr	r3, [r4, #4]
 80045b2:	1ad2      	subs	r2, r2, r3
 80045b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80045b6:	b10b      	cbz	r3, 80045bc <__sflush_r+0x44>
 80045b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80045ba:	1ad2      	subs	r2, r2, r3
 80045bc:	2300      	movs	r3, #0
 80045be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80045c0:	6a21      	ldr	r1, [r4, #32]
 80045c2:	4628      	mov	r0, r5
 80045c4:	47b0      	blx	r6
 80045c6:	1c43      	adds	r3, r0, #1
 80045c8:	89a3      	ldrh	r3, [r4, #12]
 80045ca:	d106      	bne.n	80045da <__sflush_r+0x62>
 80045cc:	6829      	ldr	r1, [r5, #0]
 80045ce:	291d      	cmp	r1, #29
 80045d0:	d82b      	bhi.n	800462a <__sflush_r+0xb2>
 80045d2:	4a2a      	ldr	r2, [pc, #168]	@ (800467c <__sflush_r+0x104>)
 80045d4:	40ca      	lsrs	r2, r1
 80045d6:	07d6      	lsls	r6, r2, #31
 80045d8:	d527      	bpl.n	800462a <__sflush_r+0xb2>
 80045da:	2200      	movs	r2, #0
 80045dc:	6062      	str	r2, [r4, #4]
 80045de:	04d9      	lsls	r1, r3, #19
 80045e0:	6922      	ldr	r2, [r4, #16]
 80045e2:	6022      	str	r2, [r4, #0]
 80045e4:	d504      	bpl.n	80045f0 <__sflush_r+0x78>
 80045e6:	1c42      	adds	r2, r0, #1
 80045e8:	d101      	bne.n	80045ee <__sflush_r+0x76>
 80045ea:	682b      	ldr	r3, [r5, #0]
 80045ec:	b903      	cbnz	r3, 80045f0 <__sflush_r+0x78>
 80045ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80045f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045f2:	602f      	str	r7, [r5, #0]
 80045f4:	b1b9      	cbz	r1, 8004626 <__sflush_r+0xae>
 80045f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80045fa:	4299      	cmp	r1, r3
 80045fc:	d002      	beq.n	8004604 <__sflush_r+0x8c>
 80045fe:	4628      	mov	r0, r5
 8004600:	f7ff fbf4 	bl	8003dec <_free_r>
 8004604:	2300      	movs	r3, #0
 8004606:	6363      	str	r3, [r4, #52]	@ 0x34
 8004608:	e00d      	b.n	8004626 <__sflush_r+0xae>
 800460a:	2301      	movs	r3, #1
 800460c:	4628      	mov	r0, r5
 800460e:	47b0      	blx	r6
 8004610:	4602      	mov	r2, r0
 8004612:	1c50      	adds	r0, r2, #1
 8004614:	d1c9      	bne.n	80045aa <__sflush_r+0x32>
 8004616:	682b      	ldr	r3, [r5, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0c6      	beq.n	80045aa <__sflush_r+0x32>
 800461c:	2b1d      	cmp	r3, #29
 800461e:	d001      	beq.n	8004624 <__sflush_r+0xac>
 8004620:	2b16      	cmp	r3, #22
 8004622:	d11e      	bne.n	8004662 <__sflush_r+0xea>
 8004624:	602f      	str	r7, [r5, #0]
 8004626:	2000      	movs	r0, #0
 8004628:	e022      	b.n	8004670 <__sflush_r+0xf8>
 800462a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800462e:	b21b      	sxth	r3, r3
 8004630:	e01b      	b.n	800466a <__sflush_r+0xf2>
 8004632:	690f      	ldr	r7, [r1, #16]
 8004634:	2f00      	cmp	r7, #0
 8004636:	d0f6      	beq.n	8004626 <__sflush_r+0xae>
 8004638:	0793      	lsls	r3, r2, #30
 800463a:	680e      	ldr	r6, [r1, #0]
 800463c:	bf08      	it	eq
 800463e:	694b      	ldreq	r3, [r1, #20]
 8004640:	600f      	str	r7, [r1, #0]
 8004642:	bf18      	it	ne
 8004644:	2300      	movne	r3, #0
 8004646:	eba6 0807 	sub.w	r8, r6, r7
 800464a:	608b      	str	r3, [r1, #8]
 800464c:	f1b8 0f00 	cmp.w	r8, #0
 8004650:	dde9      	ble.n	8004626 <__sflush_r+0xae>
 8004652:	6a21      	ldr	r1, [r4, #32]
 8004654:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004656:	4643      	mov	r3, r8
 8004658:	463a      	mov	r2, r7
 800465a:	4628      	mov	r0, r5
 800465c:	47b0      	blx	r6
 800465e:	2800      	cmp	r0, #0
 8004660:	dc08      	bgt.n	8004674 <__sflush_r+0xfc>
 8004662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800466a:	81a3      	strh	r3, [r4, #12]
 800466c:	f04f 30ff 	mov.w	r0, #4294967295
 8004670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004674:	4407      	add	r7, r0
 8004676:	eba8 0800 	sub.w	r8, r8, r0
 800467a:	e7e7      	b.n	800464c <__sflush_r+0xd4>
 800467c:	20400001 	.word	0x20400001

08004680 <_fflush_r>:
 8004680:	b538      	push	{r3, r4, r5, lr}
 8004682:	690b      	ldr	r3, [r1, #16]
 8004684:	4605      	mov	r5, r0
 8004686:	460c      	mov	r4, r1
 8004688:	b913      	cbnz	r3, 8004690 <_fflush_r+0x10>
 800468a:	2500      	movs	r5, #0
 800468c:	4628      	mov	r0, r5
 800468e:	bd38      	pop	{r3, r4, r5, pc}
 8004690:	b118      	cbz	r0, 800469a <_fflush_r+0x1a>
 8004692:	6a03      	ldr	r3, [r0, #32]
 8004694:	b90b      	cbnz	r3, 800469a <_fflush_r+0x1a>
 8004696:	f7ff faa1 	bl	8003bdc <__sinit>
 800469a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d0f3      	beq.n	800468a <_fflush_r+0xa>
 80046a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80046a4:	07d0      	lsls	r0, r2, #31
 80046a6:	d404      	bmi.n	80046b2 <_fflush_r+0x32>
 80046a8:	0599      	lsls	r1, r3, #22
 80046aa:	d402      	bmi.n	80046b2 <_fflush_r+0x32>
 80046ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046ae:	f7ff fb9a 	bl	8003de6 <__retarget_lock_acquire_recursive>
 80046b2:	4628      	mov	r0, r5
 80046b4:	4621      	mov	r1, r4
 80046b6:	f7ff ff5f 	bl	8004578 <__sflush_r>
 80046ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046bc:	07da      	lsls	r2, r3, #31
 80046be:	4605      	mov	r5, r0
 80046c0:	d4e4      	bmi.n	800468c <_fflush_r+0xc>
 80046c2:	89a3      	ldrh	r3, [r4, #12]
 80046c4:	059b      	lsls	r3, r3, #22
 80046c6:	d4e1      	bmi.n	800468c <_fflush_r+0xc>
 80046c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046ca:	f7ff fb8d 	bl	8003de8 <__retarget_lock_release_recursive>
 80046ce:	e7dd      	b.n	800468c <_fflush_r+0xc>

080046d0 <__swbuf_r>:
 80046d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046d2:	460e      	mov	r6, r1
 80046d4:	4614      	mov	r4, r2
 80046d6:	4605      	mov	r5, r0
 80046d8:	b118      	cbz	r0, 80046e2 <__swbuf_r+0x12>
 80046da:	6a03      	ldr	r3, [r0, #32]
 80046dc:	b90b      	cbnz	r3, 80046e2 <__swbuf_r+0x12>
 80046de:	f7ff fa7d 	bl	8003bdc <__sinit>
 80046e2:	69a3      	ldr	r3, [r4, #24]
 80046e4:	60a3      	str	r3, [r4, #8]
 80046e6:	89a3      	ldrh	r3, [r4, #12]
 80046e8:	071a      	lsls	r2, r3, #28
 80046ea:	d501      	bpl.n	80046f0 <__swbuf_r+0x20>
 80046ec:	6923      	ldr	r3, [r4, #16]
 80046ee:	b943      	cbnz	r3, 8004702 <__swbuf_r+0x32>
 80046f0:	4621      	mov	r1, r4
 80046f2:	4628      	mov	r0, r5
 80046f4:	f000 f82a 	bl	800474c <__swsetup_r>
 80046f8:	b118      	cbz	r0, 8004702 <__swbuf_r+0x32>
 80046fa:	f04f 37ff 	mov.w	r7, #4294967295
 80046fe:	4638      	mov	r0, r7
 8004700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004702:	6823      	ldr	r3, [r4, #0]
 8004704:	6922      	ldr	r2, [r4, #16]
 8004706:	1a98      	subs	r0, r3, r2
 8004708:	6963      	ldr	r3, [r4, #20]
 800470a:	b2f6      	uxtb	r6, r6
 800470c:	4283      	cmp	r3, r0
 800470e:	4637      	mov	r7, r6
 8004710:	dc05      	bgt.n	800471e <__swbuf_r+0x4e>
 8004712:	4621      	mov	r1, r4
 8004714:	4628      	mov	r0, r5
 8004716:	f7ff ffb3 	bl	8004680 <_fflush_r>
 800471a:	2800      	cmp	r0, #0
 800471c:	d1ed      	bne.n	80046fa <__swbuf_r+0x2a>
 800471e:	68a3      	ldr	r3, [r4, #8]
 8004720:	3b01      	subs	r3, #1
 8004722:	60a3      	str	r3, [r4, #8]
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	1c5a      	adds	r2, r3, #1
 8004728:	6022      	str	r2, [r4, #0]
 800472a:	701e      	strb	r6, [r3, #0]
 800472c:	6962      	ldr	r2, [r4, #20]
 800472e:	1c43      	adds	r3, r0, #1
 8004730:	429a      	cmp	r2, r3
 8004732:	d004      	beq.n	800473e <__swbuf_r+0x6e>
 8004734:	89a3      	ldrh	r3, [r4, #12]
 8004736:	07db      	lsls	r3, r3, #31
 8004738:	d5e1      	bpl.n	80046fe <__swbuf_r+0x2e>
 800473a:	2e0a      	cmp	r6, #10
 800473c:	d1df      	bne.n	80046fe <__swbuf_r+0x2e>
 800473e:	4621      	mov	r1, r4
 8004740:	4628      	mov	r0, r5
 8004742:	f7ff ff9d 	bl	8004680 <_fflush_r>
 8004746:	2800      	cmp	r0, #0
 8004748:	d0d9      	beq.n	80046fe <__swbuf_r+0x2e>
 800474a:	e7d6      	b.n	80046fa <__swbuf_r+0x2a>

0800474c <__swsetup_r>:
 800474c:	b538      	push	{r3, r4, r5, lr}
 800474e:	4b29      	ldr	r3, [pc, #164]	@ (80047f4 <__swsetup_r+0xa8>)
 8004750:	4605      	mov	r5, r0
 8004752:	6818      	ldr	r0, [r3, #0]
 8004754:	460c      	mov	r4, r1
 8004756:	b118      	cbz	r0, 8004760 <__swsetup_r+0x14>
 8004758:	6a03      	ldr	r3, [r0, #32]
 800475a:	b90b      	cbnz	r3, 8004760 <__swsetup_r+0x14>
 800475c:	f7ff fa3e 	bl	8003bdc <__sinit>
 8004760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004764:	0719      	lsls	r1, r3, #28
 8004766:	d422      	bmi.n	80047ae <__swsetup_r+0x62>
 8004768:	06da      	lsls	r2, r3, #27
 800476a:	d407      	bmi.n	800477c <__swsetup_r+0x30>
 800476c:	2209      	movs	r2, #9
 800476e:	602a      	str	r2, [r5, #0]
 8004770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004774:	81a3      	strh	r3, [r4, #12]
 8004776:	f04f 30ff 	mov.w	r0, #4294967295
 800477a:	e033      	b.n	80047e4 <__swsetup_r+0x98>
 800477c:	0758      	lsls	r0, r3, #29
 800477e:	d512      	bpl.n	80047a6 <__swsetup_r+0x5a>
 8004780:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004782:	b141      	cbz	r1, 8004796 <__swsetup_r+0x4a>
 8004784:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004788:	4299      	cmp	r1, r3
 800478a:	d002      	beq.n	8004792 <__swsetup_r+0x46>
 800478c:	4628      	mov	r0, r5
 800478e:	f7ff fb2d 	bl	8003dec <_free_r>
 8004792:	2300      	movs	r3, #0
 8004794:	6363      	str	r3, [r4, #52]	@ 0x34
 8004796:	89a3      	ldrh	r3, [r4, #12]
 8004798:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800479c:	81a3      	strh	r3, [r4, #12]
 800479e:	2300      	movs	r3, #0
 80047a0:	6063      	str	r3, [r4, #4]
 80047a2:	6923      	ldr	r3, [r4, #16]
 80047a4:	6023      	str	r3, [r4, #0]
 80047a6:	89a3      	ldrh	r3, [r4, #12]
 80047a8:	f043 0308 	orr.w	r3, r3, #8
 80047ac:	81a3      	strh	r3, [r4, #12]
 80047ae:	6923      	ldr	r3, [r4, #16]
 80047b0:	b94b      	cbnz	r3, 80047c6 <__swsetup_r+0x7a>
 80047b2:	89a3      	ldrh	r3, [r4, #12]
 80047b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80047b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047bc:	d003      	beq.n	80047c6 <__swsetup_r+0x7a>
 80047be:	4621      	mov	r1, r4
 80047c0:	4628      	mov	r0, r5
 80047c2:	f000 f84f 	bl	8004864 <__smakebuf_r>
 80047c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047ca:	f013 0201 	ands.w	r2, r3, #1
 80047ce:	d00a      	beq.n	80047e6 <__swsetup_r+0x9a>
 80047d0:	2200      	movs	r2, #0
 80047d2:	60a2      	str	r2, [r4, #8]
 80047d4:	6962      	ldr	r2, [r4, #20]
 80047d6:	4252      	negs	r2, r2
 80047d8:	61a2      	str	r2, [r4, #24]
 80047da:	6922      	ldr	r2, [r4, #16]
 80047dc:	b942      	cbnz	r2, 80047f0 <__swsetup_r+0xa4>
 80047de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80047e2:	d1c5      	bne.n	8004770 <__swsetup_r+0x24>
 80047e4:	bd38      	pop	{r3, r4, r5, pc}
 80047e6:	0799      	lsls	r1, r3, #30
 80047e8:	bf58      	it	pl
 80047ea:	6962      	ldrpl	r2, [r4, #20]
 80047ec:	60a2      	str	r2, [r4, #8]
 80047ee:	e7f4      	b.n	80047da <__swsetup_r+0x8e>
 80047f0:	2000      	movs	r0, #0
 80047f2:	e7f7      	b.n	80047e4 <__swsetup_r+0x98>
 80047f4:	20000040 	.word	0x20000040

080047f8 <_sbrk_r>:
 80047f8:	b538      	push	{r3, r4, r5, lr}
 80047fa:	4d06      	ldr	r5, [pc, #24]	@ (8004814 <_sbrk_r+0x1c>)
 80047fc:	2300      	movs	r3, #0
 80047fe:	4604      	mov	r4, r0
 8004800:	4608      	mov	r0, r1
 8004802:	602b      	str	r3, [r5, #0]
 8004804:	f7fc f866 	bl	80008d4 <_sbrk>
 8004808:	1c43      	adds	r3, r0, #1
 800480a:	d102      	bne.n	8004812 <_sbrk_r+0x1a>
 800480c:	682b      	ldr	r3, [r5, #0]
 800480e:	b103      	cbz	r3, 8004812 <_sbrk_r+0x1a>
 8004810:	6023      	str	r3, [r4, #0]
 8004812:	bd38      	pop	{r3, r4, r5, pc}
 8004814:	20000298 	.word	0x20000298

08004818 <__swhatbuf_r>:
 8004818:	b570      	push	{r4, r5, r6, lr}
 800481a:	460c      	mov	r4, r1
 800481c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004820:	2900      	cmp	r1, #0
 8004822:	b096      	sub	sp, #88	@ 0x58
 8004824:	4615      	mov	r5, r2
 8004826:	461e      	mov	r6, r3
 8004828:	da0d      	bge.n	8004846 <__swhatbuf_r+0x2e>
 800482a:	89a3      	ldrh	r3, [r4, #12]
 800482c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004830:	f04f 0100 	mov.w	r1, #0
 8004834:	bf14      	ite	ne
 8004836:	2340      	movne	r3, #64	@ 0x40
 8004838:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800483c:	2000      	movs	r0, #0
 800483e:	6031      	str	r1, [r6, #0]
 8004840:	602b      	str	r3, [r5, #0]
 8004842:	b016      	add	sp, #88	@ 0x58
 8004844:	bd70      	pop	{r4, r5, r6, pc}
 8004846:	466a      	mov	r2, sp
 8004848:	f000 f848 	bl	80048dc <_fstat_r>
 800484c:	2800      	cmp	r0, #0
 800484e:	dbec      	blt.n	800482a <__swhatbuf_r+0x12>
 8004850:	9901      	ldr	r1, [sp, #4]
 8004852:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004856:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800485a:	4259      	negs	r1, r3
 800485c:	4159      	adcs	r1, r3
 800485e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004862:	e7eb      	b.n	800483c <__swhatbuf_r+0x24>

08004864 <__smakebuf_r>:
 8004864:	898b      	ldrh	r3, [r1, #12]
 8004866:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004868:	079d      	lsls	r5, r3, #30
 800486a:	4606      	mov	r6, r0
 800486c:	460c      	mov	r4, r1
 800486e:	d507      	bpl.n	8004880 <__smakebuf_r+0x1c>
 8004870:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004874:	6023      	str	r3, [r4, #0]
 8004876:	6123      	str	r3, [r4, #16]
 8004878:	2301      	movs	r3, #1
 800487a:	6163      	str	r3, [r4, #20]
 800487c:	b003      	add	sp, #12
 800487e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004880:	ab01      	add	r3, sp, #4
 8004882:	466a      	mov	r2, sp
 8004884:	f7ff ffc8 	bl	8004818 <__swhatbuf_r>
 8004888:	9f00      	ldr	r7, [sp, #0]
 800488a:	4605      	mov	r5, r0
 800488c:	4639      	mov	r1, r7
 800488e:	4630      	mov	r0, r6
 8004890:	f7ff fb18 	bl	8003ec4 <_malloc_r>
 8004894:	b948      	cbnz	r0, 80048aa <__smakebuf_r+0x46>
 8004896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800489a:	059a      	lsls	r2, r3, #22
 800489c:	d4ee      	bmi.n	800487c <__smakebuf_r+0x18>
 800489e:	f023 0303 	bic.w	r3, r3, #3
 80048a2:	f043 0302 	orr.w	r3, r3, #2
 80048a6:	81a3      	strh	r3, [r4, #12]
 80048a8:	e7e2      	b.n	8004870 <__smakebuf_r+0xc>
 80048aa:	89a3      	ldrh	r3, [r4, #12]
 80048ac:	6020      	str	r0, [r4, #0]
 80048ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048b2:	81a3      	strh	r3, [r4, #12]
 80048b4:	9b01      	ldr	r3, [sp, #4]
 80048b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80048ba:	b15b      	cbz	r3, 80048d4 <__smakebuf_r+0x70>
 80048bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048c0:	4630      	mov	r0, r6
 80048c2:	f000 f81d 	bl	8004900 <_isatty_r>
 80048c6:	b128      	cbz	r0, 80048d4 <__smakebuf_r+0x70>
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	f023 0303 	bic.w	r3, r3, #3
 80048ce:	f043 0301 	orr.w	r3, r3, #1
 80048d2:	81a3      	strh	r3, [r4, #12]
 80048d4:	89a3      	ldrh	r3, [r4, #12]
 80048d6:	431d      	orrs	r5, r3
 80048d8:	81a5      	strh	r5, [r4, #12]
 80048da:	e7cf      	b.n	800487c <__smakebuf_r+0x18>

080048dc <_fstat_r>:
 80048dc:	b538      	push	{r3, r4, r5, lr}
 80048de:	4d07      	ldr	r5, [pc, #28]	@ (80048fc <_fstat_r+0x20>)
 80048e0:	2300      	movs	r3, #0
 80048e2:	4604      	mov	r4, r0
 80048e4:	4608      	mov	r0, r1
 80048e6:	4611      	mov	r1, r2
 80048e8:	602b      	str	r3, [r5, #0]
 80048ea:	f7fb ffcb 	bl	8000884 <_fstat>
 80048ee:	1c43      	adds	r3, r0, #1
 80048f0:	d102      	bne.n	80048f8 <_fstat_r+0x1c>
 80048f2:	682b      	ldr	r3, [r5, #0]
 80048f4:	b103      	cbz	r3, 80048f8 <_fstat_r+0x1c>
 80048f6:	6023      	str	r3, [r4, #0]
 80048f8:	bd38      	pop	{r3, r4, r5, pc}
 80048fa:	bf00      	nop
 80048fc:	20000298 	.word	0x20000298

08004900 <_isatty_r>:
 8004900:	b538      	push	{r3, r4, r5, lr}
 8004902:	4d06      	ldr	r5, [pc, #24]	@ (800491c <_isatty_r+0x1c>)
 8004904:	2300      	movs	r3, #0
 8004906:	4604      	mov	r4, r0
 8004908:	4608      	mov	r0, r1
 800490a:	602b      	str	r3, [r5, #0]
 800490c:	f7fb ffca 	bl	80008a4 <_isatty>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d102      	bne.n	800491a <_isatty_r+0x1a>
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	b103      	cbz	r3, 800491a <_isatty_r+0x1a>
 8004918:	6023      	str	r3, [r4, #0]
 800491a:	bd38      	pop	{r3, r4, r5, pc}
 800491c:	20000298 	.word	0x20000298

08004920 <_init>:
 8004920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004922:	bf00      	nop
 8004924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004926:	bc08      	pop	{r3}
 8004928:	469e      	mov	lr, r3
 800492a:	4770      	bx	lr

0800492c <_fini>:
 800492c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800492e:	bf00      	nop
 8004930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004932:	bc08      	pop	{r3}
 8004934:	469e      	mov	lr, r3
 8004936:	4770      	bx	lr
