#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 20 21:32:37 2023
# Process ID: 56144
# Current directory: D:/destop/vivado/RVfpga_SoC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent63304 D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.xpr
# Log file: D:/destop/vivado/RVfpga_SoC/vivado.log
# Journal file: D:/destop/vivado/RVfpga_SoC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.xpr
open_bd_design {D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name My_PWM_v1_0_project -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.tmp/My_PWM_v1_0_project d:/destop/vivado/ip/My_PWM_1.0/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RVfpga_SoC
open_bd_design {D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
validate_bd_design -force
update_ip_catalog -rebuild
set_property previous_version_for_upgrade xilinx.com:user:My_PWM:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {swerv_soc_axi_gpio_0_0 swerv_soc_My_PWM_0_0 swerv_soc_axi_iic_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {swerv_soc_axi_gpio_0_0 swerv_soc_My_PWM_0_0 swerv_soc_axi_iic_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs -jobs 6 {swerv_soc_axi_gpio_0_0_synth_1 swerv_soc_axi_iic_0_0_synth_1 swerv_soc_My_PWM_0_0_synth_1}
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project My_PWM_v1_0_project
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RVfpga_SoC
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:My_PWM:2.0 [get_ips  swerv_soc_My_PWM_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips swerv_soc_My_PWM_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs  swerv_soc_My_PWM_0_0_synth_1
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project My_PWM_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RVfpga_SoC
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:My_PWM:2.0 [get_ips  swerv_soc_My_PWM_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips swerv_soc_My_PWM_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs  swerv_soc_My_PWM_0_0_synth_1
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project My_PWM_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/destop/vivado/ip
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:My_PWM:2.0 [get_ips  swerv_soc_My_PWM_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips swerv_soc_My_PWM_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name My_PWM_v2_0_project -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.tmp/My_PWM_v2_0_project d:/destop/vivado/ip/My_PWM_1.0/component.xml
update_compile_order -fileset sources_1
current_project RVfpga_SoC
close_bd_design [get_bd_designs swerv_soc]
open_bd_design {D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
close_project
