{"context": " More than 1 year has passed since last update.\n\n\u306f\u3058\u3081\u306b\n\u4e45\u3057\u3076\u308a\u306b Altera \u793e\u306e Quartus \u3092\u4f7f\u3063\u3066\u305f\u6642\u3001\u8eab\u306b\u899a\u3048\u306e\u7121\u3044\u300cError (10517): VHDL type mismatch error at xxxx.vhd(nn): boolean type does not match integer literal\u300d(xxxx.vhd\u306fIP\u306e\u30c8\u30c3\u30d7\u968e\u5c64\u306eVHDL\u306e\u30d5\u30a1\u30a4\u30eb\u540d\u3067nn\u306f\u884c\u756a\u53f7)\u306b\u51fa\u304f\u308f\u3057\u307e\u3057\u305f\u3002\n\u305d\u306e\u5bfe\u51e6\u65b9\u6cd5\u304c\u5224\u308a\u306b\u304f\u304b\u3063\u305f\u306e\u3067\u3001\u9632\u5099\u9332\u3068\u3057\u3066\u30e1\u30e2\u3063\u3066\u304a\u304d\u307e\u3059\u3002\n\n\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f\u74b0\u5883\n\nAltera \u793e Quartus Prime Verion 15.1.0 Build 185 10/21/2015 SJ Lite Edition \nQsys \u3092\u4f7f\u3063\u3066\u5404\u7a2eIP\u3092\u63a5\u7d9a\u3057\u3066\u3044\u308b\n\u4f7f\u3063\u3066\u3044\u308bIP\u306e\u3046\u3061\u3001Top\u968e\u5c64\u306eHDL \u304c VHDL\u3000\u304b\u3064 generic \u306b boolean \u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u5909\u6570\u304c\u3042\u308b IP \u304c\u3042\u308b\nQuartus Prime \u306e Setting > IP Settings > IP generation HDL preference: \u304c Verilog \u306b\u306a\u3063\u3066\u3044\u308b\n\n\n\u30c8\u30e9\u30d6\u30eb\u306e\u539f\u56e0\nQuartus Prime \u306e Setting > IP Settings > IP generation HDL preference: \u304c Verilog \u306b\u306a\u3063\u3066\u3044\u308b\u3068\u3001Analyze\u6642\u306b Qsys\u3067\u4f5c\u3063\u305fHDL\u306e\u30c8\u30c3\u30d7\u968e\u5c64\u306eHDL\u304c Verilog-HDL \u306b\u5909\u63db\u3055\u308c\u3066\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u5185(db/ip/xxxx/xxxx.v xxxx \u306b\u306f Qsys \u3067\u4f5c\u3063\u305f\u30b7\u30b9\u30c6\u30e0\u306e\u540d\u524d)\u306b\u53d6\u308a\u8fbc\u307e\u308c\u308b\u3088\u3046\u3067\u3059\u3002\u305d\u306e\u969b\u3001\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3057\u305fIP\u306eboolean\u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u5909\u6570\u306b(true/false)\u3067\u306f\u306a\u304f(1/0)\u3092\u8a2d\u5b9a\u3057\u3066\u3057\u307e\u3044\u307e\u3059\u3002\u3067\u3001IP\u306e\u30c8\u30c3\u30d7\u968e\u5c64\u304cVHDL\u3060\u3068\u3001\u5f53\u7136 boolean\u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u306b 1 or 0 \u3092\u8a2d\u5b9a\u3057\u3066\u3044\u308b\u3053\u3068\u306b\u306a\u308a\u3001VHDL\u306e\u6587\u6cd5\u30a8\u30e9\u30fc\u306b\u306a\u308b\u308f\u3051\u3067\u3059\u3002\n\n\u5bfe\u51e6\u65b9\u6cd5\n\u5bfe\u51e6\u65b9\u6cd5\u306f\u3001\u6b21\u306e\u3044\u305a\u308c\u304b\u3067\u3059\n\nQuartus Prime \u306e Setting > IP Settings > IP generation HDL preference: \u3092 VHDL \u306b\u3059\u308b\nIP\u306eTop\u968e\u5c64\u306eVHDL\u3092\u3001Verilog\u306b\u66f8\u304d\u63db\u3048\u308b\nIP\u306eboolean\u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u3092Integer\u578b\u306b\u3059\u308b\n\n\u6b63\u76f4\u3001IP\u3092\u66f8\u304d\u63db\u3048\u308b\u306e\u306f\u624b\u9593\u3060\u3057\u3001\u305d\u3082\u305d\u3082\u4ed6\u8005\u306e\u4f5c\u3063\u305fIP\u3060\u3068\u3069\u3046\u3057\u3088\u3046\u3082\u7121\u3044\u306e\u3067\u3001\u591a\u5206 1 \u304c\u4e00\u756a\u697d\u3002\n\n\u53c2\u8003\n\u4f3c\u305f\u3088\u3046\u306a\u30c8\u30e9\u30d6\u30eb\u304c\u5831\u544a\u3055\u308c\u3066\u3044\u307e\u3059\n\n\nError: VHDL type mismatch error at .vhd: boolean type does not match integer literal\n2013\u5e742\u6708\u306b\u5831\u544a\u3055\u308c\u3066\u3044\u3066\u3001\u300cThis issue will be fixed in a future release of Quartus\u00ae II software.\u300d\u306a\u3093\u3066\u66f8\u3044\u3066\u307e\u3059\u304c\u3002\n\nError (10517): VHDL type mismatch error at altera_epcq_controller_core.vhd(17): boolean type does not match integer literal\n\u3053\u308c\u3082\u591a\u5206\u540c\u3058\u539f\u56e0\u304b\u306a\u3002\u89e3\u6c7a\u7b56\u3068\u3057\u3066\u300cUse the Verilog language for Qsys generation.\u300d\u3068\u3042\u308a\u307e\u3059\u304c\u3001\u79c1\u304c\u8a66\u3057\u3066\u307f\u305f\u3068\u3053\u308d\u3001Qsys \u306e generation HDL \u3092 Verilog \u306b\u3057\u3066\u3082 VHDL \u306b\u3057\u3066\u3082\u7d50\u679c\u306f\u5909\u308f\u308a\u307e\u305b\u3093\u3067\u3057\u305f\u3002\u3053\u3061\u3089\u306b\u306f\u300cThis problem is fixed in version 15.0 of the Quartus II software.\u300d\u3068\u3042\u308a\u307e\u3059\u304c\u3002\n\n\u3082\u3057\u304b\u3057\u3066\u3001Setting > IP Settings > IP generation HDL preference: \u3092 VHDL \u306b\u3059\u308b\u306e\u304c\u89e3\u6c7a\u7b56\u3063\u3066\u3053\u3068\u306a\u3093\u3060\u308d\u3046\u304b\uff1f\u3000\u3060\u3068\u3057\u305f\u3089\u3061\u3087\u3063\u3068\u30b9\u30b8\u9055\u3044\u306a\u89e3\u6c7a\u7b56\u3067\u3059\u306d\u3002\u305d\u3082\u305d\u3082 Verilog-HDL \u306b\u5909\u63db\u3059\u308b\u969b\u306b Boolean \u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u3092\u3061\u3083\u3093\u3068 true/false \u306b\u3059\u308b\u306e\u304c\u30b9\u30b8\u3058\u3083\u306a\u3044\u304b\u306a\uff5e\u3002\n#\u306f\u3058\u3081\u306b\n\n\u4e45\u3057\u3076\u308a\u306b Altera \u793e\u306e Quartus \u3092\u4f7f\u3063\u3066\u305f\u6642\u3001\u8eab\u306b\u899a\u3048\u306e\u7121\u3044\u300cError (10517): VHDL type mismatch error at xxxx.vhd(nn): boolean type does not match integer literal\u300d(xxxx.vhd\u306fIP\u306e\u30c8\u30c3\u30d7\u968e\u5c64\u306eVHDL\u306e\u30d5\u30a1\u30a4\u30eb\u540d\u3067nn\u306f\u884c\u756a\u53f7)\u306b\u51fa\u304f\u308f\u3057\u307e\u3057\u305f\u3002\n\u305d\u306e\u5bfe\u51e6\u65b9\u6cd5\u304c\u5224\u308a\u306b\u304f\u304b\u3063\u305f\u306e\u3067\u3001\u9632\u5099\u9332\u3068\u3057\u3066\u30e1\u30e2\u3063\u3066\u304a\u304d\u307e\u3059\u3002\n\n#\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f\u74b0\u5883\n\n- Altera \u793e Quartus Prime Verion 15.1.0 Build 185 10/21/2015 SJ Lite Edition \n- Qsys \u3092\u4f7f\u3063\u3066\u5404\u7a2eIP\u3092\u63a5\u7d9a\u3057\u3066\u3044\u308b\n- \u4f7f\u3063\u3066\u3044\u308bIP\u306e\u3046\u3061\u3001Top\u968e\u5c64\u306eHDL \u304c VHDL\u3000\u304b\u3064 generic \u306b boolean \u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u5909\u6570\u304c\u3042\u308b IP \u304c\u3042\u308b\n- Quartus Prime \u306e Setting > IP Settings > IP generation HDL preference: \u304c Verilog \u306b\u306a\u3063\u3066\u3044\u308b\n\n\n#\u30c8\u30e9\u30d6\u30eb\u306e\u539f\u56e0\n\nQuartus Prime \u306e Setting > IP Settings > IP generation HDL preference: \u304c Verilog \u306b\u306a\u3063\u3066\u3044\u308b\u3068\u3001Analyze\u6642\u306b Qsys\u3067\u4f5c\u3063\u305fHDL\u306e\u30c8\u30c3\u30d7\u968e\u5c64\u306eHDL\u304c Verilog-HDL \u306b\u5909\u63db\u3055\u308c\u3066\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u5185(db/ip/xxxx/xxxx.v xxxx \u306b\u306f Qsys \u3067\u4f5c\u3063\u305f\u30b7\u30b9\u30c6\u30e0\u306e\u540d\u524d)\u306b\u53d6\u308a\u8fbc\u307e\u308c\u308b\u3088\u3046\u3067\u3059\u3002\u305d\u306e\u969b\u3001\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3057\u305fIP\u306eboolean\u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u5909\u6570\u306b(true/false)\u3067\u306f\u306a\u304f(1/0)\u3092\u8a2d\u5b9a\u3057\u3066\u3057\u307e\u3044\u307e\u3059\u3002\u3067\u3001IP\u306e\u30c8\u30c3\u30d7\u968e\u5c64\u304cVHDL\u3060\u3068\u3001\u5f53\u7136 boolean\u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u306b 1 or 0 \u3092\u8a2d\u5b9a\u3057\u3066\u3044\u308b\u3053\u3068\u306b\u306a\u308a\u3001VHDL\u306e\u6587\u6cd5\u30a8\u30e9\u30fc\u306b\u306a\u308b\u308f\u3051\u3067\u3059\u3002\n\n\n#\u5bfe\u51e6\u65b9\u6cd5\n\n\u5bfe\u51e6\u65b9\u6cd5\u306f\u3001\u6b21\u306e\u3044\u305a\u308c\u304b\u3067\u3059\n\n1. Quartus Prime \u306e Setting > IP Settings > IP generation HDL preference: \u3092 VHDL \u306b\u3059\u308b\n2. IP\u306eTop\u968e\u5c64\u306eVHDL\u3092\u3001Verilog\u306b\u66f8\u304d\u63db\u3048\u308b\n3. IP\u306eboolean\u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u3092Integer\u578b\u306b\u3059\u308b\n\n\u6b63\u76f4\u3001IP\u3092\u66f8\u304d\u63db\u3048\u308b\u306e\u306f\u624b\u9593\u3060\u3057\u3001\u305d\u3082\u305d\u3082\u4ed6\u8005\u306e\u4f5c\u3063\u305fIP\u3060\u3068\u3069\u3046\u3057\u3088\u3046\u3082\u7121\u3044\u306e\u3067\u3001\u591a\u5206 1 \u304c\u4e00\u756a\u697d\u3002\n\n#\u53c2\u8003\n\n\u4f3c\u305f\u3088\u3046\u306a\u30c8\u30e9\u30d6\u30eb\u304c\u5831\u544a\u3055\u308c\u3066\u3044\u307e\u3059\n\n- [Error: VHDL type mismatch error at <component_name>.vhd: boolean type does not match integer literal](https://www.altera.com/support/support-resources/knowledge-base/solutions/rd05212011_256.html)    \n   2013\u5e742\u6708\u306b\u5831\u544a\u3055\u308c\u3066\u3044\u3066\u3001\u300cThis issue will be fixed in a future release of Quartus\u00ae II software.\u300d\u306a\u3093\u3066\u66f8\u3044\u3066\u307e\u3059\u304c\u3002\n- [Error (10517): VHDL type mismatch error at altera_epcq_controller_core.vhd(17): boolean type does not match integer literal](http://wl.altera.co.jp/support/kdb/solutions/rd03252015_975.html)    \n\u3053\u308c\u3082\u591a\u5206\u540c\u3058\u539f\u56e0\u304b\u306a\u3002\u89e3\u6c7a\u7b56\u3068\u3057\u3066\u300cUse the Verilog language for Qsys generation.\u300d\u3068\u3042\u308a\u307e\u3059\u304c\u3001\u79c1\u304c\u8a66\u3057\u3066\u307f\u305f\u3068\u3053\u308d\u3001Qsys \u306e generation HDL \u3092 Verilog \u306b\u3057\u3066\u3082 VHDL \u306b\u3057\u3066\u3082\u7d50\u679c\u306f\u5909\u308f\u308a\u307e\u305b\u3093\u3067\u3057\u305f\u3002\u3053\u3061\u3089\u306b\u306f\u300cThis problem is fixed in version 15.0 of the Quartus II software.\u300d\u3068\u3042\u308a\u307e\u3059\u304c\u3002\n\n\u3082\u3057\u304b\u3057\u3066\u3001Setting > IP Settings > IP generation HDL preference: \u3092 VHDL \u306b\u3059\u308b\u306e\u304c\u89e3\u6c7a\u7b56\u3063\u3066\u3053\u3068\u306a\u3093\u3060\u308d\u3046\u304b\uff1f\u3000\u3060\u3068\u3057\u305f\u3089\u3061\u3087\u3063\u3068\u30b9\u30b8\u9055\u3044\u306a\u89e3\u6c7a\u7b56\u3067\u3059\u306d\u3002\u305d\u3082\u305d\u3082 Verilog-HDL \u306b\u5909\u63db\u3059\u308b\u969b\u306b Boolean \u578b\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\u3092\u3061\u3083\u3093\u3068 true/false \u306b\u3059\u308b\u306e\u304c\u30b9\u30b8\u3058\u3083\u306a\u3044\u304b\u306a\uff5e\u3002\n\n\n\n\n\n\n\n\n\n", "tags": ["Altera", "quartus", "FPGA", "VHDL"]}