// Seed: 3492845479
`timescale 1 ps / 1ps
`define pp_3 0
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2
);
  type_8 id_4 (
      .id_0 (1),
      .id_1 (id_3),
      .id_2 (1),
      .id_3 (1),
      .id_4 (1),
      .id_5 (1),
      .id_6 (),
      .id_7 (1),
      .id_8 (1),
      .id_9 (id_3[(1)]),
      .id_10(),
      .id_11(1),
      .id_12(1)
  );
  wor id_5;
  always @(posedge 1'b0) id_3 = id_5;
endmodule
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
module module_1 (
    input logic id_0
    , id_3
);
endmodule
