 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : control
Version: D-2010.03-SP5
Date   : Wed Mar 16 12:30:03 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U69/ZN (AND3_X2)                         0.08       0.47 f
  U131/ZN (AOI222_X1)                      0.14       0.62 r
  U46/ZN (NAND4_X2)                        0.04       0.66 f
  U146/ZN (AOI211_X2)                      0.09       0.74 r
  U27/ZN (NAND4_X2)                        0.03       0.77 f
  ALUCtrl[3] (out)                         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U69/ZN (AND3_X2)                         0.08       0.46 f
  U131/ZN (AOI222_X1)                      0.14       0.61 r
  U46/ZN (NAND4_X2)                        0.04       0.65 f
  U146/ZN (AOI211_X2)                      0.09       0.74 r
  U27/ZN (NAND4_X2)                        0.03       0.77 f
  ALUCtrl[3] (out)                         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U57/ZN (AND3_X2)                         0.07       0.53 f
  U122/ZN (AOI21_X2)                       0.07       0.60 r
  U46/ZN (NAND4_X2)                        0.03       0.63 f
  U146/ZN (AOI211_X2)                      0.09       0.72 r
  U27/ZN (NAND4_X2)                        0.03       0.75 f
  ALUCtrl[3] (out)                         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.45 f
  U131/ZN (AOI222_X1)                      0.14       0.59 r
  U46/ZN (NAND4_X2)                        0.04       0.63 f
  U146/ZN (AOI211_X2)                      0.09       0.72 r
  U27/ZN (NAND4_X2)                        0.03       0.75 f
  ALUCtrl[3] (out)                         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U131/ZN (AOI222_X1)                      0.14       0.59 r
  U46/ZN (NAND4_X2)                        0.04       0.63 f
  U146/ZN (AOI211_X2)                      0.09       0.71 r
  U27/ZN (NAND4_X2)                        0.03       0.74 f
  ALUCtrl[3] (out)                         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U57/ZN (AND3_X2)                         0.07       0.52 f
  U122/ZN (AOI21_X2)                       0.07       0.59 r
  U46/ZN (NAND4_X2)                        0.03       0.63 f
  U146/ZN (AOI211_X2)                      0.09       0.71 r
  U27/ZN (NAND4_X2)                        0.03       0.74 f
  ALUCtrl[3] (out)                         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U131/ZN (AOI222_X1)                      0.14       0.58 r
  U46/ZN (NAND4_X2)                        0.04       0.62 f
  U146/ZN (AOI211_X2)                      0.09       0.71 r
  U27/ZN (NAND4_X2)                        0.03       0.74 f
  ALUCtrl[3] (out)                         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U50/ZN (OAI22_X2)                        0.04       0.57 f
  U95/ZN (INV_X4)                          0.02       0.59 r
  U46/ZN (NAND4_X2)                        0.03       0.62 f
  U146/ZN (AOI211_X2)                      0.09       0.71 r
  U27/ZN (NAND4_X2)                        0.03       0.74 f
  ALUCtrl[3] (out)                         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U131/ZN (AOI222_X1)                      0.14       0.58 r
  U46/ZN (NAND4_X2)                        0.04       0.62 f
  U146/ZN (AOI211_X2)                      0.09       0.71 r
  U27/ZN (NAND4_X2)                        0.03       0.74 f
  ALUCtrl[3] (out)                         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U69/ZN (AND3_X2)                         0.08       0.47 f
  U131/ZN (AOI222_X1)                      0.14       0.62 r
  U46/ZN (NAND4_X2)                        0.04       0.66 f
  U43/ZN (OR3_X2)                          0.08       0.73 f
  ALUCtrl[0] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U50/ZN (OAI22_X2)                        0.04       0.56 f
  U95/ZN (INV_X4)                          0.02       0.58 r
  U46/ZN (NAND4_X2)                        0.03       0.62 f
  U146/ZN (AOI211_X2)                      0.09       0.70 r
  U27/ZN (NAND4_X2)                        0.03       0.73 f
  ALUCtrl[3] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U146/ZN (AOI211_X2)                      0.09       0.70 r
  U27/ZN (NAND4_X2)                        0.03       0.73 f
  ALUCtrl[3] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U146/ZN (AOI211_X2)                      0.09       0.70 r
  U27/ZN (NAND4_X2)                        0.03       0.73 f
  ALUCtrl[3] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U146/ZN (AOI211_X2)                      0.09       0.70 r
  U27/ZN (NAND4_X2)                        0.03       0.73 f
  ALUCtrl[3] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U69/ZN (AND3_X2)                         0.08       0.46 f
  U131/ZN (AOI222_X1)                      0.14       0.61 r
  U46/ZN (NAND4_X2)                        0.04       0.65 f
  U43/ZN (OR3_X2)                          0.08       0.73 f
  ALUCtrl[0] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U146/ZN (AOI211_X2)                      0.09       0.70 r
  U27/ZN (NAND4_X2)                        0.03       0.73 f
  ALUCtrl[3] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.51 f
  U122/ZN (AOI21_X2)                       0.07       0.58 r
  U46/ZN (NAND4_X2)                        0.03       0.61 f
  U146/ZN (AOI211_X2)                      0.09       0.70 r
  U27/ZN (NAND4_X2)                        0.03       0.73 f
  ALUCtrl[3] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U146/ZN (AOI211_X2)                      0.09       0.69 r
  U27/ZN (NAND4_X2)                        0.03       0.73 f
  ALUCtrl[3] (out)                         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U146/ZN (AOI211_X2)                      0.09       0.69 r
  U27/ZN (NAND4_X2)                        0.03       0.72 f
  ALUCtrl[3] (out)                         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.56 r
  U46/ZN (NAND4_X2)                        0.04       0.60 f
  U146/ZN (AOI211_X2)                      0.09       0.69 r
  U27/ZN (NAND4_X2)                        0.03       0.72 f
  ALUCtrl[3] (out)                         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.50 f
  U122/ZN (AOI21_X2)                       0.07       0.57 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U146/ZN (AOI211_X2)                      0.09       0.69 r
  U27/ZN (NAND4_X2)                        0.03       0.72 f
  ALUCtrl[3] (out)                         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.63 r
  U146/ZN (AOI211_X2)                      0.04       0.67 f
  U27/ZN (NAND4_X2)                        0.05       0.72 r
  ALUCtrl[3] (out)                         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.63 r
  U146/ZN (AOI211_X2)                      0.04       0.67 f
  U27/ZN (NAND4_X2)                        0.05       0.72 r
  ALUCtrl[3] (out)                         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.50 f
  U122/ZN (AOI21_X2)                       0.07       0.57 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U146/ZN (AOI211_X2)                      0.09       0.69 r
  U27/ZN (NAND4_X2)                        0.03       0.72 f
  ALUCtrl[3] (out)                         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U146/ZN (AOI211_X2)                      0.04       0.67 f
  U27/ZN (NAND4_X2)                        0.05       0.72 r
  ALUCtrl[3] (out)                         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.55 f
  U95/ZN (INV_X4)                          0.02       0.57 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U146/ZN (AOI211_X2)                      0.09       0.69 r
  U27/ZN (NAND4_X2)                        0.03       0.72 f
  ALUCtrl[3] (out)                         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U146/ZN (AOI211_X2)                      0.04       0.66 f
  U27/ZN (NAND4_X2)                        0.05       0.71 r
  ALUCtrl[3] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U130/ZN (NAND3_X2)                       0.04       0.50 r
  U129/ZN (OAI21_X2)                       0.03       0.54 f
  U58/ZN (AOI221_X2)                       0.11       0.65 r
  U87/ZN (INV_X4)                          0.01       0.66 f
  U43/ZN (OR3_X2)                          0.05       0.71 f
  ALUCtrl[0] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.54 f
  U95/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U146/ZN (AOI211_X2)                      0.04       0.66 f
  U27/ZN (NAND4_X2)                        0.05       0.71 r
  ALUCtrl[3] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U146/ZN (AOI211_X2)                      0.04       0.66 f
  U27/ZN (NAND4_X2)                        0.05       0.71 r
  ALUCtrl[3] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U131/ZN (AOI222_X1)                      0.14       0.55 r
  U46/ZN (NAND4_X2)                        0.04       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U57/ZN (AND3_X2)                         0.07       0.53 f
  U122/ZN (AOI21_X2)                       0.07       0.60 r
  U46/ZN (NAND4_X2)                        0.03       0.63 f
  U43/ZN (OR3_X2)                          0.08       0.71 f
  ALUCtrl[0] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U120/ZN (NAND3_X2)                       0.04       0.50 r
  U119/ZN (OAI21_X2)                       0.04       0.54 f
  U89/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U146/ZN (AOI211_X2)                      0.04       0.66 f
  U27/ZN (NAND4_X2)                        0.05       0.71 r
  ALUCtrl[3] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U131/ZN (AOI222_X1)                      0.14       0.55 r
  U46/ZN (NAND4_X2)                        0.04       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U69/ZN (AND3_X2)                         0.08       0.47 f
  U39/ZN (AND3_X2)                         0.07       0.54 f
  U124/ZN (AOI21_X2)                       0.09       0.63 r
  U88/ZN (INV_X4)                          0.01       0.64 f
  U37/ZN (NOR4_X2)                         0.04       0.68 r
  U36/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[1] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.54 f
  U95/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.45 f
  U131/ZN (AOI222_X1)                      0.14       0.59 r
  U46/ZN (NAND4_X2)                        0.04       0.63 f
  U43/ZN (OR3_X2)                          0.08       0.71 f
  ALUCtrl[0] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U146/ZN (AOI211_X2)                      0.04       0.66 f
  U27/ZN (NAND4_X2)                        0.05       0.71 r
  ALUCtrl[3] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.40 f
  U131/ZN (AOI222_X1)                      0.14       0.55 r
  U46/ZN (NAND4_X2)                        0.04       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.68 r
  U27/ZN (NAND4_X2)                        0.03       0.71 f
  ALUCtrl[3] (out)                         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.60 r
  U37/ZN (NOR4_X2)                         0.05       0.65 f
  U36/ZN (NAND4_X2)                        0.06       0.71 r
  ALUCtrl[1] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U146/ZN (AOI211_X2)                      0.04       0.65 f
  U27/ZN (NAND4_X2)                        0.05       0.71 r
  ALUCtrl[3] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U146/ZN (AOI211_X2)                      0.04       0.65 f
  U27/ZN (NAND4_X2)                        0.05       0.71 r
  ALUCtrl[3] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.60 r
  U37/ZN (NOR4_X2)                         0.05       0.65 f
  U36/ZN (NAND4_X2)                        0.06       0.71 r
  ALUCtrl[1] (out)                         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U131/ZN (AOI222_X1)                      0.14       0.59 r
  U46/ZN (NAND4_X2)                        0.04       0.63 f
  U43/ZN (OR3_X2)                          0.08       0.70 f
  ALUCtrl[0] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U130/ZN (NAND3_X2)                       0.04       0.50 r
  U129/ZN (OAI21_X2)                       0.03       0.53 f
  U58/ZN (AOI221_X2)                       0.11       0.64 r
  U87/ZN (INV_X4)                          0.01       0.65 f
  U43/ZN (OR3_X2)                          0.05       0.70 f
  ALUCtrl[0] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U95/ZN (INV_X4)                          0.02       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.60 r
  U37/ZN (NOR4_X2)                         0.05       0.64 f
  U36/ZN (NAND4_X2)                        0.06       0.70 r
  ALUCtrl[1] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U57/ZN (AND3_X2)                         0.07       0.52 f
  U122/ZN (AOI21_X2)                       0.07       0.59 r
  U46/ZN (NAND4_X2)                        0.03       0.63 f
  U43/ZN (OR3_X2)                          0.08       0.70 f
  ALUCtrl[0] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U114/ZN (OAI33_X1)                       0.07       0.60 f
  U37/ZN (NOR4_X2)                         0.08       0.67 r
  U36/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[1] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U120/ZN (NAND3_X2)                       0.04       0.50 r
  U119/ZN (OAI21_X2)                       0.04       0.53 f
  U89/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U146/ZN (AOI211_X2)                      0.04       0.65 f
  U27/ZN (NAND4_X2)                        0.05       0.70 r
  ALUCtrl[3] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U131/ZN (AOI222_X1)                      0.14       0.58 r
  U46/ZN (NAND4_X2)                        0.04       0.62 f
  U43/ZN (OR3_X2)                          0.08       0.70 f
  ALUCtrl[0] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U146/ZN (AOI211_X2)                      0.04       0.65 f
  U27/ZN (NAND4_X2)                        0.05       0.70 r
  ALUCtrl[3] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U69/ZN (AND3_X2)                         0.08       0.46 f
  U39/ZN (AND3_X2)                         0.07       0.53 f
  U124/ZN (AOI21_X2)                       0.09       0.62 r
  U88/ZN (INV_X4)                          0.01       0.63 f
  U37/ZN (NOR4_X2)                         0.04       0.67 r
  U36/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[1] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U50/ZN (OAI22_X2)                        0.04       0.57 f
  U95/ZN (INV_X4)                          0.02       0.59 r
  U46/ZN (NAND4_X2)                        0.03       0.62 f
  U43/ZN (OR3_X2)                          0.08       0.70 f
  ALUCtrl[0] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U146/ZN (AOI211_X2)                      0.04       0.65 f
  U27/ZN (NAND4_X2)                        0.05       0.70 r
  ALUCtrl[3] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U37/ZN (NOR4_X2)                         0.05       0.64 f
  U36/ZN (NAND4_X2)                        0.06       0.70 r
  ALUCtrl[1] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U95/ZN (INV_X4)                          0.02       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U37/ZN (NOR4_X2)                         0.05       0.64 f
  U36/ZN (NAND4_X2)                        0.06       0.70 r
  ALUCtrl[1] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U95/ZN (INV_X4)                          0.02       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U37/ZN (NOR4_X2)                         0.05       0.64 f
  U36/ZN (NAND4_X2)                        0.06       0.70 r
  ALUCtrl[1] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U69/ZN (AND3_X2)                         0.08       0.39 f
  U131/ZN (AOI222_X1)                      0.14       0.54 r
  U46/ZN (NAND4_X2)                        0.04       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.67 r
  U27/ZN (NAND4_X2)                        0.03       0.70 f
  ALUCtrl[3] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U131/ZN (AOI222_X1)                      0.14       0.58 r
  U46/ZN (NAND4_X2)                        0.04       0.62 f
  U43/ZN (OR3_X2)                          0.08       0.70 f
  ALUCtrl[0] (out)                         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.60 r
  U146/ZN (AOI211_X2)                      0.04       0.64 f
  U27/ZN (NAND4_X2)                        0.05       0.70 r
  ALUCtrl[3] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U37/ZN (NOR4_X2)                         0.05       0.64 f
  U36/ZN (NAND4_X2)                        0.06       0.70 r
  ALUCtrl[1] (out)                         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U114/ZN (OAI33_X1)                       0.07       0.59 f
  U37/ZN (NOR4_X2)                         0.08       0.66 r
  U36/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[1] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U37/ZN (NOR4_X2)                         0.05       0.63 f
  U36/ZN (NAND4_X2)                        0.06       0.69 r
  ALUCtrl[1] (out)                         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U50/ZN (OAI22_X2)                        0.04       0.56 f
  U95/ZN (INV_X4)                          0.02       0.58 r
  U46/ZN (NAND4_X2)                        0.03       0.62 f
  U43/ZN (OR3_X2)                          0.08       0.69 f
  ALUCtrl[0] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.39 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U37/ZN (NOR4_X2)                         0.05       0.63 f
  U36/ZN (NAND4_X2)                        0.06       0.69 r
  ALUCtrl[1] (out)                         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U37/ZN (NOR4_X2)                         0.05       0.63 f
  U36/ZN (NAND4_X2)                        0.06       0.69 r
  ALUCtrl[1] (out)                         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U43/ZN (OR3_X2)                          0.08       0.69 f
  ALUCtrl[0] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U43/ZN (OR3_X2)                          0.08       0.69 f
  ALUCtrl[0] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U44/ZN (OAI22_X2)                        0.04       0.57 f
  U37/ZN (NOR4_X2)                         0.09       0.66 r
  U36/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[1] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U37/ZN (NOR4_X2)                         0.05       0.63 f
  U36/ZN (NAND4_X2)                        0.06       0.69 r
  ALUCtrl[1] (out)                         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.47 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U37/ZN (NOR4_X2)                         0.05       0.63 f
  U36/ZN (NAND4_X2)                        0.06       0.69 r
  ALUCtrl[1] (out)                         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U43/ZN (OR3_X2)                          0.08       0.69 f
  ALUCtrl[0] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U37/ZN (NOR4_X2)                         0.05       0.63 f
  U36/ZN (NAND4_X2)                        0.06       0.69 r
  ALUCtrl[1] (out)                         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U57/ZN (AND3_X2)                         0.07       0.47 f
  U122/ZN (AOI21_X2)                       0.07       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.48 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U58/ZN (AOI221_X2)                       0.11       0.62 r
  U87/ZN (INV_X4)                          0.01       0.63 f
  U43/ZN (OR3_X2)                          0.05       0.69 f
  ALUCtrl[0] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U57/ZN (AND3_X2)                         0.07       0.47 f
  U122/ZN (AOI21_X2)                       0.07       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.66 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.69 f
  ALUCtrl[3] (out)                         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.53 r
  U95/ZN (INV_X4)                          0.01       0.54 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U146/ZN (AOI211_X2)                      0.04       0.63 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.51 f
  U122/ZN (AOI21_X2)                       0.07       0.58 r
  U46/ZN (NAND4_X2)                        0.03       0.61 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.53 r
  U95/ZN (INV_X4)                          0.01       0.54 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U146/ZN (AOI211_X2)                      0.04       0.63 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.48 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U89/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.54 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U146/ZN (AOI211_X2)                      0.04       0.63 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.57 r
  U46/ZN (NAND4_X2)                        0.04       0.61 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.45 f
  U39/ZN (AND3_X2)                         0.07       0.52 f
  U124/ZN (AOI21_X2)                       0.09       0.60 r
  U88/ZN (INV_X4)                          0.01       0.61 f
  U37/ZN (NOR4_X2)                         0.04       0.65 r
  U36/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[1] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U57/ZN (AND3_X2)                         0.07       0.46 f
  U122/ZN (AOI21_X2)                       0.07       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U146/ZN (AOI211_X2)                      0.04       0.63 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U37/ZN (NOR4_X2)                         0.05       0.62 f
  U36/ZN (NAND4_X2)                        0.06       0.68 r
  ALUCtrl[1] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U58/ZN (AOI221_X2)                       0.11       0.62 r
  U87/ZN (INV_X4)                          0.01       0.63 f
  U43/ZN (OR3_X2)                          0.05       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U146/ZN (AOI211_X2)                      0.04       0.63 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U146/ZN (AOI211_X2)                      0.04       0.63 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U44/ZN (OAI22_X2)                        0.04       0.56 f
  U37/ZN (NOR4_X2)                         0.09       0.65 r
  U36/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[1] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U146/ZN (AOI211_X2)                      0.04       0.63 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.52 r
  U46/ZN (NAND4_X2)                        0.04       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U131/ZN (AOI222_X1)                      0.14       0.56 r
  U46/ZN (NAND4_X2)                        0.04       0.60 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.50 f
  U122/ZN (AOI21_X2)                       0.07       0.57 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U89/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U58/ZN (AOI221_X2)                       0.11       0.61 r
  U87/ZN (INV_X4)                          0.01       0.62 f
  U43/ZN (OR3_X2)                          0.05       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U130/ZN (NAND3_X2)                       0.04       0.50 r
  U129/ZN (OAI21_X2)                       0.03       0.54 f
  U58/ZN (AOI221_X2)                       0.11       0.65 r
  U30/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[2] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U39/ZN (AND3_X2)                         0.07       0.51 f
  U124/ZN (AOI21_X2)                       0.09       0.60 r
  U88/ZN (INV_X4)                          0.01       0.61 f
  U37/ZN (NOR4_X2)                         0.04       0.65 r
  U36/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[1] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.50 f
  U122/ZN (AOI21_X2)                       0.07       0.57 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.51 f
  U95/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U89/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.44 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U146/ZN (AOI211_X2)                      0.04       0.62 f
  U27/ZN (NAND4_X2)                        0.05       0.68 r
  ALUCtrl[3] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U114/ZN (OAI33_X1)                       0.07       0.57 f
  U37/ZN (NOR4_X2)                         0.08       0.65 r
  U36/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[1] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.51 f
  U95/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.65 r
  U27/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[3] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U39/ZN (AND3_X2)                         0.07       0.51 f
  U124/ZN (AOI21_X2)                       0.09       0.59 r
  U88/ZN (INV_X4)                          0.01       0.61 f
  U37/ZN (NOR4_X2)                         0.04       0.65 r
  U36/ZN (NAND4_X2)                        0.03       0.68 f
  ALUCtrl[1] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.63 r
  U43/ZN (OR3_X2)                          0.05       0.68 r
  ALUCtrl[0] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.63 r
  U43/ZN (OR3_X2)                          0.05       0.68 r
  ALUCtrl[0] (out)                         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.55 f
  U95/ZN (INV_X4)                          0.02       0.57 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U43/ZN (OR3_X2)                          0.08       0.68 f
  ALUCtrl[0] (out)                         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U146/ZN (AOI211_X2)                      0.04       0.62 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U43/ZN (OR3_X2)                          0.05       0.67 r
  ALUCtrl[0] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U146/ZN (AOI211_X2)                      0.04       0.62 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.50 f
  U58/ZN (AOI221_X2)                       0.11       0.61 r
  U87/ZN (INV_X4)                          0.01       0.62 f
  U43/ZN (OR3_X2)                          0.05       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.50 f
  U95/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U146/ZN (AOI211_X2)                      0.04       0.62 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U57/ZN (AND3_X2)                         0.07       0.45 f
  U122/ZN (AOI21_X2)                       0.07       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.60 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U114/ZN (OAI33_X1)                       0.07       0.57 f
  U37/ZN (NOR4_X2)                         0.08       0.64 r
  U36/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[1] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U89/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.59 r
  U88/ZN (INV_X4)                          0.01       0.60 f
  U37/ZN (NOR4_X2)                         0.04       0.64 r
  U36/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[1] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U130/ZN (NAND3_X2)                       0.04       0.50 r
  U129/ZN (OAI21_X2)                       0.03       0.53 f
  U58/ZN (AOI221_X2)                       0.11       0.64 r
  U30/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[2] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.54 f
  U95/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.61 f
  U36/ZN (NAND4_X2)                        0.06       0.67 r
  ALUCtrl[1] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.61 f
  U36/ZN (NAND4_X2)                        0.06       0.67 r
  ALUCtrl[1] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.61 f
  U36/ZN (NAND4_X2)                        0.06       0.67 r
  ALUCtrl[1] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.57 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U43/ZN (OR3_X2)                          0.05       0.67 r
  ALUCtrl[0] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U117/ZN (NAND3_X2)                       0.04       0.43 f
  U50/ZN (OAI22_X2)                        0.08       0.51 r
  U95/ZN (INV_X4)                          0.01       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U146/ZN (AOI211_X2)                      0.04       0.62 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U131/ZN (AOI222_X1)                      0.14       0.55 r
  U46/ZN (NAND4_X2)                        0.04       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U114/ZN (OAI33_X1)                       0.07       0.56 f
  U37/ZN (NOR4_X2)                         0.08       0.64 r
  U36/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[1] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.37 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U120/ZN (NAND3_X2)                       0.04       0.50 r
  U119/ZN (OAI21_X2)                       0.04       0.54 f
  U89/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U131/ZN (AOI222_X1)                      0.14       0.55 r
  U46/ZN (NAND4_X2)                        0.04       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.61 f
  U36/ZN (NAND4_X2)                        0.06       0.67 r
  ALUCtrl[1] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U146/ZN (AOI211_X2)                      0.04       0.62 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.37 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.54 f
  U95/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.50 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U87/ZN (INV_X4)                          0.01       0.61 f
  U43/ZN (OR3_X2)                          0.05       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U43/ZN (OR3_X2)                          0.05       0.67 r
  ALUCtrl[0] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U57/ZN (AND3_X2)                         0.07       0.45 f
  U122/ZN (AOI21_X2)                       0.07       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U43/ZN (OR3_X2)                          0.05       0.67 r
  ALUCtrl[0] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.61 f
  U36/ZN (NAND4_X2)                        0.06       0.67 r
  ALUCtrl[1] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.61 f
  U36/ZN (NAND4_X2)                        0.06       0.67 r
  ALUCtrl[1] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.61 f
  U36/ZN (NAND4_X2)                        0.06       0.67 r
  ALUCtrl[1] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U87/ZN (INV_X4)                          0.01       0.61 f
  U43/ZN (OR3_X2)                          0.05       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.62 r
  U43/ZN (OR3_X2)                          0.05       0.67 r
  ALUCtrl[0] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U89/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.40 f
  U131/ZN (AOI222_X1)                      0.14       0.55 r
  U46/ZN (NAND4_X2)                        0.04       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.67 f
  ALUCtrl[0] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U88/ZN (INV_X4)                          0.01       0.60 f
  U37/ZN (NOR4_X2)                         0.04       0.64 r
  U36/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[1] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U89/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.64 r
  U27/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[3] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U50/ZN (OAI22_X2)                        0.04       0.57 f
  U147/ZN (NOR3_X2)                        0.06       0.64 r
  U30/ZN (NAND4_X2)                        0.03       0.67 f
  ALUCtrl[2] (out)                         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U43/ZN (OR3_X2)                          0.05       0.67 r
  ALUCtrl[0] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.67 r
  ALUCtrl[3] (out)                         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U114/ZN (OAI33_X1)                       0.07       0.56 f
  U37/ZN (NOR4_X2)                         0.08       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U88/ZN (INV_X4)                          0.01       0.59 f
  U37/ZN (NOR4_X2)                         0.04       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U87/ZN (INV_X4)                          0.01       0.61 f
  U43/ZN (OR3_X2)                          0.05       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U50/ZN (OAI22_X2)                        0.04       0.49 f
  U95/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U95/ZN (INV_X4)                          0.02       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.50 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.44 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U37/ZN (NOR4_X2)                         0.05       0.60 f
  U36/ZN (NAND4_X2)                        0.06       0.66 r
  ALUCtrl[1] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U57/ZN (AND3_X2)                         0.06       0.50 r
  U122/ZN (AOI21_X2)                       0.03       0.53 f
  U46/ZN (NAND4_X2)                        0.04       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U44/ZN (OAI22_X2)                        0.04       0.54 f
  U37/ZN (NOR4_X2)                         0.09       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U57/ZN (AND3_X2)                         0.06       0.50 r
  U122/ZN (AOI21_X2)                       0.03       0.53 f
  U46/ZN (NAND4_X2)                        0.04       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.59 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U87/ZN (INV_X4)                          0.01       0.61 f
  U43/ZN (OR3_X2)                          0.05       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U43/ZN (OR3_X2)                          0.05       0.66 r
  ALUCtrl[0] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U87/ZN (INV_X4)                          0.01       0.61 f
  U43/ZN (OR3_X2)                          0.05       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U95/ZN (INV_X4)                          0.01       0.56 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U43/ZN (OR3_X2)                          0.05       0.66 r
  ALUCtrl[0] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U120/ZN (NAND3_X2)                       0.04       0.50 r
  U119/ZN (OAI21_X2)                       0.04       0.53 f
  U89/ZN (INV_X4)                          0.02       0.56 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U57/ZN (AND3_X2)                         0.06       0.50 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U88/ZN (INV_X4)                          0.01       0.59 f
  U37/ZN (NOR4_X2)                         0.04       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U87/ZN (INV_X4)                          0.01       0.61 f
  U43/ZN (OR3_X2)                          0.05       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U146/ZN (AOI211_X2)                      0.04       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U88/ZN (INV_X4)                          0.01       0.59 f
  U37/ZN (NOR4_X2)                         0.04       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U88/ZN (INV_X4)                          0.01       0.59 f
  U37/ZN (NOR4_X2)                         0.04       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U37/ZN (NOR4_X2)                         0.08       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U43/ZN (OR3_X2)                          0.05       0.66 r
  ALUCtrl[0] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U44/ZN (OAI22_X2)                        0.04       0.54 f
  U37/ZN (NOR4_X2)                         0.09       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U50/ZN (OAI22_X2)                        0.04       0.49 f
  U95/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U43/ZN (OR3_X2)                          0.05       0.66 r
  ALUCtrl[0] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U88/ZN (INV_X4)                          0.01       0.59 f
  U37/ZN (NOR4_X2)                         0.04       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.50 r
  U46/ZN (NAND4_X2)                        0.04       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.59 r
  U87/ZN (INV_X4)                          0.01       0.60 f
  U43/ZN (OR3_X2)                          0.05       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U37/ZN (NOR4_X2)                         0.08       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U37/ZN (NOR4_X2)                         0.04       0.60 f
  U36/ZN (NAND4_X2)                        0.06       0.66 r
  ALUCtrl[1] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U95/ZN (INV_X4)                          0.02       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U50/ZN (OAI22_X2)                        0.04       0.56 f
  U147/ZN (NOR3_X2)                        0.06       0.63 r
  U30/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[2] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.61 r
  U43/ZN (OR3_X2)                          0.05       0.66 r
  ALUCtrl[0] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U37/ZN (NOR4_X2)                         0.04       0.60 f
  U36/ZN (NAND4_X2)                        0.06       0.66 r
  ALUCtrl[1] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U95/ZN (INV_X4)                          0.02       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.48 f
  U122/ZN (AOI21_X2)                       0.07       0.55 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U117/ZN (NAND3_X2)                       0.04       0.43 f
  U114/ZN (OAI33_X1)                       0.11       0.55 r
  U37/ZN (NOR4_X2)                         0.05       0.60 f
  U36/ZN (NAND4_X2)                        0.06       0.66 r
  ALUCtrl[1] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U69/ZN (AND3_X2)                         0.08       0.39 f
  U131/ZN (AOI222_X1)                      0.14       0.54 r
  U46/ZN (NAND4_X2)                        0.04       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.66 f
  ALUCtrl[0] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U146/ZN (AOI211_X2)                      0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[3] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U44/ZN (OAI22_X2)                        0.04       0.54 f
  U37/ZN (NOR4_X2)                         0.09       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U37/ZN (NOR4_X2)                         0.04       0.60 f
  U36/ZN (NAND4_X2)                        0.06       0.66 r
  ALUCtrl[1] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.66 r
  ALUCtrl[3] (out)                         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.57 r
  U88/ZN (INV_X4)                          0.01       0.59 f
  U37/ZN (NOR4_X2)                         0.04       0.63 r
  U36/ZN (NAND4_X2)                        0.03       0.66 f
  ALUCtrl[1] (out)                         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U37/ZN (NOR4_X2)                         0.08       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U44/ZN (OAI22_X2)                        0.04       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U69/ZN (AND3_X2)                         0.08       0.47 f
  U58/ZN (AOI221_X2)                       0.12       0.59 r
  U87/ZN (INV_X4)                          0.01       0.60 f
  U43/ZN (OR3_X2)                          0.05       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.58 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.48 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U58/ZN (AOI221_X2)                       0.11       0.62 r
  U30/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[2] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.60 r
  U91/ZN (INV_X4)                          0.01       0.61 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U37/ZN (NOR4_X2)                         0.08       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U95/ZN (INV_X4)                          0.01       0.55 f
  U46/ZN (NAND4_X2)                        0.05       0.60 r
  U43/ZN (OR3_X2)                          0.05       0.65 r
  ALUCtrl[0] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.60 r
  U91/ZN (INV_X4)                          0.01       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U37/ZN (NOR4_X2)                         0.08       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U37/ZN (NOR4_X2)                         0.08       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.60 r
  U91/ZN (INV_X4)                          0.01       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U37/ZN (NOR4_X2)                         0.04       0.59 f
  U36/ZN (NAND4_X2)                        0.06       0.65 r
  ALUCtrl[1] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U130/ZN (NAND3_X2)                       0.04       0.50 r
  U129/ZN (OAI21_X2)                       0.03       0.54 f
  U37/ZN (NOR4_X2)                         0.08       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.44 f
  U119/ZN (OAI21_X2)                       0.05       0.49 r
  U89/ZN (INV_X4)                          0.02       0.51 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.39 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U44/ZN (OAI22_X2)                        0.04       0.53 f
  U37/ZN (NOR4_X2)                         0.09       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U37/ZN (NOR4_X2)                         0.04       0.59 f
  U36/ZN (NAND4_X2)                        0.06       0.65 r
  ALUCtrl[1] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U37/ZN (NOR4_X2)                         0.04       0.59 f
  U36/ZN (NAND4_X2)                        0.06       0.65 r
  ALUCtrl[1] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U147/ZN (NOR3_X2)                        0.04       0.60 f
  U30/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[2] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U58/ZN (AOI221_X2)                       0.11       0.62 r
  U30/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[2] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U69/ZN (AND3_X2)                         0.08       0.35 f
  U131/ZN (AOI222_X1)                      0.14       0.49 r
  U46/ZN (NAND4_X2)                        0.04       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U147/ZN (NOR3_X2)                        0.04       0.60 f
  U30/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[2] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U146/ZN (AOI211_X2)                      0.04       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.47 r
  U114/ZN (OAI33_X1)                       0.07       0.54 f
  U37/ZN (NOR4_X2)                         0.08       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U69/ZN (AND3_X2)                         0.08       0.47 f
  U39/ZN (AND3_X2)                         0.07       0.54 f
  U124/ZN (AOI21_X2)                       0.09       0.63 r
  U30/ZN (NAND4_X2)                        0.02       0.65 f
  ALUCtrl[2] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U69/ZN (AND3_X2)                         0.08       0.47 f
  U39/ZN (AND3_X2)                         0.07       0.54 f
  U124/ZN (AOI21_X2)                       0.09       0.63 r
  U27/ZN (NAND4_X2)                        0.02       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U114/ZN (OAI33_X1)                       0.07       0.60 f
  U91/ZN (INV_X4)                          0.03       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U37/ZN (NOR4_X2)                         0.04       0.59 f
  U36/ZN (NAND4_X2)                        0.06       0.65 r
  ALUCtrl[1] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.43 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U58/ZN (AOI221_X2)                       0.11       0.58 r
  U87/ZN (INV_X4)                          0.01       0.59 f
  U43/ZN (OR3_X2)                          0.05       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.56 r
  U147/ZN (NOR3_X2)                        0.04       0.60 f
  U30/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[2] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.47 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U95/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U91/ZN (INV_X4)                          0.01       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U44/ZN (OAI22_X2)                        0.04       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U58/ZN (AOI221_X2)                       0.11       0.58 r
  U87/ZN (INV_X4)                          0.01       0.59 f
  U43/ZN (OR3_X2)                          0.05       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U69/ZN (AND3_X2)                         0.08       0.46 f
  U58/ZN (AOI221_X2)                       0.12       0.58 r
  U87/ZN (INV_X4)                          0.01       0.59 f
  U43/ZN (OR3_X2)                          0.05       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U37/ZN (NOR4_X2)                         0.04       0.59 f
  U36/ZN (NAND4_X2)                        0.06       0.65 r
  ALUCtrl[1] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U58/ZN (AOI221_X2)                       0.11       0.61 r
  U30/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[2] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U57/ZN (AND3_X2)                         0.07       0.47 f
  U122/ZN (AOI21_X2)                       0.07       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.43 f
  U122/ZN (AOI21_X2)                       0.07       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U120/ZN (NAND3_X2)                       0.04       0.44 r
  U119/ZN (OAI21_X2)                       0.04       0.48 f
  U89/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[3] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U44/ZN (OAI22_X2)                        0.04       0.53 f
  U37/ZN (NOR4_X2)                         0.09       0.62 r
  U36/ZN (NAND4_X2)                        0.03       0.65 f
  ALUCtrl[1] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U91/ZN (INV_X4)                          0.01       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U57/ZN (AND3_X2)                         0.07       0.47 f
  U122/ZN (AOI21_X2)                       0.07       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.65 f
  ALUCtrl[0] (out)                         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.65 r
  ALUCtrl[3] (out)                         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U91/ZN (INV_X4)                          0.01       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U39/ZN (AND3_X2)                         0.07       0.48 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U88/ZN (INV_X4)                          0.01       0.57 f
  U37/ZN (NOR4_X2)                         0.04       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.43 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U120/ZN (NAND3_X2)                       0.04       0.44 r
  U119/ZN (OAI21_X2)                       0.04       0.47 f
  U89/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.53 f
  U37/ZN (NOR4_X2)                         0.09       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.48 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U89/ZN (INV_X4)                          0.02       0.54 r
  U46/ZN (NAND4_X2)                        0.03       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U39/ZN (AND3_X2)                         0.07       0.48 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U88/ZN (INV_X4)                          0.01       0.57 f
  U37/ZN (NOR4_X2)                         0.04       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U130/ZN (NAND3_X2)                       0.04       0.50 r
  U129/ZN (OAI21_X2)                       0.03       0.53 f
  U37/ZN (NOR4_X2)                         0.08       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U37/ZN (NOR4_X2)                         0.04       0.58 f
  U36/ZN (NAND4_X2)                        0.06       0.64 r
  ALUCtrl[1] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U69/ZN (AND3_X2)                         0.08       0.34 f
  U131/ZN (AOI222_X1)                      0.14       0.48 r
  U46/ZN (NAND4_X2)                        0.04       0.53 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U91/ZN (INV_X4)                          0.01       0.60 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U37/ZN (NOR4_X2)                         0.04       0.58 f
  U36/ZN (NAND4_X2)                        0.06       0.64 r
  ALUCtrl[1] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.53 r
  U46/ZN (NAND4_X2)                        0.04       0.57 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U58/ZN (AOI221_X2)                       0.11       0.58 r
  U87/ZN (INV_X4)                          0.01       0.59 f
  U43/ZN (OR3_X2)                          0.05       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U147/ZN (NOR3_X2)                        0.04       0.59 f
  U30/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[2] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.59 r
  U91/ZN (INV_X4)                          0.01       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U57/ZN (AND3_X2)                         0.07       0.46 f
  U122/ZN (AOI21_X2)                       0.07       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.53 r
  U95/ZN (INV_X4)                          0.01       0.54 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U43/ZN (OR3_X2)                          0.05       0.64 r
  ALUCtrl[0] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U120/ZN (NAND3_X2)                       0.04       0.44 r
  U119/ZN (OAI21_X2)                       0.04       0.47 f
  U89/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.50 f
  U58/ZN (AOI221_X2)                       0.11       0.61 r
  U30/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[2] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.53 r
  U95/ZN (INV_X4)                          0.01       0.54 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U43/ZN (OR3_X2)                          0.05       0.64 r
  ALUCtrl[0] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.42 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U37/ZN (NOR4_X2)                         0.09       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.54 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U43/ZN (OR3_X2)                          0.05       0.64 r
  ALUCtrl[0] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U147/ZN (NOR3_X2)                        0.04       0.59 f
  U30/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[2] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U69/ZN (AND3_X2)                         0.08       0.46 f
  U39/ZN (AND3_X2)                         0.07       0.53 f
  U124/ZN (AOI21_X2)                       0.09       0.62 r
  U30/ZN (NAND4_X2)                        0.02       0.64 f
  ALUCtrl[2] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U69/ZN (AND3_X2)                         0.08       0.46 f
  U39/ZN (AND3_X2)                         0.07       0.53 f
  U124/ZN (AOI21_X2)                       0.09       0.62 r
  U27/ZN (NAND4_X2)                        0.02       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U114/ZN (OAI33_X1)                       0.07       0.59 f
  U91/ZN (INV_X4)                          0.03       0.62 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.40 f
  U39/ZN (AND3_X2)                         0.07       0.47 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U88/ZN (INV_X4)                          0.01       0.57 f
  U37/ZN (NOR4_X2)                         0.04       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U147/ZN (NOR3_X2)                        0.04       0.59 f
  U30/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[2] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.42 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U131/ZN (AOI222_X1)                      0.14       0.52 r
  U46/ZN (NAND4_X2)                        0.04       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U37/ZN (NOR4_X2)                         0.04       0.58 f
  U36/ZN (NAND4_X2)                        0.06       0.64 r
  ALUCtrl[1] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.47 r
  U122/ZN (AOI21_X2)                       0.03       0.50 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U37/ZN (NOR4_X2)                         0.04       0.58 f
  U36/ZN (NAND4_X2)                        0.06       0.64 r
  ALUCtrl[1] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.42 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.55 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U89/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.55 f
  U147/ZN (NOR3_X2)                        0.06       0.61 r
  U30/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[2] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U43/ZN (OR3_X2)                          0.05       0.64 r
  ALUCtrl[0] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U37/ZN (NOR4_X2)                         0.09       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U147/ZN (NOR3_X2)                        0.04       0.59 f
  U30/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[2] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U91/ZN (INV_X4)                          0.01       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U91/ZN (INV_X4)                          0.01       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U37/ZN (NOR4_X2)                         0.09       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U37/ZN (NOR4_X2)                         0.04       0.58 f
  U36/ZN (NAND4_X2)                        0.06       0.64 r
  ALUCtrl[1] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U43/ZN (OR3_X2)                          0.05       0.64 r
  ALUCtrl[0] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U43/ZN (OR3_X2)                          0.05       0.64 r
  ALUCtrl[0] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.59 r
  U43/ZN (OR3_X2)                          0.05       0.64 r
  ALUCtrl[0] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U37/ZN (NOR4_X2)                         0.09       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U114/ZN (OAI33_X1)                       0.07       0.53 f
  U37/ZN (NOR4_X2)                         0.08       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U147/ZN (NOR3_X2)                        0.04       0.59 f
  U30/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[2] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U114/ZN (OAI33_X1)                       0.07       0.53 f
  U37/ZN (NOR4_X2)                         0.08       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.51 f
  U95/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U89/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.47 f
  U95/ZN (INV_X4)                          0.02       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U128/ZN (NAND3_X2)                       0.07       0.52 r
  U149/ZN (NOR3_X2)                        0.02       0.55 f
  U148/ZN (AOI21_X2)                       0.06       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U91/ZN (INV_X4)                          0.01       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.51 f
  U95/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.64 f
  ALUCtrl[0] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.46 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.47 f
  U95/ZN (INV_X4)                          0.02       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U146/ZN (AOI211_X2)                      0.09       0.61 r
  U27/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[3] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.50 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[2] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U91/ZN (INV_X4)                          0.01       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[3] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.54 f
  U147/ZN (NOR3_X2)                        0.06       0.61 r
  U30/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[2] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U147/ZN (NOR3_X2)                        0.04       0.58 f
  U30/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[2] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.47 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U37/ZN (NOR4_X2)                         0.09       0.61 r
  U36/ZN (NAND4_X2)                        0.03       0.64 f
  ALUCtrl[1] (out)                         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.55 r
  U147/ZN (NOR3_X2)                        0.04       0.58 f
  U30/ZN (NAND4_X2)                        0.05       0.64 r
  ALUCtrl[2] (out)                         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.34 f
  U57/ZN (AND3_X2)                         0.07       0.41 f
  U122/ZN (AOI21_X2)                       0.07       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U146/ZN (AOI211_X2)                      0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U91/ZN (INV_X4)                          0.01       0.59 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U44/ZN (OAI22_X2)                        0.07       0.53 r
  U37/ZN (NOR4_X2)                         0.04       0.57 f
  U36/ZN (NAND4_X2)                        0.06       0.63 r
  ALUCtrl[1] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.44 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U95/ZN (INV_X4)                          0.01       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U43/ZN (OR3_X2)                          0.05       0.63 r
  ALUCtrl[0] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U114/ZN (OAI33_X1)                       0.07       0.53 f
  U37/ZN (NOR4_X2)                         0.08       0.60 r
  U36/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[1] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U130/ZN (NAND3_X2)                       0.04       0.43 r
  U129/ZN (OAI21_X2)                       0.03       0.46 f
  U58/ZN (AOI221_X2)                       0.11       0.57 r
  U87/ZN (INV_X4)                          0.01       0.58 f
  U43/ZN (OR3_X2)                          0.05       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.50 f
  U95/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.42 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.49 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U50/ZN (OAI22_X2)                        0.04       0.54 f
  U147/ZN (NOR3_X2)                        0.06       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U57/ZN (AND3_X2)                         0.07       0.45 f
  U122/ZN (AOI21_X2)                       0.07       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.56 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U120/ZN (NAND3_X2)                       0.04       0.43 r
  U119/ZN (OAI21_X2)                       0.04       0.46 f
  U89/ZN (INV_X4)                          0.02       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U89/ZN (INV_X4)                          0.02       0.53 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U43/ZN (OR3_X2)                          0.05       0.63 r
  ALUCtrl[0] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U147/ZN (NOR3_X2)                        0.04       0.58 f
  U30/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[2] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U69/ZN (AND3_X2)                         0.07       0.41 r
  U131/ZN (AOI222_X1)                      0.05       0.46 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U43/ZN (OR3_X2)                          0.05       0.63 r
  ALUCtrl[0] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U147/ZN (NOR3_X2)                        0.04       0.58 f
  U30/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[2] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U69/ZN (AND3_X2)                         0.08       0.39 f
  U39/ZN (AND3_X2)                         0.07       0.46 f
  U124/ZN (AOI21_X2)                       0.09       0.55 r
  U88/ZN (INV_X4)                          0.01       0.56 f
  U37/ZN (NOR4_X2)                         0.04       0.60 r
  U36/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[1] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U147/ZN (NOR3_X2)                        0.04       0.58 f
  U30/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[2] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U43/ZN (OR3_X2)                          0.05       0.63 r
  ALUCtrl[0] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U114/ZN (OAI33_X1)                       0.11       0.58 r
  U91/ZN (INV_X4)                          0.01       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[10] (in)                     0.00       0.00 r
  U79/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.06       0.08 r
  U72/ZN (NAND4_X2)                        0.06       0.14 f
  U155/ZN (NOR3_X2)                        0.09       0.23 r
  U97/ZN (INV_X4)                          0.01       0.24 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.35 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U50/ZN (OAI22_X2)                        0.08       0.47 r
  U95/ZN (INV_X4)                          0.01       0.48 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.37 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U130/ZN (NAND3_X2)                       0.04       0.42 r
  U129/ZN (OAI21_X2)                       0.03       0.46 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U87/ZN (INV_X4)                          0.01       0.57 f
  U43/ZN (OR3_X2)                          0.05       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U44/ZN (OAI22_X2)                        0.04       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.45 f
  U58/ZN (AOI221_X2)                       0.12       0.56 r
  U87/ZN (INV_X4)                          0.01       0.57 f
  U43/ZN (OR3_X2)                          0.05       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.54 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U128/ZN (NAND3_X2)                       0.07       0.52 r
  U149/ZN (NOR3_X2)                        0.02       0.54 f
  U148/ZN (AOI21_X2)                       0.06       0.60 r
  U36/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[1] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.58 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.37 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U147/ZN (NOR3_X2)                        0.06       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U128/ZN (NAND3_X2)                       0.07       0.52 r
  U32/ZN (OAI22_X2)                        0.04       0.56 f
  U147/ZN (NOR3_X2)                        0.04       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U57/ZN (AND3_X2)                         0.07       0.45 f
  U122/ZN (AOI21_X2)                       0.07       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U117/ZN (NAND3_X2)                       0.04       0.43 f
  U50/ZN (OAI22_X2)                        0.08       0.51 r
  U95/ZN (INV_X4)                          0.01       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U43/ZN (OR3_X2)                          0.05       0.63 r
  ALUCtrl[0] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U120/ZN (NAND3_X2)                       0.04       0.42 r
  U119/ZN (OAI21_X2)                       0.04       0.46 f
  U89/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.39 f
  U39/ZN (AND3_X2)                         0.07       0.46 f
  U124/ZN (AOI21_X2)                       0.09       0.54 r
  U88/ZN (INV_X4)                          0.01       0.56 f
  U37/ZN (NOR4_X2)                         0.04       0.60 r
  U36/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[1] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U89/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U50/ZN (OAI22_X2)                        0.08       0.54 r
  U147/ZN (NOR3_X2)                        0.04       0.57 f
  U30/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[2] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.48 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U37/ZN (NOR4_X2)                         0.08       0.60 r
  U36/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[1] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.58 r
  U43/ZN (OR3_X2)                          0.05       0.63 r
  ALUCtrl[0] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U120/ZN (NAND3_X2)                       0.03       0.42 f
  U119/ZN (OAI21_X2)                       0.05       0.47 r
  U89/ZN (INV_X4)                          0.02       0.49 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.63 r
  ALUCtrl[3] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U58/ZN (AOI221_X2)                       0.11       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[2] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.34 f
  U117/ZN (NAND3_X2)                       0.07       0.41 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U57/ZN (AND3_X2)                         0.07       0.41 f
  U122/ZN (AOI21_X2)                       0.07       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.63 f
  ALUCtrl[3] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U89/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.63 f
  ALUCtrl[0] (out)                         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U39/ZN (AND3_X2)                         0.06       0.49 r
  U124/ZN (AOI21_X2)                       0.03       0.52 f
  U88/ZN (INV_X4)                          0.02       0.55 r
  U37/ZN (NOR4_X2)                         0.02       0.57 f
  U36/ZN (NAND4_X2)                        0.06       0.63 r
  ALUCtrl[1] (out)                         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U44/ZN (OAI22_X2)                        0.04       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U44/ZN (OAI22_X2)                        0.04       0.51 f
  U37/ZN (NOR4_X2)                         0.09       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U39/ZN (AND3_X2)                         0.06       0.49 r
  U124/ZN (AOI21_X2)                       0.03       0.52 f
  U88/ZN (INV_X4)                          0.02       0.55 r
  U37/ZN (NOR4_X2)                         0.02       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U114/ZN (OAI33_X1)                       0.07       0.52 f
  U37/ZN (NOR4_X2)                         0.08       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U120/ZN (NAND3_X2)                       0.04       0.50 r
  U119/ZN (OAI21_X2)                       0.04       0.54 f
  U147/ZN (NOR3_X2)                        0.06       0.60 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U58/ZN (AOI221_X2)                       0.12       0.56 r
  U87/ZN (INV_X4)                          0.01       0.57 f
  U43/ZN (OR3_X2)                          0.05       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.51 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U44/ZN (OAI22_X2)                        0.04       0.50 f
  U37/ZN (NOR4_X2)                         0.09       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[21] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.04       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.21 f
  U97/ZN (INV_X4)                          0.02       0.23 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U69/ZN (AND3_X2)                         0.08       0.32 f
  U131/ZN (AOI222_X1)                      0.14       0.46 r
  U46/ZN (NAND4_X2)                        0.04       0.51 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U39/ZN (AND3_X2)                         0.06       0.49 r
  U124/ZN (AOI21_X2)                       0.03       0.52 f
  U88/ZN (INV_X4)                          0.02       0.54 r
  U37/ZN (NOR4_X2)                         0.02       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.53 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U50/ZN (OAI22_X2)                        0.04       0.49 f
  U95/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.50 r
  U46/ZN (NAND4_X2)                        0.04       0.55 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.45 f
  U39/ZN (AND3_X2)                         0.07       0.52 f
  U124/ZN (AOI21_X2)                       0.09       0.60 r
  U30/ZN (NAND4_X2)                        0.02       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.45 f
  U39/ZN (AND3_X2)                         0.07       0.52 f
  U124/ZN (AOI21_X2)                       0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.02       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U114/ZN (OAI33_X1)                       0.07       0.57 f
  U91/ZN (INV_X4)                          0.03       0.60 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U87/ZN (INV_X4)                          0.01       0.57 f
  U43/ZN (OR3_X2)                          0.05       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U87/ZN (INV_X4)                          0.01       0.57 f
  U43/ZN (OR3_X2)                          0.05       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.52 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U44/ZN (OAI22_X2)                        0.04       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U57/ZN (AND3_X2)                         0.07       0.53 f
  U122/ZN (AOI21_X2)                       0.07       0.60 r
  U36/ZN (NAND4_X2)                        0.02       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U50/ZN (OAI22_X2)                        0.08       0.46 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U147/ZN (NOR3_X2)                        0.06       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U58/ZN (AOI221_X2)                       0.12       0.56 r
  U87/ZN (INV_X4)                          0.01       0.57 f
  U43/ZN (OR3_X2)                          0.05       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U69/ZN (AND3_X2)                         0.08       0.47 f
  U58/ZN (AOI221_X2)                       0.12       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U37/ZN (NOR4_X2)                         0.08       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[19] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U50/ZN (OAI22_X2)                        0.08       0.46 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U87/ZN (INV_X4)                          0.01       0.57 f
  U43/ZN (OR3_X2)                          0.05       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.48 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.53 f
  U147/ZN (NOR3_X2)                        0.06       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U120/ZN (NAND3_X2)                       0.04       0.41 r
  U119/ZN (OAI21_X2)                       0.04       0.45 f
  U89/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U44/ZN (OAI22_X2)                        0.04       0.50 f
  U37/ZN (NOR4_X2)                         0.09       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U57/ZN (AND3_X2)                         0.06       0.50 r
  U122/ZN (AOI21_X2)                       0.03       0.53 f
  U46/ZN (NAND4_X2)                        0.04       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U120/ZN (NAND3_X2)                       0.04       0.41 r
  U119/ZN (OAI21_X2)                       0.04       0.45 f
  U89/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U57/ZN (AND3_X2)                         0.06       0.50 r
  U122/ZN (AOI21_X2)                       0.03       0.53 f
  U46/ZN (NAND4_X2)                        0.04       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U128/ZN (NAND3_X2)                       0.07       0.52 r
  U32/ZN (OAI22_X2)                        0.04       0.55 f
  U147/ZN (NOR3_X2)                        0.04       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[20] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U50/ZN (OAI22_X2)                        0.08       0.46 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U57/ZN (AND3_X2)                         0.07       0.40 f
  U122/ZN (AOI21_X2)                       0.07       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U39/ZN (AND3_X2)                         0.07       0.45 f
  U124/ZN (AOI21_X2)                       0.09       0.54 r
  U88/ZN (INV_X4)                          0.01       0.55 f
  U37/ZN (NOR4_X2)                         0.04       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U114/ZN (OAI33_X1)                       0.07       0.51 f
  U37/ZN (NOR4_X2)                         0.08       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.53 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U39/ZN (AND3_X2)                         0.07       0.45 f
  U124/ZN (AOI21_X2)                       0.09       0.54 r
  U88/ZN (INV_X4)                          0.01       0.55 f
  U37/ZN (NOR4_X2)                         0.04       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U120/ZN (NAND3_X2)                       0.04       0.41 r
  U119/ZN (OAI21_X2)                       0.04       0.45 f
  U89/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U39/ZN (AND3_X2)                         0.06       0.48 r
  U124/ZN (AOI21_X2)                       0.03       0.52 f
  U88/ZN (INV_X4)                          0.02       0.54 r
  U37/ZN (NOR4_X2)                         0.02       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U57/ZN (AND3_X2)                         0.06       0.50 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.51 f
  U37/ZN (NOR4_X2)                         0.08       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U39/ZN (AND3_X2)                         0.07       0.51 f
  U124/ZN (AOI21_X2)                       0.09       0.60 r
  U30/ZN (NAND4_X2)                        0.02       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U39/ZN (AND3_X2)                         0.07       0.51 f
  U124/ZN (AOI21_X2)                       0.09       0.60 r
  U27/ZN (NAND4_X2)                        0.02       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U114/ZN (OAI33_X1)                       0.07       0.57 f
  U91/ZN (INV_X4)                          0.03       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U39/ZN (AND3_X2)                         0.07       0.45 f
  U124/ZN (AOI21_X2)                       0.09       0.54 r
  U88/ZN (INV_X4)                          0.01       0.55 f
  U37/ZN (NOR4_X2)                         0.04       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U50/ZN (OAI22_X2)                        0.04       0.49 f
  U95/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[18] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.03       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.20 f
  U97/ZN (INV_X4)                          0.02       0.22 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U69/ZN (AND3_X2)                         0.08       0.32 f
  U131/ZN (AOI222_X1)                      0.14       0.46 r
  U46/ZN (NAND4_X2)                        0.04       0.50 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.55 r
  U87/ZN (INV_X4)                          0.01       0.56 f
  U43/ZN (OR3_X2)                          0.05       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U32/ZN (OAI22_X2)                        0.06       0.54 r
  U147/ZN (NOR3_X2)                        0.02       0.57 f
  U30/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[2] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U131/ZN (AOI222_X1)                      0.14       0.50 r
  U46/ZN (NAND4_X2)                        0.04       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U32/ZN (OAI22_X2)                        0.06       0.54 r
  U147/ZN (NOR3_X2)                        0.02       0.57 f
  U30/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[2] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.57 r
  U43/ZN (OR3_X2)                          0.05       0.62 r
  ALUCtrl[0] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.06       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U44/ZN (OAI22_X2)                        0.04       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U39/ZN (AND3_X2)                         0.06       0.48 r
  U124/ZN (AOI21_X2)                       0.03       0.52 f
  U88/ZN (INV_X4)                          0.02       0.54 r
  U37/ZN (NOR4_X2)                         0.02       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U58/ZN (AOI221_X2)                       0.12       0.55 r
  U87/ZN (INV_X4)                          0.01       0.56 f
  U43/ZN (OR3_X2)                          0.05       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U120/ZN (NAND3_X2)                       0.04       0.50 r
  U119/ZN (OAI21_X2)                       0.04       0.53 f
  U147/ZN (NOR3_X2)                        0.06       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U57/ZN (AND3_X2)                         0.07       0.44 f
  U122/ZN (AOI21_X2)                       0.07       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U39/ZN (AND3_X2)                         0.06       0.48 r
  U124/ZN (AOI21_X2)                       0.03       0.52 f
  U88/ZN (INV_X4)                          0.02       0.54 r
  U37/ZN (NOR4_X2)                         0.02       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U32/ZN (OAI22_X2)                        0.06       0.54 r
  U147/ZN (NOR3_X2)                        0.02       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[2] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U120/ZN (NAND3_X2)                       0.04       0.41 r
  U119/ZN (OAI21_X2)                       0.04       0.45 f
  U89/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[10] (in)                     0.00       0.00 r
  U79/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.06       0.08 r
  U72/ZN (NAND4_X2)                        0.06       0.14 f
  U155/ZN (NOR3_X2)                        0.09       0.23 r
  U97/ZN (INV_X4)                          0.01       0.24 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.35 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U114/ZN (OAI33_X1)                       0.11       0.51 r
  U37/ZN (NOR4_X2)                         0.05       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U117/ZN (NAND3_X2)                       0.07       0.40 r
  U50/ZN (OAI22_X2)                        0.04       0.45 f
  U95/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U146/ZN (AOI211_X2)                      0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.06       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U39/ZN (AND3_X2)                         0.07       0.51 f
  U124/ZN (AOI21_X2)                       0.09       0.59 r
  U30/ZN (NAND4_X2)                        0.02       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U39/ZN (AND3_X2)                         0.07       0.51 f
  U124/ZN (AOI21_X2)                       0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.02       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U114/ZN (OAI33_X1)                       0.07       0.56 f
  U91/ZN (INV_X4)                          0.03       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[3] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.45 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U89/ZN (INV_X4)                          0.02       0.51 r
  U46/ZN (NAND4_X2)                        0.03       0.54 f
  U43/ZN (OR3_X2)                          0.08       0.62 f
  ALUCtrl[0] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.06       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[2] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.44 f
  U44/ZN (OAI22_X2)                        0.07       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U69/ZN (AND3_X2)                         0.08       0.38 f
  U39/ZN (AND3_X2)                         0.07       0.45 f
  U124/ZN (AOI21_X2)                       0.09       0.53 r
  U88/ZN (INV_X4)                          0.01       0.55 f
  U37/ZN (NOR4_X2)                         0.04       0.59 r
  U36/ZN (NAND4_X2)                        0.03       0.62 f
  ALUCtrl[1] (out)                         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U39/ZN (AND3_X2)                         0.06       0.48 r
  U124/ZN (AOI21_X2)                       0.03       0.51 f
  U88/ZN (INV_X4)                          0.02       0.54 r
  U37/ZN (NOR4_X2)                         0.02       0.56 f
  U36/ZN (NAND4_X2)                        0.06       0.62 r
  ALUCtrl[1] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.57 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[21] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.01       0.01 f
  U73/ZN (NAND4_X2)                        0.05       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U50/ZN (OAI22_X2)                        0.08       0.46 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.62 r
  ALUCtrl[3] (out)                         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U58/ZN (AOI221_X2)                       0.11       0.58 r
  U30/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.53 r
  U147/ZN (NOR3_X2)                        0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.52 r
  U58/ZN (AOI221_X2)                       0.04       0.56 f
  U87/ZN (INV_X4)                          0.02       0.58 r
  U43/ZN (OR3_X2)                          0.03       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.06       0.59 r
  U30/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U57/ZN (AND3_X2)                         0.06       0.45 r
  U122/ZN (AOI21_X2)                       0.03       0.48 f
  U46/ZN (NAND4_X2)                        0.04       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.53 r
  U147/ZN (NOR3_X2)                        0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U57/ZN (AND3_X2)                         0.07       0.52 f
  U122/ZN (AOI21_X2)                       0.07       0.59 r
  U36/ZN (NAND4_X2)                        0.02       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.56 f
  U87/ZN (INV_X4)                          0.02       0.58 r
  U43/ZN (OR3_X2)                          0.03       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U147/ZN (NOR3_X2)                        0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U130/ZN (NAND3_X2)                       0.04       0.47 r
  U129/ZN (OAI21_X2)                       0.03       0.50 f
  U37/ZN (NOR4_X2)                         0.08       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U58/ZN (AOI221_X2)                       0.11       0.58 r
  U30/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U69/ZN (AND3_X2)                         0.08       0.46 f
  U58/ZN (AOI221_X2)                       0.12       0.58 r
  U30/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U39/ZN (AND3_X2)                         0.06       0.48 r
  U124/ZN (AOI21_X2)                       0.03       0.51 f
  U88/ZN (INV_X4)                          0.02       0.54 r
  U37/ZN (NOR4_X2)                         0.02       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U43/ZN (OR3_X2)                          0.06       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[16] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U50/ZN (OAI22_X2)                        0.08       0.45 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U114/ZN (OAI33_X1)                       0.07       0.51 f
  U37/ZN (NOR4_X2)                         0.08       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[15] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U50/ZN (OAI22_X2)                        0.08       0.45 r
  U95/ZN (INV_X4)                          0.01       0.46 f
  U46/ZN (NAND4_X2)                        0.05       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.56 f
  U87/ZN (INV_X4)                          0.02       0.58 r
  U43/ZN (OR3_X2)                          0.03       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U43/ZN (OR3_X2)                          0.06       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U114/ZN (OAI33_X1)                       0.07       0.51 f
  U37/ZN (NOR4_X2)                         0.08       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U89/ZN (INV_X4)                          0.02       0.52 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U69/ZN (AND3_X2)                         0.07       0.39 r
  U131/ZN (AOI222_X1)                      0.05       0.44 f
  U46/ZN (NAND4_X2)                        0.08       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.52 r
  U37/ZN (NOR4_X2)                         0.04       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U147/ZN (NOR3_X2)                        0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U32/ZN (OAI22_X2)                        0.06       0.54 r
  U147/ZN (NOR3_X2)                        0.02       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U114/ZN (OAI33_X1)                       0.07       0.51 f
  U37/ZN (NOR4_X2)                         0.08       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U43/ZN (OR3_X2)                          0.06       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.47 r
  U50/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.06       0.58 r
  U30/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[17] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U50/ZN (OAI22_X2)                        0.08       0.45 r
  U95/ZN (INV_X4)                          0.01       0.46 f
  U46/ZN (NAND4_X2)                        0.05       0.52 r
  U146/ZN (AOI211_X2)                      0.04       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U147/ZN (NOR3_X2)                        0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.44 f
  U114/ZN (OAI33_X1)                       0.11       0.56 r
  U91/ZN (INV_X4)                          0.01       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U147/ZN (NOR3_X2)                        0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U44/ZN (OAI22_X2)                        0.04       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U147/ZN (NOR3_X2)                        0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U39/ZN (AND3_X2)                         0.06       0.48 r
  U124/ZN (AOI21_X2)                       0.03       0.51 f
  U88/ZN (INV_X4)                          0.02       0.53 r
  U37/ZN (NOR4_X2)                         0.02       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U44/ZN (OAI22_X2)                        0.04       0.49 f
  U37/ZN (NOR4_X2)                         0.09       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U39/ZN (AND3_X2)                         0.06       0.48 r
  U124/ZN (AOI21_X2)                       0.03       0.51 f
  U88/ZN (INV_X4)                          0.02       0.53 r
  U37/ZN (NOR4_X2)                         0.02       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.59 r
  U30/ZN (NAND4_X2)                        0.02       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.59 r
  U27/ZN (NAND4_X2)                        0.02       0.61 f
  ALUCtrl[3] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U114/ZN (OAI33_X1)                       0.07       0.56 f
  U91/ZN (INV_X4)                          0.03       0.59 r
  U27/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[3] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.52 r
  U58/ZN (AOI221_X2)                       0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U58/ZN (AOI221_X2)                       0.12       0.55 r
  U87/ZN (INV_X4)                          0.01       0.56 f
  U43/ZN (OR3_X2)                          0.05       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U58/ZN (AOI221_X2)                       0.11       0.58 r
  U30/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U117/ZN (NAND3_X2)                       0.07       0.40 r
  U50/ZN (OAI22_X2)                        0.04       0.44 f
  U95/ZN (INV_X4)                          0.02       0.46 r
  U46/ZN (NAND4_X2)                        0.03       0.49 f
  U146/ZN (AOI211_X2)                      0.09       0.58 r
  U27/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[3] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U128/ZN (NAND3_X2)                       0.07       0.52 r
  U96/ZN (INV_X4)                          0.01       0.54 f
  U146/ZN (AOI211_X2)                      0.04       0.58 r
  U27/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[3] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.50 r
  U149/ZN (NOR3_X2)                        0.02       0.52 f
  U148/ZN (AOI21_X2)                       0.06       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U32/ZN (OAI22_X2)                        0.06       0.53 r
  U147/ZN (NOR3_X2)                        0.02       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U58/ZN (AOI221_X2)                       0.12       0.55 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U32/ZN (OAI22_X2)                        0.06       0.53 r
  U147/ZN (NOR3_X2)                        0.02       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.49 r
  U122/ZN (AOI21_X2)                       0.03       0.52 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U130/ZN (NAND3_X2)                       0.03       0.47 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.43 r
  U114/ZN (OAI33_X1)                       0.07       0.50 f
  U37/ZN (NOR4_X2)                         0.08       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U117/ZN (NAND3_X2)                       0.04       0.43 f
  U44/ZN (OAI22_X2)                        0.07       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U87/ZN (INV_X4)                          0.02       0.58 r
  U43/ZN (OR3_X2)                          0.03       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U69/ZN (AND3_X2)                         0.08       0.35 f
  U131/ZN (AOI222_X1)                      0.14       0.49 r
  U46/ZN (NAND4_X2)                        0.04       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.44 f
  U119/ZN (OAI21_X2)                       0.05       0.49 r
  U89/ZN (INV_X4)                          0.02       0.51 f
  U46/ZN (NAND4_X2)                        0.05       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U32/ZN (OAI22_X2)                        0.06       0.53 r
  U147/ZN (NOR3_X2)                        0.02       0.56 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U125/ZN (OAI21_X2)                       0.03       0.56 f
  U93/ZN (INV_X4)                          0.02       0.59 r
  U30/ZN (NAND4_X2)                        0.02       0.61 f
  ALUCtrl[2] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U117/ZN (NAND3_X2)                       0.07       0.53 r
  U125/ZN (OAI21_X2)                       0.03       0.56 f
  U93/ZN (INV_X4)                          0.02       0.59 r
  U27/ZN (NAND4_X2)                        0.02       0.61 f
  ALUCtrl[3] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U114/ZN (OAI33_X1)                       0.11       0.50 r
  U37/ZN (NOR4_X2)                         0.05       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.50 f
  U37/ZN (NOR4_X2)                         0.08       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[19] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U114/ZN (OAI33_X1)                       0.11       0.50 r
  U37/ZN (NOR4_X2)                         0.05       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U39/ZN (AND3_X2)                         0.06       0.47 r
  U124/ZN (AOI21_X2)                       0.03       0.51 f
  U88/ZN (INV_X4)                          0.02       0.53 r
  U37/ZN (NOR4_X2)                         0.02       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.43 r
  U50/ZN (OAI22_X2)                        0.04       0.48 f
  U95/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U43/ZN (OR3_X2)                          0.06       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U39/ZN (AND3_X2)                         0.06       0.47 r
  U124/ZN (AOI21_X2)                       0.03       0.51 f
  U88/ZN (INV_X4)                          0.02       0.53 r
  U37/ZN (NOR4_X2)                         0.02       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.44 f
  U50/ZN (OAI22_X2)                        0.08       0.52 r
  U147/ZN (NOR3_X2)                        0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U32/ZN (OAI22_X2)                        0.06       0.53 r
  U147/ZN (NOR3_X2)                        0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[2] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U130/ZN (NAND3_X2)                       0.04       0.40 r
  U129/ZN (OAI21_X2)                       0.03       0.43 f
  U58/ZN (AOI221_X2)                       0.11       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[18] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.01       0.01 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.11 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.25 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.37 f
  U50/ZN (OAI22_X2)                        0.08       0.45 r
  U95/ZN (INV_X4)                          0.01       0.46 f
  U46/ZN (NAND4_X2)                        0.05       0.51 r
  U146/ZN (AOI211_X2)                      0.04       0.55 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U58/ZN (AOI221_X2)                       0.12       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U87/ZN (INV_X4)                          0.02       0.57 r
  U43/ZN (OR3_X2)                          0.03       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[20] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U114/ZN (OAI33_X1)                       0.11       0.50 r
  U37/ZN (NOR4_X2)                         0.05       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U87/ZN (INV_X4)                          0.02       0.57 r
  U43/ZN (OR3_X2)                          0.03       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U149/ZN (NOR3_X2)                        0.02       0.52 f
  U148/ZN (AOI21_X2)                       0.06       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U44/ZN (OAI22_X2)                        0.04       0.49 f
  U37/ZN (NOR4_X2)                         0.09       0.58 r
  U36/ZN (NAND4_X2)                        0.03       0.61 f
  ALUCtrl[1] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U39/ZN (AND3_X2)                         0.06       0.47 r
  U124/ZN (AOI21_X2)                       0.03       0.50 f
  U88/ZN (INV_X4)                          0.02       0.53 r
  U37/ZN (NOR4_X2)                         0.02       0.55 f
  U36/ZN (NAND4_X2)                        0.06       0.61 r
  ALUCtrl[1] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U130/ZN (NAND3_X2)                       0.04       0.40 r
  U129/ZN (OAI21_X2)                       0.03       0.43 f
  U58/ZN (AOI221_X2)                       0.11       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.56 r
  U43/ZN (OR3_X2)                          0.05       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U69/ZN (AND3_X2)                         0.07       0.39 r
  U131/ZN (AOI222_X1)                      0.05       0.43 f
  U46/ZN (NAND4_X2)                        0.08       0.51 r
  U146/ZN (AOI211_X2)                      0.04       0.55 f
  U27/ZN (NAND4_X2)                        0.05       0.61 r
  ALUCtrl[3] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.43 f
  U122/ZN (AOI21_X2)                       0.07       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U120/ZN (NAND3_X2)                       0.04       0.44 r
  U119/ZN (OAI21_X2)                       0.04       0.48 f
  U89/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.61 f
  ALUCtrl[0] (out)                         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U43/ZN (OR3_X2)                          0.06       0.61 r
  ALUCtrl[0] (out)                         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U30/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U27/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U117/ZN (NAND3_X2)                       0.07       0.49 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U91/ZN (INV_X4)                          0.03       0.58 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U120/ZN (NAND3_X2)                       0.04       0.40 r
  U119/ZN (OAI21_X2)                       0.04       0.43 f
  U89/ZN (INV_X4)                          0.02       0.46 r
  U46/ZN (NAND4_X2)                        0.03       0.49 f
  U146/ZN (AOI211_X2)                      0.09       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U58/ZN (AOI221_X2)                       0.12       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U87/ZN (INV_X4)                          0.02       0.57 r
  U43/ZN (OR3_X2)                          0.03       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U44/ZN (OAI22_X2)                        0.07       0.55 r
  U43/ZN (OR3_X2)                          0.06       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U58/ZN (AOI221_X2)                       0.12       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.43 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U120/ZN (NAND3_X2)                       0.04       0.44 r
  U119/ZN (OAI21_X2)                       0.04       0.47 f
  U89/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U117/ZN (NAND3_X2)                       0.04       0.43 f
  U114/ZN (OAI33_X1)                       0.11       0.55 r
  U91/ZN (INV_X4)                          0.01       0.56 f
  U27/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[3] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U32/ZN (OAI22_X2)                        0.06       0.53 r
  U147/ZN (NOR3_X2)                        0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.37 f
  U39/ZN (AND3_X2)                         0.07       0.44 f
  U124/ZN (AOI21_X2)                       0.09       0.52 r
  U88/ZN (INV_X4)                          0.01       0.53 f
  U37/ZN (NOR4_X2)                         0.04       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U32/ZN (OAI22_X2)                        0.06       0.53 r
  U147/ZN (NOR3_X2)                        0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U30/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U39/ZN (AND3_X2)                         0.07       0.50 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U27/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U91/ZN (INV_X4)                          0.03       0.58 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U120/ZN (NAND3_X2)                       0.04       0.40 r
  U119/ZN (OAI21_X2)                       0.04       0.43 f
  U89/ZN (INV_X4)                          0.02       0.46 r
  U46/ZN (NAND4_X2)                        0.03       0.49 f
  U146/ZN (AOI211_X2)                      0.09       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.46 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.48 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U58/ZN (AOI221_X2)                       0.12       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U43/ZN (OR3_X2)                          0.06       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U87/ZN (INV_X4)                          0.02       0.57 r
  U43/ZN (OR3_X2)                          0.03       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U149/ZN (NOR3_X2)                        0.02       0.52 f
  U148/ZN (AOI21_X2)                       0.06       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U69/ZN (AND3_X2)                         0.07       0.43 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U69/ZN (AND3_X2)                         0.08       0.34 f
  U131/ZN (AOI222_X1)                      0.14       0.48 r
  U46/ZN (NAND4_X2)                        0.04       0.53 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.37 f
  U39/ZN (AND3_X2)                         0.07       0.44 f
  U124/ZN (AOI21_X2)                       0.09       0.52 r
  U88/ZN (INV_X4)                          0.01       0.53 f
  U37/ZN (NOR4_X2)                         0.04       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U128/ZN (NAND3_X2)                       0.07       0.52 r
  U96/ZN (INV_X4)                          0.01       0.53 f
  U146/ZN (AOI211_X2)                      0.04       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U37/ZN (NOR4_X2)                         0.04       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U130/ZN (NAND3_X2)                       0.04       0.39 r
  U129/ZN (OAI21_X2)                       0.03       0.43 f
  U58/ZN (AOI221_X2)                       0.11       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U43/ZN (OR3_X2)                          0.06       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.50 r
  U32/ZN (OAI22_X2)                        0.04       0.54 f
  U147/ZN (NOR3_X2)                        0.04       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U69/ZN (AND3_X2)                         0.07       0.41 r
  U39/ZN (AND3_X2)                         0.06       0.47 r
  U124/ZN (AOI21_X2)                       0.03       0.50 f
  U88/ZN (INV_X4)                          0.02       0.52 r
  U37/ZN (NOR4_X2)                         0.02       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U130/ZN (NAND3_X2)                       0.04       0.39 r
  U129/ZN (OAI21_X2)                       0.03       0.43 f
  U58/ZN (AOI221_X2)                       0.11       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[21] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.01       0.01 f
  U73/ZN (NAND4_X2)                        0.05       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U114/ZN (OAI33_X1)                       0.11       0.49 r
  U37/ZN (NOR4_X2)                         0.05       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.48 r
  U122/ZN (AOI21_X2)                       0.03       0.51 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U37/ZN (NOR4_X2)                         0.04       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U120/ZN (NAND3_X2)                       0.04       0.44 r
  U119/ZN (OAI21_X2)                       0.04       0.47 f
  U89/ZN (INV_X4)                          0.02       0.50 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U130/ZN (NAND3_X2)                       0.04       0.43 r
  U129/ZN (OAI21_X2)                       0.03       0.46 f
  U58/ZN (AOI221_X2)                       0.11       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.51 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.06       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.42 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U30/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U27/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U91/ZN (INV_X4)                          0.03       0.58 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.47 r
  U44/ZN (OAI22_X2)                        0.04       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U128/ZN (NAND3_X2)                       0.04       0.46 f
  U32/ZN (OAI22_X2)                        0.06       0.52 r
  U147/ZN (NOR3_X2)                        0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U130/ZN (NAND3_X2)                       0.04       0.39 r
  U129/ZN (OAI21_X2)                       0.03       0.43 f
  U58/ZN (AOI221_X2)                       0.11       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U87/ZN (INV_X4)                          0.02       0.57 r
  U43/ZN (OR3_X2)                          0.03       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U147/ZN (NOR3_X2)                        0.03       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U120/ZN (NAND3_X2)                       0.04       0.39 r
  U119/ZN (OAI21_X2)                       0.04       0.43 f
  U89/ZN (INV_X4)                          0.02       0.45 r
  U46/ZN (NAND4_X2)                        0.03       0.48 f
  U146/ZN (AOI211_X2)                      0.09       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U58/ZN (AOI221_X2)                       0.12       0.54 r
  U87/ZN (INV_X4)                          0.01       0.55 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U87/ZN (INV_X4)                          0.02       0.57 r
  U43/ZN (OR3_X2)                          0.03       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U125/ZN (OAI21_X2)                       0.03       0.55 f
  U93/ZN (INV_X4)                          0.02       0.58 r
  U30/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.05       0.05 r
  U100/ZN (INV_X4)                         0.03       0.09 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.30 r
  U155/ZN (NOR3_X2)                        0.05       0.35 f
  U97/ZN (INV_X4)                          0.02       0.37 r
  U138/ZN (NOR2_X2)                        0.02       0.39 f
  U61/ZN (AND2_X2)                         0.06       0.45 f
  U117/ZN (NAND3_X2)                       0.07       0.52 r
  U125/ZN (OAI21_X2)                       0.03       0.55 f
  U93/ZN (INV_X4)                          0.02       0.58 r
  U27/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U128/ZN (NAND3_X2)                       0.04       0.46 f
  U32/ZN (OAI22_X2)                        0.06       0.52 r
  U147/ZN (NOR3_X2)                        0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U147/ZN (NOR3_X2)                        0.03       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.42 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U117/ZN (NAND3_X2)                       0.04       0.43 f
  U50/ZN (OAI22_X2)                        0.08       0.51 r
  U147/ZN (NOR3_X2)                        0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.06       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U120/ZN (NAND3_X2)                       0.04       0.39 r
  U119/ZN (OAI21_X2)                       0.04       0.43 f
  U89/ZN (INV_X4)                          0.02       0.45 r
  U46/ZN (NAND4_X2)                        0.03       0.48 f
  U146/ZN (AOI211_X2)                      0.09       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U39/ZN (AND3_X2)                         0.07       0.43 f
  U124/ZN (AOI21_X2)                       0.09       0.52 r
  U88/ZN (INV_X4)                          0.01       0.53 f
  U37/ZN (NOR4_X2)                         0.04       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.46 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[21] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.04       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.21 f
  U97/ZN (INV_X4)                          0.02       0.23 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U61/ZN (AND2_X2)                         0.06       0.31 f
  U57/ZN (AND3_X2)                         0.07       0.38 f
  U122/ZN (AOI21_X2)                       0.07       0.45 r
  U46/ZN (NAND4_X2)                        0.03       0.48 f
  U146/ZN (AOI211_X2)                      0.09       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[16] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U114/ZN (OAI33_X1)                       0.11       0.49 r
  U37/ZN (NOR4_X2)                         0.05       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U44/ZN (OAI22_X2)                        0.04       0.48 f
  U37/ZN (NOR4_X2)                         0.09       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U43/ZN (OR3_X2)                          0.06       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[15] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U114/ZN (OAI33_X1)                       0.11       0.49 r
  U37/ZN (NOR4_X2)                         0.05       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U44/ZN (OAI22_X2)                        0.04       0.48 f
  U37/ZN (NOR4_X2)                         0.09       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U43/ZN (OR3_X2)                          0.06       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U57/ZN (AND3_X2)                         0.07       0.42 f
  U122/ZN (AOI21_X2)                       0.07       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U128/ZN (NAND3_X2)                       0.04       0.46 f
  U32/ZN (OAI22_X2)                        0.06       0.52 r
  U147/ZN (NOR3_X2)                        0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U30/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U27/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U91/ZN (INV_X4)                          0.03       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U120/ZN (NAND3_X2)                       0.03       0.47 f
  U119/ZN (OAI21_X2)                       0.05       0.52 r
  U147/ZN (NOR3_X2)                        0.03       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U120/ZN (NAND3_X2)                       0.04       0.39 r
  U119/ZN (OAI21_X2)                       0.04       0.43 f
  U89/ZN (INV_X4)                          0.02       0.45 r
  U46/ZN (NAND4_X2)                        0.03       0.48 f
  U146/ZN (AOI211_X2)                      0.09       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U30/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U27/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U91/ZN (INV_X4)                          0.03       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U39/ZN (AND3_X2)                         0.07       0.43 f
  U124/ZN (AOI21_X2)                       0.09       0.52 r
  U88/ZN (INV_X4)                          0.01       0.53 f
  U37/ZN (NOR4_X2)                         0.04       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.48 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.06       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U37/ZN (NOR4_X2)                         0.04       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U149/ZN (NOR3_X2)                        0.02       0.51 f
  U148/ZN (AOI21_X2)                       0.06       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U37/ZN (NOR4_X2)                         0.04       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.44 r
  U44/ZN (OAI22_X2)                        0.04       0.48 f
  U37/ZN (NOR4_X2)                         0.09       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U39/ZN (AND3_X2)                         0.07       0.43 f
  U124/ZN (AOI21_X2)                       0.09       0.52 r
  U88/ZN (INV_X4)                          0.01       0.53 f
  U37/ZN (NOR4_X2)                         0.04       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U30/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.58 r
  U27/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.48 r
  U114/ZN (OAI33_X1)                       0.07       0.55 f
  U91/ZN (INV_X4)                          0.03       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[3] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[17] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.12 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U114/ZN (OAI33_X1)                       0.11       0.49 r
  U37/ZN (NOR4_X2)                         0.05       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U130/ZN (NAND3_X2)                       0.04       0.45 r
  U129/ZN (OAI21_X2)                       0.03       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U32/ZN (OAI22_X2)                        0.04       0.53 f
  U147/ZN (NOR3_X2)                        0.04       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U114/ZN (OAI33_X1)                       0.07       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U87/ZN (INV_X4)                          0.02       0.56 r
  U43/ZN (OR3_X2)                          0.03       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U57/ZN (AND3_X2)                         0.06       0.47 r
  U122/ZN (AOI21_X2)                       0.03       0.50 f
  U46/ZN (NAND4_X2)                        0.04       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U50/ZN (OAI22_X2)                        0.04       0.50 f
  U147/ZN (NOR3_X2)                        0.06       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.55 f
  U30/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[2] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U87/ZN (INV_X4)                          0.02       0.56 r
  U43/ZN (OR3_X2)                          0.03       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.55 r
  U43/ZN (OR3_X2)                          0.05       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U114/ZN (OAI33_X1)                       0.07       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U130/ZN (NAND3_X2)                       0.04       0.42 r
  U129/ZN (OAI21_X2)                       0.03       0.46 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.51 f
  U122/ZN (AOI21_X2)                       0.07       0.58 r
  U36/ZN (NAND4_X2)                        0.02       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.47 f
  U95/ZN (INV_X4)                          0.02       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U43/ZN (OR3_X2)                          0.06       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.45 f
  U58/ZN (AOI221_X2)                       0.12       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[2] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U87/ZN (INV_X4)                          0.02       0.56 r
  U43/ZN (OR3_X2)                          0.03       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.34 f
  U130/ZN (NAND3_X2)                       0.04       0.39 r
  U129/ZN (OAI21_X2)                       0.03       0.42 f
  U58/ZN (AOI221_X2)                       0.11       0.53 r
  U87/ZN (INV_X4)                          0.01       0.54 f
  U43/ZN (OR3_X2)                          0.05       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.47 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U43/ZN (OR3_X2)                          0.06       0.60 r
  ALUCtrl[0] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U101/ZN (INV_X4)                         0.04       0.04 r
  U72/ZN (NAND4_X2)                        0.06       0.10 f
  U155/ZN (NOR3_X2)                        0.09       0.19 r
  U97/ZN (INV_X4)                          0.01       0.21 f
  U138/ZN (NOR2_X2)                        0.03       0.24 r
  U61/ZN (AND2_X2)                         0.08       0.32 r
  U117/ZN (NAND3_X2)                       0.04       0.36 f
  U50/ZN (OAI22_X2)                        0.08       0.44 r
  U95/ZN (INV_X4)                          0.01       0.45 f
  U46/ZN (NAND4_X2)                        0.05       0.50 r
  U146/ZN (AOI211_X2)                      0.04       0.54 f
  U27/ZN (NAND4_X2)                        0.05       0.60 r
  ALUCtrl[3] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.47 f
  U95/ZN (INV_X4)                          0.02       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.60 f
  ALUCtrl[0] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U117/ZN (NAND3_X2)                       0.07       0.43 r
  U44/ZN (OAI22_X2)                        0.04       0.48 f
  U37/ZN (NOR4_X2)                         0.09       0.57 r
  U36/ZN (NAND4_X2)                        0.03       0.60 f
  ALUCtrl[1] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U37/ZN (NOR4_X2)                         0.04       0.54 f
  U36/ZN (NAND4_X2)                        0.06       0.60 r
  ALUCtrl[1] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U32/ZN (OAI22_X2)                        0.04       0.53 f
  U147/ZN (NOR3_X2)                        0.04       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U128/ZN (NAND3_X2)                       0.04       0.46 f
  U32/ZN (OAI22_X2)                        0.06       0.52 r
  U147/ZN (NOR3_X2)                        0.02       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.57 r
  U30/ZN (NAND4_X2)                        0.02       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U69/ZN (AND3_X2)                         0.08       0.42 f
  U39/ZN (AND3_X2)                         0.07       0.49 f
  U124/ZN (AOI21_X2)                       0.09       0.57 r
  U27/ZN (NAND4_X2)                        0.02       0.59 f
  ALUCtrl[3] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U117/ZN (NAND3_X2)                       0.07       0.47 r
  U114/ZN (OAI33_X1)                       0.07       0.54 f
  U91/ZN (INV_X4)                          0.03       0.57 r
  U27/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[3] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U37/ZN (NOR4_X2)                         0.04       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U147/ZN (NOR3_X2)                        0.03       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.06       0.57 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[18] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.03       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.20 f
  U97/ZN (INV_X4)                          0.02       0.22 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U61/ZN (AND2_X2)                         0.06       0.30 f
  U57/ZN (AND3_X2)                         0.07       0.37 f
  U122/ZN (AOI21_X2)                       0.07       0.44 r
  U46/ZN (NAND4_X2)                        0.03       0.48 f
  U146/ZN (AOI211_X2)                      0.09       0.56 r
  U27/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[3] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U44/ZN (OAI22_X2)                        0.07       0.54 r
  U43/ZN (OR3_X2)                          0.06       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.47 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U149/ZN (NOR3_X2)                        0.04       0.52 r
  U148/ZN (AOI21_X2)                       0.03       0.55 f
  U36/ZN (NAND4_X2)                        0.04       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.34 f
  U57/ZN (AND3_X2)                         0.07       0.41 f
  U122/ZN (AOI21_X2)                       0.07       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.52 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.43 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.50 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.34 f
  U120/ZN (NAND3_X2)                       0.04       0.39 r
  U119/ZN (OAI21_X2)                       0.04       0.42 f
  U89/ZN (INV_X4)                          0.02       0.45 r
  U46/ZN (NAND4_X2)                        0.03       0.48 f
  U146/ZN (AOI211_X2)                      0.09       0.56 r
  U27/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[3] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U149/ZN (NOR3_X2)                        0.04       0.52 r
  U148/ZN (AOI21_X2)                       0.03       0.55 f
  U36/ZN (NAND4_X2)                        0.04       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U37/ZN (NOR4_X2)                         0.04       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[18] (in)                     0.00       0.00 r
  U83/ZN (NOR4_X2)                         0.01       0.01 f
  U73/ZN (NAND4_X2)                        0.04       0.06 r
  U72/ZN (NAND4_X2)                        0.06       0.11 f
  U155/ZN (NOR3_X2)                        0.09       0.21 r
  U97/ZN (INV_X4)                          0.01       0.22 f
  U138/ZN (NOR2_X2)                        0.03       0.25 r
  U61/ZN (AND2_X2)                         0.08       0.33 r
  U117/ZN (NAND3_X2)                       0.04       0.37 f
  U114/ZN (OAI33_X1)                       0.11       0.49 r
  U37/ZN (NOR4_X2)                         0.05       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U114/ZN (OAI33_X1)                       0.07       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U69/ZN (AND3_X2)                         0.07       0.42 r
  U131/ZN (AOI222_X1)                      0.05       0.46 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U69/ZN (AND3_X2)                         0.08       0.36 f
  U39/ZN (AND3_X2)                         0.07       0.42 f
  U124/ZN (AOI21_X2)                       0.09       0.51 r
  U88/ZN (INV_X4)                          0.01       0.52 f
  U37/ZN (NOR4_X2)                         0.04       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U147/ZN (NOR3_X2)                        0.03       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U149/ZN (NOR3_X2)                        0.02       0.51 f
  U148/ZN (AOI21_X2)                       0.06       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U149/ZN (NOR3_X2)                        0.04       0.52 r
  U148/ZN (AOI21_X2)                       0.03       0.55 f
  U36/ZN (NAND4_X2)                        0.04       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U114/ZN (OAI33_X1)                       0.07       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U147/ZN (NOR3_X2)                        0.03       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.50 f
  U122/ZN (AOI21_X2)                       0.07       0.57 r
  U36/ZN (NAND4_X2)                        0.02       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.45 f
  U129/ZN (OAI21_X2)                       0.05       0.50 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.06       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U120/ZN (NAND3_X2)                       0.04       0.43 r
  U119/ZN (OAI21_X2)                       0.04       0.46 f
  U89/ZN (INV_X4)                          0.02       0.49 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U58/ZN (AOI221_X2)                       0.12       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U149/ZN (NOR3_X2)                        0.02       0.50 f
  U148/ZN (AOI21_X2)                       0.06       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U114/ZN (OAI33_X1)                       0.07       0.49 f
  U37/ZN (NOR4_X2)                         0.08       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.44 f
  U129/ZN (OAI21_X2)                       0.05       0.49 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U87/ZN (INV_X4)                          0.02       0.56 r
  U43/ZN (OR3_X2)                          0.03       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U147/ZN (NOR3_X2)                        0.03       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U39/ZN (AND3_X2)                         0.06       0.46 r
  U124/ZN (AOI21_X2)                       0.03       0.49 f
  U88/ZN (INV_X4)                          0.02       0.51 r
  U37/ZN (NOR4_X2)                         0.02       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[21] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.04       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.21 f
  U97/ZN (INV_X4)                          0.02       0.23 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U61/ZN (AND2_X2)                         0.06       0.31 f
  U117/ZN (NAND3_X2)                       0.07       0.38 r
  U50/ZN (OAI22_X2)                        0.04       0.42 f
  U95/ZN (INV_X4)                          0.02       0.44 r
  U46/ZN (NAND4_X2)                        0.03       0.47 f
  U146/ZN (AOI211_X2)                      0.09       0.56 r
  U27/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[3] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U44/ZN (OAI22_X2)                        0.04       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U39/ZN (AND3_X2)                         0.06       0.45 r
  U124/ZN (AOI21_X2)                       0.03       0.49 f
  U88/ZN (INV_X4)                          0.02       0.51 r
  U37/ZN (NOR4_X2)                         0.02       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U58/ZN (AOI221_X2)                       0.12       0.53 r
  U87/ZN (INV_X4)                          0.01       0.54 f
  U43/ZN (OR3_X2)                          0.05       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U32/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.04       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U117/ZN (NAND3_X2)                       0.04       0.46 f
  U44/ZN (OAI22_X2)                        0.07       0.53 r
  U43/ZN (OR3_X2)                          0.06       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U39/ZN (AND3_X2)                         0.06       0.45 r
  U124/ZN (AOI21_X2)                       0.03       0.49 f
  U88/ZN (INV_X4)                          0.02       0.51 r
  U37/ZN (NOR4_X2)                         0.02       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U120/ZN (NAND3_X2)                       0.03       0.42 f
  U119/ZN (OAI21_X2)                       0.05       0.48 r
  U89/ZN (INV_X4)                          0.02       0.49 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U44/ZN (OAI22_X2)                        0.04       0.50 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.46 f
  U119/ZN (OAI21_X2)                       0.05       0.51 r
  U147/ZN (NOR3_X2)                        0.03       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U57/ZN (AND3_X2)                         0.07       0.50 f
  U122/ZN (AOI21_X2)                       0.07       0.57 r
  U36/ZN (NAND4_X2)                        0.02       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U58/ZN (AOI221_X2)                       0.12       0.52 r
  U87/ZN (INV_X4)                          0.01       0.53 f
  U43/ZN (OR3_X2)                          0.05       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.44 f
  U129/ZN (OAI21_X2)                       0.05       0.49 r
  U37/ZN (NOR4_X2)                         0.04       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.44 f
  U58/ZN (AOI221_X2)                       0.12       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U69/ZN (AND3_X2)                         0.07       0.41 r
  U131/ZN (AOI222_X1)                      0.05       0.46 f
  U46/ZN (NAND4_X2)                        0.08       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U149/ZN (NOR3_X2)                        0.02       0.50 f
  U148/ZN (AOI21_X2)                       0.06       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U39/ZN (AND3_X2)                         0.06       0.45 r
  U124/ZN (AOI21_X2)                       0.03       0.49 f
  U88/ZN (INV_X4)                          0.02       0.51 r
  U37/ZN (NOR4_X2)                         0.02       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.48 f
  U149/ZN (NOR3_X2)                        0.04       0.51 r
  U148/ZN (AOI21_X2)                       0.03       0.54 f
  U36/ZN (NAND4_X2)                        0.04       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U130/ZN (NAND3_X2)                       0.03       0.44 f
  U129/ZN (OAI21_X2)                       0.05       0.49 r
  U58/ZN (AOI221_X2)                       0.04       0.54 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U50/ZN (OAI22_X2)                        0.04       0.49 f
  U147/ZN (NOR3_X2)                        0.06       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U39/ZN (AND3_X2)                         0.06       0.45 r
  U124/ZN (AOI21_X2)                       0.03       0.49 f
  U88/ZN (INV_X4)                          0.02       0.51 r
  U37/ZN (NOR4_X2)                         0.02       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U37/ZN (NOR4_X2)                         0.08       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U39/ZN (AND3_X2)                         0.06       0.45 r
  U124/ZN (AOI21_X2)                       0.03       0.49 f
  U88/ZN (INV_X4)                          0.02       0.51 r
  U37/ZN (NOR4_X2)                         0.02       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U39/ZN (AND3_X2)                         0.06       0.45 r
  U124/ZN (AOI21_X2)                       0.03       0.49 f
  U88/ZN (INV_X4)                          0.02       0.51 r
  U37/ZN (NOR4_X2)                         0.02       0.53 f
  U36/ZN (NAND4_X2)                        0.06       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[10] (in)                     0.00       0.00 r
  U79/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.06       0.08 r
  U72/ZN (NAND4_X2)                        0.06       0.14 f
  U155/ZN (NOR3_X2)                        0.09       0.23 r
  U97/ZN (INV_X4)                          0.01       0.24 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.35 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U50/ZN (OAI22_X2)                        0.08       0.47 r
  U95/ZN (INV_X4)                          0.01       0.48 f
  U46/ZN (NAND4_X2)                        0.05       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U120/ZN (NAND3_X2)                       0.04       0.47 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U147/ZN (NOR3_X2)                        0.06       0.56 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U102/ZN (INV_X4)                         0.03       0.03 r
  U72/ZN (NAND4_X2)                        0.06       0.09 f
  U155/ZN (NOR3_X2)                        0.09       0.19 r
  U97/ZN (INV_X4)                          0.01       0.20 f
  U138/ZN (NOR2_X2)                        0.03       0.23 r
  U61/ZN (AND2_X2)                         0.08       0.31 r
  U117/ZN (NAND3_X2)                       0.04       0.35 f
  U50/ZN (OAI22_X2)                        0.08       0.43 r
  U95/ZN (INV_X4)                          0.01       0.44 f
  U46/ZN (NAND4_X2)                        0.05       0.49 r
  U146/ZN (AOI211_X2)                      0.04       0.53 f
  U27/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[3] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U120/ZN (NAND3_X2)                       0.04       0.42 r
  U119/ZN (OAI21_X2)                       0.04       0.46 f
  U89/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U147/ZN (NOR3_X2)                        0.03       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U149/ZN (NOR3_X2)                        0.02       0.50 f
  U148/ZN (AOI21_X2)                       0.06       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U106/ZN (INV_X4)                         0.03       0.03 r
  U72/ZN (NAND4_X2)                        0.06       0.09 f
  U155/ZN (NOR3_X2)                        0.09       0.19 r
  U97/ZN (INV_X4)                          0.01       0.20 f
  U138/ZN (NOR2_X2)                        0.03       0.23 r
  U61/ZN (AND2_X2)                         0.08       0.31 r
  U117/ZN (NAND3_X2)                       0.04       0.35 f
  U50/ZN (OAI22_X2)                        0.08       0.43 r
  U95/ZN (INV_X4)                          0.01       0.44 f
  U46/ZN (NAND4_X2)                        0.05       0.49 r
  U146/ZN (AOI211_X2)                      0.04       0.53 f
  U27/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[3] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U147/ZN (NOR3_X2)                        0.03       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U149/ZN (NOR3_X2)                        0.02       0.50 f
  U148/ZN (AOI21_X2)                       0.06       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U44/ZN (OAI22_X2)                        0.04       0.50 f
  U43/ZN (OR3_X2)                          0.08       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U37/ZN (NOR4_X2)                         0.08       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U130/ZN (NAND3_X2)                       0.04       0.38 r
  U129/ZN (OAI21_X2)                       0.03       0.41 f
  U58/ZN (AOI221_X2)                       0.11       0.52 r
  U87/ZN (INV_X4)                          0.01       0.53 f
  U43/ZN (OR3_X2)                          0.05       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.54 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.03       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[7] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.54 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U27/ZN (NAND4_X2)                        0.03       0.59 r
  ALUCtrl[3] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.34 f
  U117/ZN (NAND3_X2)                       0.07       0.41 r
  U114/ZN (OAI33_X1)                       0.07       0.48 f
  U37/ZN (NOR4_X2)                         0.08       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.40 f
  U58/ZN (AOI221_X2)                       0.12       0.52 r
  U87/ZN (INV_X4)                          0.01       0.53 f
  U43/ZN (OR3_X2)                          0.05       0.59 f
  ALUCtrl[0] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U149/ZN (NOR3_X2)                        0.04       0.51 r
  U148/ZN (AOI21_X2)                       0.03       0.54 f
  U36/ZN (NAND4_X2)                        0.04       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.54 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.03       0.59 r
  ALUCtrl[2] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[6] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.11 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.54 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U27/ZN (NAND4_X2)                        0.03       0.59 r
  ALUCtrl[3] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U106/ZN (INV_X4)                         0.02       0.02 f
  U72/ZN (NAND4_X2)                        0.10       0.12 r
  U155/ZN (NOR3_X2)                        0.05       0.17 f
  U97/ZN (INV_X4)                          0.02       0.19 r
  U138/ZN (NOR2_X2)                        0.02       0.21 f
  U69/ZN (AND3_X2)                         0.08       0.28 f
  U131/ZN (AOI222_X1)                      0.14       0.43 r
  U46/ZN (NAND4_X2)                        0.04       0.47 f
  U146/ZN (AOI211_X2)                      0.09       0.56 r
  U27/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[3] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.54 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U149/ZN (NOR3_X2)                        0.04       0.51 r
  U148/ZN (AOI21_X2)                       0.03       0.54 f
  U36/ZN (NAND4_X2)                        0.04       0.59 r
  ALUCtrl[1] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.47 r
  U149/ZN (NOR3_X2)                        0.02       0.50 f
  U148/ZN (AOI21_X2)                       0.06       0.56 r
  U36/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[1] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.09 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.21 r
  U155/ZN (NOR3_X2)                        0.05       0.26 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.30 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U130/ZN (NAND3_X2)                       0.04       0.41 r
  U129/ZN (OAI21_X2)                       0.03       0.45 f
  U58/ZN (AOI221_X2)                       0.11       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[2] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.59 r
  ALUCtrl[0] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[10] (in)                     0.00       0.00 r
  U79/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.06       0.08 r
  U72/ZN (NAND4_X2)                        0.06       0.14 f
  U155/ZN (NOR3_X2)                        0.09       0.23 r
  U97/ZN (INV_X4)                          0.01       0.24 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.35 r
  U120/ZN (NAND3_X2)                       0.03       0.38 f
  U119/ZN (OAI21_X2)                       0.05       0.43 r
  U89/ZN (INV_X4)                          0.02       0.45 f
  U46/ZN (NAND4_X2)                        0.05       0.49 r
  U146/ZN (AOI211_X2)                      0.04       0.53 f
  U27/ZN (NAND4_X2)                        0.05       0.59 r
  ALUCtrl[3] (out)                         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[18] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.03       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.20 f
  U97/ZN (INV_X4)                          0.02       0.22 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U61/ZN (AND2_X2)                         0.06       0.30 f
  U117/ZN (NAND3_X2)                       0.07       0.37 r
  U50/ZN (OAI22_X2)                        0.04       0.42 f
  U95/ZN (INV_X4)                          0.02       0.44 r
  U46/ZN (NAND4_X2)                        0.03       0.47 f
  U146/ZN (AOI211_X2)                      0.09       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.59 f
  ALUCtrl[3] (out)                         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[16] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.24 f
  U97/ZN (INV_X4)                          0.02       0.26 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.34 f
  U117/ZN (NAND3_X2)                       0.07       0.41 r
  U50/ZN (OAI22_X2)                        0.04       0.46 f
  U95/ZN (INV_X4)                          0.02       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.50 r
  U96/ZN (INV_X4)                          0.01       0.51 f
  U146/ZN (AOI211_X2)                      0.04       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U57/ZN (AND3_X2)                         0.07       0.41 f
  U122/ZN (AOI21_X2)                       0.07       0.48 r
  U46/ZN (NAND4_X2)                        0.03       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.54 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[8] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.17 r
  U72/ZN (NAND4_X2)                        0.06       0.23 f
  U155/ZN (NOR3_X2)                        0.09       0.32 r
  U97/ZN (INV_X4)                          0.01       0.33 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.44 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.54 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U27/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[3] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U39/ZN (AND3_X2)                         0.07       0.48 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U30/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U39/ZN (AND3_X2)                         0.07       0.48 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U27/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[8] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.06       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.32 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U114/ZN (OAI33_X1)                       0.07       0.53 f
  U91/ZN (INV_X4)                          0.03       0.56 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U120/ZN (NAND3_X2)                       0.04       0.38 r
  U119/ZN (OAI21_X2)                       0.04       0.41 f
  U89/ZN (INV_X4)                          0.02       0.44 r
  U46/ZN (NAND4_X2)                        0.03       0.47 f
  U146/ZN (AOI211_X2)                      0.09       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U36/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U134/ZN (NOR2_X2)                        0.06       0.06 r
  U100/ZN (INV_X4)                         0.03       0.10 f
  U79/ZN (NOR4_X2)                         0.09       0.18 r
  U73/ZN (NAND4_X2)                        0.04       0.22 f
  U72/ZN (NAND4_X2)                        0.08       0.31 r
  U155/ZN (NOR3_X2)                        0.05       0.36 f
  U97/ZN (INV_X4)                          0.02       0.38 r
  U138/ZN (NOR2_X2)                        0.02       0.40 f
  U61/ZN (AND2_X2)                         0.06       0.46 f
  U120/ZN (NAND3_X2)                       0.04       0.50 r
  U119/ZN (OAI21_X2)                       0.04       0.54 f
  U89/ZN (INV_X4)                          0.02       0.56 r
  U36/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U149/ZN (NOR3_X2)                        0.04       0.51 r
  U148/ZN (AOI21_X2)                       0.03       0.54 f
  U36/ZN (NAND4_X2)                        0.04       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U32/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.04       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (INV_X4)                         0.02       0.08 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U58/ZN (AOI221_X2)                       0.12       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[19] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U44/ZN (OAI22_X2)                        0.04       0.46 f
  U37/ZN (NOR4_X2)                         0.09       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U128/ZN (NAND3_X2)                       0.04       0.45 f
  U32/ZN (OAI22_X2)                        0.06       0.51 r
  U147/ZN (NOR3_X2)                        0.02       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U69/ZN (AND3_X2)                         0.08       0.35 f
  U39/ZN (AND3_X2)                         0.07       0.42 f
  U124/ZN (AOI21_X2)                       0.09       0.50 r
  U88/ZN (INV_X4)                          0.01       0.51 f
  U37/ZN (NOR4_X2)                         0.04       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U39/ZN (AND3_X2)                         0.07       0.48 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U30/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.41 f
  U39/ZN (AND3_X2)                         0.07       0.48 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U27/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.07       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U114/ZN (OAI33_X1)                       0.07       0.53 f
  U91/ZN (INV_X4)                          0.03       0.56 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U128/ZN (NAND3_X2)                       0.04       0.45 f
  U32/ZN (OAI22_X2)                        0.06       0.51 r
  U147/ZN (NOR3_X2)                        0.02       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U147/ZN (NOR3_X2)                        0.03       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U130/ZN (NAND3_X2)                       0.04       0.44 r
  U129/ZN (OAI21_X2)                       0.03       0.47 f
  U37/ZN (NOR4_X2)                         0.08       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U32/ZN (OAI22_X2)                        0.04       0.52 f
  U147/ZN (NOR3_X2)                        0.04       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[21] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.04       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.21 f
  U97/ZN (INV_X4)                          0.02       0.23 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U69/ZN (AND3_X2)                         0.08       0.32 f
  U131/ZN (AOI222_X1)                      0.14       0.46 r
  U46/ZN (NAND4_X2)                        0.04       0.51 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U128/ZN (NAND3_X2)                       0.04       0.45 f
  U32/ZN (OAI22_X2)                        0.06       0.51 r
  U147/ZN (NOR3_X2)                        0.02       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U69/ZN (AND3_X2)                         0.07       0.39 r
  U39/ZN (AND3_X2)                         0.06       0.45 r
  U124/ZN (AOI21_X2)                       0.03       0.48 f
  U88/ZN (INV_X4)                          0.02       0.50 r
  U37/ZN (NOR4_X2)                         0.02       0.52 f
  U36/ZN (NAND4_X2)                        0.06       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[22] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.03       0.03 r
  U74/ZN (AND4_X2)                         0.06       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U44/ZN (OAI22_X2)                        0.04       0.46 f
  U37/ZN (NOR4_X2)                         0.09       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[25] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U147/ZN (NOR3_X2)                        0.03       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.07 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U149/ZN (NOR3_X2)                        0.04       0.51 r
  U148/ZN (AOI21_X2)                       0.03       0.54 f
  U36/ZN (NAND4_X2)                        0.04       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[12] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.04       0.04 r
  U79/ZN (NOR4_X2)                         0.02       0.06 f
  U73/ZN (NAND4_X2)                        0.06       0.12 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.27 r
  U97/ZN (INV_X4)                          0.01       0.28 f
  U138/ZN (NOR2_X2)                        0.03       0.31 r
  U61/ZN (AND2_X2)                         0.08       0.39 r
  U120/ZN (NAND3_X2)                       0.03       0.42 f
  U119/ZN (OAI21_X2)                       0.05       0.47 r
  U89/ZN (INV_X4)                          0.02       0.49 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.49 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U125/ZN (OAI21_X2)                       0.03       0.54 f
  U93/ZN (INV_X4)                          0.02       0.56 r
  U30/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[13] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.12       0.12 f
  U79/ZN (NOR4_X2)                         0.04       0.16 r
  U73/ZN (NAND4_X2)                        0.04       0.20 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U125/ZN (OAI21_X2)                       0.03       0.54 f
  U93/ZN (INV_X4)                          0.02       0.56 r
  U27/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[23] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.05       0.05 r
  U74/ZN (AND4_X2)                         0.06       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U50/ZN (OAI22_X2)                        0.04       0.49 f
  U147/ZN (NOR3_X2)                        0.06       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.06       0.13 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.25 r
  U155/ZN (NOR3_X2)                        0.05       0.30 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.34 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.47 r
  U149/ZN (NOR3_X2)                        0.02       0.49 f
  U148/ZN (AOI21_X2)                       0.06       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U101/ZN (INV_X4)                         0.04       0.04 r
  U72/ZN (NAND4_X2)                        0.06       0.10 f
  U155/ZN (NOR3_X2)                        0.09       0.19 r
  U97/ZN (INV_X4)                          0.01       0.21 f
  U138/ZN (NOR2_X2)                        0.03       0.24 r
  U61/ZN (AND2_X2)                         0.08       0.32 r
  U117/ZN (NAND3_X2)                       0.04       0.36 f
  U114/ZN (OAI33_X1)                       0.11       0.47 r
  U37/ZN (NOR4_X2)                         0.05       0.52 f
  U36/ZN (NAND4_X2)                        0.06       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.07       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.45 f
  U119/ZN (OAI21_X2)                       0.05       0.50 r
  U147/ZN (NOR3_X2)                        0.03       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U128/ZN (NAND3_X2)                       0.04       0.44 f
  U32/ZN (OAI22_X2)                        0.06       0.50 r
  U147/ZN (NOR3_X2)                        0.02       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U130/ZN (NAND3_X2)                       0.04       0.37 r
  U129/ZN (OAI21_X2)                       0.03       0.41 f
  U58/ZN (AOI221_X2)                       0.11       0.52 r
  U87/ZN (INV_X4)                          0.01       0.53 f
  U43/ZN (OR3_X2)                          0.05       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U147/ZN (NOR3_X2)                        0.06       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U96/ZN (INV_X4)                          0.01       0.51 f
  U146/ZN (AOI211_X2)                      0.04       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U128/ZN (NAND3_X2)                       0.04       0.44 f
  U32/ZN (OAI22_X2)                        0.06       0.50 r
  U147/ZN (NOR3_X2)                        0.02       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[24] (in)                     0.00       0.00 f
  U141/ZN (NOR3_X2)                        0.04       0.04 r
  U74/ZN (AND4_X2)                         0.06       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.14 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U120/ZN (NAND3_X2)                       0.04       0.41 r
  U119/ZN (OAI21_X2)                       0.04       0.45 f
  U89/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.40 f
  U39/ZN (AND3_X2)                         0.07       0.47 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U30/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U69/ZN (AND3_X2)                         0.08       0.40 f
  U39/ZN (AND3_X2)                         0.07       0.47 f
  U124/ZN (AOI21_X2)                       0.09       0.56 r
  U27/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.05       0.06 r
  U74/ZN (AND4_X2)                         0.06       0.12 r
  U73/ZN (NAND4_X2)                        0.04       0.16 f
  U72/ZN (NAND4_X2)                        0.08       0.24 r
  U155/ZN (NOR3_X2)                        0.05       0.29 f
  U97/ZN (INV_X4)                          0.02       0.31 r
  U138/ZN (NOR2_X2)                        0.02       0.33 f
  U61/ZN (AND2_X2)                         0.06       0.39 f
  U117/ZN (NAND3_X2)                       0.07       0.46 r
  U114/ZN (OAI33_X1)                       0.07       0.53 f
  U91/ZN (INV_X4)                          0.03       0.56 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U58/ZN (AOI221_X2)                       0.04       0.53 f
  U87/ZN (INV_X4)                          0.02       0.55 r
  U43/ZN (OR3_X2)                          0.03       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.53 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[9] (in)                      0.00       0.00 r
  U75/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.09       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.53 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U27/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[3] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U128/ZN (NAND3_X2)                       0.04       0.44 f
  U32/ZN (OAI22_X2)                        0.06       0.50 r
  U147/ZN (NOR3_X2)                        0.02       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[14] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U128/ZN (NAND3_X2)                       0.04       0.44 f
  U32/ZN (OAI22_X2)                        0.06       0.50 r
  U147/ZN (NOR3_X2)                        0.02       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U134/ZN (NOR2_X2)                        0.02       0.02 f
  U100/ZN (INV_X4)                         0.04       0.06 r
  U79/ZN (NOR4_X2)                         0.03       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U149/ZN (NOR3_X2)                        0.04       0.51 r
  U148/ZN (AOI21_X2)                       0.03       0.54 f
  U36/ZN (NAND4_X2)                        0.04       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U32/ZN (OAI22_X2)                        0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.04       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.50 f
  U147/ZN (NOR3_X2)                        0.06       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[9] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U120/ZN (NAND3_X2)                       0.04       0.41 r
  U119/ZN (OAI21_X2)                       0.04       0.45 f
  U89/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.08       0.09 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.21 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.35 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U128/ZN (NAND3_X2)                       0.04       0.47 f
  U149/ZN (NOR3_X2)                        0.04       0.51 r
  U148/ZN (AOI21_X2)                       0.03       0.54 f
  U36/ZN (NAND4_X2)                        0.04       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U58/ZN (AOI221_X2)                       0.04       0.53 f
  U87/ZN (INV_X4)                          0.02       0.55 r
  U43/ZN (OR3_X2)                          0.03       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[10] (in)                     0.00       0.00 f
  U79/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.12 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U44/ZN (OAI22_X2)                        0.04       0.46 f
  U37/ZN (NOR4_X2)                         0.09       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U58/ZN (AOI221_X2)                       0.04       0.52 f
  U87/ZN (INV_X4)                          0.02       0.55 r
  U43/ZN (OR3_X2)                          0.03       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U57/ZN (AND3_X2)                         0.07       0.40 f
  U122/ZN (AOI21_X2)                       0.07       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U102/ZN (INV_X4)                         0.02       0.02 f
  U72/ZN (NAND4_X2)                        0.09       0.11 r
  U155/ZN (NOR3_X2)                        0.05       0.16 f
  U97/ZN (INV_X4)                          0.02       0.18 r
  U138/ZN (NOR2_X2)                        0.02       0.20 f
  U69/ZN (AND3_X2)                         0.08       0.28 f
  U131/ZN (AOI222_X1)                      0.14       0.42 r
  U46/ZN (NAND4_X2)                        0.04       0.46 f
  U146/ZN (AOI211_X2)                      0.09       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U120/ZN (NAND3_X2)                       0.04       0.37 r
  U119/ZN (OAI21_X2)                       0.04       0.41 f
  U89/ZN (INV_X4)                          0.02       0.43 r
  U46/ZN (NAND4_X2)                        0.03       0.46 f
  U146/ZN (AOI211_X2)                      0.09       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.03       0.03 r
  U74/ZN (AND4_X2)                         0.07       0.10 r
  U73/ZN (NAND4_X2)                        0.04       0.13 f
  U72/ZN (NAND4_X2)                        0.08       0.22 r
  U155/ZN (NOR3_X2)                        0.05       0.27 f
  U97/ZN (INV_X4)                          0.02       0.29 r
  U138/ZN (NOR2_X2)                        0.02       0.31 f
  U61/ZN (AND2_X2)                         0.06       0.37 f
  U120/ZN (NAND3_X2)                       0.04       0.41 r
  U119/ZN (OAI21_X2)                       0.04       0.45 f
  U89/ZN (INV_X4)                          0.02       0.47 r
  U46/ZN (NAND4_X2)                        0.03       0.50 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U43/ZN (OR3_X2)                          0.06       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U50/ZN (OAI22_X2)                        0.08       0.46 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[15] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.08       0.08 r
  U73/ZN (NAND4_X2)                        0.03       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.20 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.29 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U44/ZN (OAI22_X2)                        0.04       0.46 f
  U37/ZN (NOR4_X2)                         0.09       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[19] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.39 f
  U50/ZN (OAI22_X2)                        0.08       0.46 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U43/ZN (OR3_X2)                          0.06       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[11] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.18 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.32 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U57/ZN (AND3_X2)                         0.06       0.46 r
  U122/ZN (AOI21_X2)                       0.03       0.48 f
  U46/ZN (NAND4_X2)                        0.04       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.42 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U36/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[11] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.09       0.09 f
  U79/ZN (NOR4_X2)                         0.04       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U32/ZN (OAI22_X2)                        0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.04       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U117/ZN (NAND3_X2)                       0.04       0.45 f
  U44/ZN (OAI22_X2)                        0.07       0.52 r
  U43/ZN (OR3_X2)                          0.06       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.53 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U30/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.53 r
  U93/ZN (INV_X4)                          0.02       0.55 f
  U27/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[3] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U125/ZN (OAI21_X2)                       0.03       0.53 f
  U93/ZN (INV_X4)                          0.02       0.56 r
  U30/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U116/ZN (NOR2_X2)                        0.07       0.07 r
  U107/ZN (INV_X4)                         0.02       0.09 f
  U79/ZN (NOR4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.28 r
  U155/ZN (NOR3_X2)                        0.05       0.33 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.37 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U117/ZN (NAND3_X2)                       0.07       0.50 r
  U125/ZN (OAI21_X2)                       0.03       0.53 f
  U93/ZN (INV_X4)                          0.02       0.56 r
  U27/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[17] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.03       0.09 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U69/ZN (AND3_X2)                         0.08       0.34 f
  U39/ZN (AND3_X2)                         0.07       0.41 f
  U124/ZN (AOI21_X2)                       0.09       0.50 r
  U88/ZN (INV_X4)                          0.01       0.51 f
  U37/ZN (NOR4_X2)                         0.04       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[6] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U58/ZN (AOI221_X2)                       0.12       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.41 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U37/ZN (NOR4_X2)                         0.04       0.52 f
  U36/ZN (NAND4_X2)                        0.06       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[7] (in)                      0.00       0.00 f
  U75/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.48 r
  U32/ZN (OAI22_X2)                        0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.04       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[13] (in)                     0.00       0.00 r
  U81/ZN (OR4_X2)                          0.05       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U58/ZN (AOI221_X2)                       0.04       0.52 f
  U87/ZN (INV_X4)                          0.02       0.54 r
  U43/ZN (OR3_X2)                          0.03       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[18] (in)                     0.00       0.00 f
  U83/ZN (NOR4_X2)                         0.03       0.04 r
  U73/ZN (NAND4_X2)                        0.03       0.07 f
  U72/ZN (NAND4_X2)                        0.08       0.15 r
  U155/ZN (NOR3_X2)                        0.05       0.20 f
  U97/ZN (INV_X4)                          0.02       0.22 r
  U138/ZN (NOR2_X2)                        0.02       0.24 f
  U69/ZN (AND3_X2)                         0.08       0.32 f
  U131/ZN (AOI222_X1)                      0.14       0.46 r
  U46/ZN (NAND4_X2)                        0.04       0.50 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.07       0.08 r
  U73/ZN (NAND4_X2)                        0.04       0.11 f
  U72/ZN (NAND4_X2)                        0.08       0.19 r
  U155/ZN (NOR3_X2)                        0.05       0.25 f
  U97/ZN (INV_X4)                          0.02       0.27 r
  U138/ZN (NOR2_X2)                        0.02       0.28 f
  U61/ZN (AND2_X2)                         0.06       0.35 f
  U117/ZN (NAND3_X2)                       0.07       0.42 r
  U44/ZN (OAI22_X2)                        0.04       0.46 f
  U37/ZN (NOR4_X2)                         0.09       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[14] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.11       0.11 f
  U79/ZN (NOR4_X2)                         0.04       0.15 r
  U73/ZN (NAND4_X2)                        0.04       0.19 f
  U72/ZN (NAND4_X2)                        0.08       0.27 r
  U155/ZN (NOR3_X2)                        0.05       0.32 f
  U97/ZN (INV_X4)                          0.02       0.35 r
  U138/ZN (NOR2_X2)                        0.02       0.36 f
  U61/ZN (AND2_X2)                         0.06       0.43 f
  U128/ZN (NAND3_X2)                       0.07       0.49 r
  U96/ZN (INV_X4)                          0.01       0.50 f
  U146/ZN (AOI211_X2)                      0.04       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.53 r
  U93/ZN (INV_X4)                          0.02       0.54 f
  U30/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U76/ZN (NOR4_X2)                         0.02       0.02 f
  U74/ZN (AND4_X2)                         0.08       0.10 f
  U73/ZN (NAND4_X2)                        0.06       0.16 r
  U72/ZN (NAND4_X2)                        0.06       0.22 f
  U155/ZN (NOR3_X2)                        0.09       0.31 r
  U97/ZN (INV_X4)                          0.01       0.32 f
  U138/ZN (NOR2_X2)                        0.03       0.36 r
  U61/ZN (AND2_X2)                         0.08       0.43 r
  U117/ZN (NAND3_X2)                       0.04       0.48 f
  U125/ZN (OAI21_X2)                       0.05       0.53 r
  U93/ZN (INV_X4)                          0.02       0.54 f
  U27/ZN (NAND4_X2)                        0.03       0.58 r
  ALUCtrl[3] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U37/ZN (NOR4_X2)                         0.04       0.52 f
  U36/ZN (NAND4_X2)                        0.06       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U57/ZN (AND3_X2)                         0.07       0.49 f
  U122/ZN (AOI21_X2)                       0.07       0.56 r
  U36/ZN (NAND4_X2)                        0.02       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[23] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U116/ZN (NOR2_X2)                        0.03       0.03 f
  U107/ZN (INV_X4)                         0.02       0.05 r
  U79/ZN (NOR4_X2)                         0.02       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U37/ZN (NOR4_X2)                         0.04       0.52 f
  U36/ZN (NAND4_X2)                        0.06       0.58 r
  ALUCtrl[1] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U77/ZN (NOR4_X2)                         0.01       0.01 f
  U74/ZN (AND4_X2)                         0.07       0.08 f
  U73/ZN (NAND4_X2)                        0.06       0.15 r
  U72/ZN (NAND4_X2)                        0.06       0.20 f
  U155/ZN (NOR3_X2)                        0.09       0.30 r
  U97/ZN (INV_X4)                          0.01       0.31 f
  U138/ZN (NOR2_X2)                        0.03       0.34 r
  U61/ZN (AND2_X2)                         0.08       0.42 r
  U120/ZN (NAND3_X2)                       0.03       0.44 f
  U119/ZN (OAI21_X2)                       0.05       0.49 r
  U147/ZN (NOR3_X2)                        0.03       0.53 f
  U30/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[2] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U120/ZN (NAND3_X2)                       0.03       0.37 f
  U119/ZN (OAI21_X2)                       0.05       0.42 r
  U89/ZN (INV_X4)                          0.02       0.44 f
  U46/ZN (NAND4_X2)                        0.05       0.48 r
  U146/ZN (AOI211_X2)                      0.04       0.52 f
  U27/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[3] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U101/ZN (INV_X4)                         0.02       0.02 f
  U72/ZN (NAND4_X2)                        0.09       0.11 r
  U155/ZN (NOR3_X2)                        0.05       0.16 f
  U97/ZN (INV_X4)                          0.02       0.18 r
  U138/ZN (NOR2_X2)                        0.02       0.20 f
  U69/ZN (AND3_X2)                         0.08       0.27 f
  U131/ZN (AOI222_X1)                      0.14       0.42 r
  U46/ZN (NAND4_X2)                        0.04       0.46 f
  U146/ZN (AOI211_X2)                      0.09       0.55 r
  U27/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[3] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.34 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U69/ZN (AND3_X2)                         0.08       0.43 f
  U58/ZN (AOI221_X2)                       0.12       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[19] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.27 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U120/ZN (NAND3_X2)                       0.03       0.37 f
  U119/ZN (OAI21_X2)                       0.05       0.42 r
  U89/ZN (INV_X4)                          0.02       0.44 f
  U46/ZN (NAND4_X2)                        0.05       0.48 r
  U146/ZN (AOI211_X2)                      0.04       0.52 f
  U27/ZN (NAND4_X2)                        0.05       0.58 r
  ALUCtrl[3] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[20] (in)                     0.00       0.00 r
  U82/ZN (NOR4_X2)                         0.02       0.02 f
  U73/ZN (NAND4_X2)                        0.05       0.07 r
  U72/ZN (NAND4_X2)                        0.06       0.13 f
  U155/ZN (NOR3_X2)                        0.09       0.22 r
  U97/ZN (INV_X4)                          0.01       0.23 f
  U138/ZN (NOR2_X2)                        0.03       0.26 r
  U61/ZN (AND2_X2)                         0.08       0.34 r
  U117/ZN (NAND3_X2)                       0.04       0.38 f
  U50/ZN (OAI22_X2)                        0.08       0.46 r
  U95/ZN (INV_X4)                          0.01       0.47 f
  U46/ZN (NAND4_X2)                        0.05       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U76/ZN (NOR4_X2)                         0.07       0.07 r
  U74/ZN (AND4_X2)                         0.07       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.17 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U128/ZN (NAND3_X2)                       0.07       0.47 r
  U32/ZN (OAI22_X2)                        0.04       0.51 f
  U147/ZN (NOR3_X2)                        0.04       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[24] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U69/ZN (AND3_X2)                         0.07       0.40 r
  U131/ZN (AOI222_X1)                      0.05       0.45 f
  U46/ZN (NAND4_X2)                        0.08       0.53 r
  U43/ZN (OR3_X2)                          0.05       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[22] (in)                     0.00       0.00 r
  U141/ZN (NOR3_X2)                        0.01       0.01 f
  U74/ZN (AND4_X2)                         0.06       0.07 f
  U73/ZN (NAND4_X2)                        0.06       0.13 r
  U72/ZN (NAND4_X2)                        0.06       0.19 f
  U155/ZN (NOR3_X2)                        0.09       0.28 r
  U97/ZN (INV_X4)                          0.01       0.29 f
  U138/ZN (NOR2_X2)                        0.03       0.33 r
  U61/ZN (AND2_X2)                         0.08       0.40 r
  U130/ZN (NAND3_X2)                       0.03       0.43 f
  U129/ZN (OAI21_X2)                       0.05       0.48 r
  U58/ZN (AOI221_X2)                       0.04       0.52 f
  U87/ZN (INV_X4)                          0.02       0.54 r
  U43/ZN (OR3_X2)                          0.03       0.58 r
  ALUCtrl[0] (out)                         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[25] (in)                     0.00       0.00 f
  U77/ZN (NOR4_X2)                         0.08       0.08 r
  U74/ZN (AND4_X2)                         0.06       0.14 r
  U73/ZN (NAND4_X2)                        0.04       0.18 f
  U72/ZN (NAND4_X2)                        0.08       0.26 r
  U155/ZN (NOR3_X2)                        0.05       0.31 f
  U97/ZN (INV_X4)                          0.02       0.33 r
  U138/ZN (NOR2_X2)                        0.02       0.35 f
  U61/ZN (AND2_X2)                         0.06       0.41 f
  U120/ZN (NAND3_X2)                       0.04       0.46 r
  U119/ZN (OAI21_X2)                       0.04       0.49 f
  U147/ZN (NOR3_X2)                        0.06       0.55 r
  U30/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[2] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[12] (in)                     0.00       0.00 f
  U81/ZN (OR4_X2)                          0.06       0.07 f
  U79/ZN (NOR4_X2)                         0.04       0.11 r
  U73/ZN (NAND4_X2)                        0.04       0.15 f
  U72/ZN (NAND4_X2)                        0.08       0.23 r
  U155/ZN (NOR3_X2)                        0.05       0.28 f
  U97/ZN (INV_X4)                          0.02       0.30 r
  U138/ZN (NOR2_X2)                        0.02       0.32 f
  U61/ZN (AND2_X2)                         0.06       0.38 f
  U117/ZN (NAND3_X2)                       0.07       0.45 r
  U44/ZN (OAI22_X2)                        0.04       0.49 f
  U43/ZN (OR3_X2)                          0.08       0.58 f
  ALUCtrl[0] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[20] (in)                     0.00       0.00 f
  U82/ZN (NOR4_X2)                         0.06       0.06 r
  U73/ZN (NAND4_X2)                        0.04       0.10 f
  U72/ZN (NAND4_X2)                        0.08       0.18 r
  U155/ZN (NOR3_X2)                        0.05       0.23 f
  U97/ZN (INV_X4)                          0.02       0.25 r
  U138/ZN (NOR2_X2)                        0.02       0.27 f
  U61/ZN (AND2_X2)                         0.06       0.33 f
  U117/ZN (NAND3_X2)                       0.07       0.40 r
  U114/ZN (OAI33_X1)                       0.07       0.47 f
  U37/ZN (NOR4_X2)                         0.08       0.55 r
  U36/ZN (NAND4_X2)                        0.03       0.58 f
  ALUCtrl[1] (out)                         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.67


1
