<stg><name>srcnn_Pipeline_CopyW2_inft</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %trunc_ln620_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln620_3

]]></Node>
<StgValue><ssdm name="trunc_ln620_3_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln620_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln620

]]></Node>
<StgValue><ssdm name="sext_ln620_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %zext_ln620_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln620_1

]]></Node>
<StgValue><ssdm name="zext_ln620_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %zext_ln630_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln630_1

]]></Node>
<StgValue><ssdm name="zext_ln630_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln620_cast = sext i62 %sext_ln620_read

]]></Node>
<StgValue><ssdm name="sext_ln620_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:6 %zext_ln620_1_cast = zext i11 %zext_ln620_1_read

]]></Node>
<StgValue><ssdm name="zext_ln620_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_100, i32 0, i32 0, void @empty_85, i32 0, i32 2048, void @empty_78, void @empty_77, void @empty_85, i32 16, i32 16, i32 16, i32 16, void @empty_85, void @empty_85, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc69:0 %i2_1 = load i7 %i2

]]></Node>
<StgValue><ssdm name="i2_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc69:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69:2 %icmp_ln624 = icmp_eq  i7 %i2_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69:3 %add_ln624 = add i7 %i2_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln624"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc69:4 %br_ln624 = br i1 %icmp_ln624, void %for.inc69.split, void %for.inc78.exitStub

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="7">
<![CDATA[
for.inc69.split:0 %zext_ln624 = zext i7 %i2_1

]]></Node>
<StgValue><ssdm name="zext_ln624"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc69.split:11 %add_ln630_1 = add i12 %zext_ln620_1_cast, i12 %zext_ln624

]]></Node>
<StgValue><ssdm name="add_ln630_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="63" op_0_bw="12">
<![CDATA[
for.inc69.split:12 %zext_ln630 = zext i12 %add_ln630_1

]]></Node>
<StgValue><ssdm name="zext_ln630"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc69.split:13 %add_ln630 = add i63 %zext_ln630, i63 %sext_ln620_cast

]]></Node>
<StgValue><ssdm name="add_ln630"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="63">
<![CDATA[
for.inc69.split:14 %sext_ln630 = sext i63 %add_ln630

]]></Node>
<StgValue><ssdm name="sext_ln630"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69.split:15 %gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln630

]]></Node>
<StgValue><ssdm name="gmem_w2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc69.split:19 %switch_ln630 = switch i2 %trunc_ln620_3_read, void %arrayidx6812.case.3, i2 0, void %arrayidx6812.case.0, i2 1, void %arrayidx6812.case.1, i2 2, void %arrayidx6812.case.2

]]></Node>
<StgValue><ssdm name="switch_ln630"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6812.exit:0 %store_ln624 = store i7 %add_ln624, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln624"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.exit:1 %br_ln624 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="46" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="47" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="48" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="49" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="50" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc69.split:17 %gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w2_addr

]]></Node>
<StgValue><ssdm name="gmem_w2_addr_read"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
for.inc69.split:18 %bitcast_ln630 = bitcast i32 %gmem_w2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln630"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
for.inc78.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="7">
<![CDATA[
for.inc69.split:1 %zext_ln630_2 = zext i7 %i2_1

]]></Node>
<StgValue><ssdm name="zext_ln630_2"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc69.split:2 %add_ln630_2 = add i9 %zext_ln630_1_read, i9 %zext_ln630_2

]]></Node>
<StgValue><ssdm name="add_ln630_2"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="9">
<![CDATA[
for.inc69.split:3 %zext_ln630_3 = zext i9 %add_ln630_2

]]></Node>
<StgValue><ssdm name="zext_ln630_3"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68, i64 0, i64 %zext_ln630_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67, i64 0, i64 %zext_ln630_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66, i64 0, i64 %zext_ln630_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65, i64 0, i64 %zext_ln630_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc69.split:8 %specpipeline_ln625 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_85

]]></Node>
<StgValue><ssdm name="specpipeline_ln625"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc69.split:9 %speclooptripcount_ln624 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln624"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc69.split:10 %specloopname_ln624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89

]]></Node>
<StgValue><ssdm name="specloopname_ln624"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx6812.case.2:0 %store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.2:1 %br_ln630 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx6812.case.1:0 %store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.1:1 %br_ln630 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx6812.case.0:0 %store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.0:1 %br_ln630 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx6812.case.3:0 %store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln620_3_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.3:1 %br_ln630 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="gmem_w2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_w2"/></StgValue>
</port>
<port id="99" name="zext_ln630_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln630_1"/></StgValue>
</port>
<port id="100" name="zext_ln620_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln620_1"/></StgValue>
</port>
<port id="101" name="sext_ln620" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln620"/></StgValue>
</port>
<port id="102" name="trunc_ln620_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln620_3"/></StgValue>
</port>
<port id="103" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="StgValue_107" to="i2" fromId="107" toId="14">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i2" to="trunc_ln620_3_read" fromId="109" toId="15">
</dataflow>
<dataflow id="111" from="trunc_ln620_3" to="trunc_ln620_3_read" fromId="102" toId="15">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln620_read" fromId="112" toId="16">
</dataflow>
<dataflow id="114" from="sext_ln620" to="sext_ln620_read" fromId="101" toId="16">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.i11" to="zext_ln620_1_read" fromId="115" toId="17">
</dataflow>
<dataflow id="117" from="zext_ln620_1" to="zext_ln620_1_read" fromId="100" toId="17">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i9" to="zext_ln630_1_read" fromId="118" toId="18">
</dataflow>
<dataflow id="120" from="zext_ln630_1" to="zext_ln630_1_read" fromId="99" toId="18">
</dataflow>
<dataflow id="121" from="sext_ln620_read" to="sext_ln620_cast" fromId="16" toId="19">
</dataflow>
<dataflow id="122" from="zext_ln620_1_read" to="zext_ln620_1_cast" fromId="17" toId="20">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68" to="specmemcore_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="21">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="21">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="133" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67" to="specmemcore_ln0" fromId="104" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="22">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="138" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66" to="specmemcore_ln0" fromId="105" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="23">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="143" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65" to="specmemcore_ln0" fromId="106" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="24">
</dataflow>
<dataflow id="145" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="146" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="24">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="147" toId="25">
</dataflow>
<dataflow id="149" from="gmem_w2" to="specinterface_ln0" fromId="98" toId="25">
</dataflow>
<dataflow id="151" from="empty_100" to="specinterface_ln0" fromId="150" toId="25">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="25">
</dataflow>
<dataflow id="154" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="25">
</dataflow>
<dataflow id="156" from="empty_85" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_158" to="specinterface_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="161" from="empty_78" to="specinterface_ln0" fromId="160" toId="25">
</dataflow>
<dataflow id="163" from="empty_77" to="specinterface_ln0" fromId="162" toId="25">
</dataflow>
<dataflow id="164" from="empty_85" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="166" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="25">
</dataflow>
<dataflow id="167" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="25">
</dataflow>
<dataflow id="168" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="25">
</dataflow>
<dataflow id="169" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="25">
</dataflow>
<dataflow id="170" from="empty_85" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="171" from="empty_85" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="25">
</dataflow>
<dataflow id="174" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="25">
</dataflow>
<dataflow id="176" from="StgValue_175" to="store_ln0" fromId="175" toId="26">
</dataflow>
<dataflow id="177" from="i2" to="store_ln0" fromId="14" toId="26">
</dataflow>
<dataflow id="178" from="i2" to="i2_1" fromId="14" toId="28">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="179" toId="29">
</dataflow>
<dataflow id="181" from="gmem_w2" to="specbitsmap_ln0" fromId="98" toId="29">
</dataflow>
<dataflow id="182" from="i2_1" to="icmp_ln624" fromId="28" toId="30">
</dataflow>
<dataflow id="184" from="StgValue_183" to="icmp_ln624" fromId="183" toId="30">
</dataflow>
<dataflow id="185" from="i2_1" to="add_ln624" fromId="28" toId="31">
</dataflow>
<dataflow id="187" from="StgValue_186" to="add_ln624" fromId="186" toId="31">
</dataflow>
<dataflow id="188" from="icmp_ln624" to="br_ln624" fromId="30" toId="32">
</dataflow>
<dataflow id="189" from="i2_1" to="zext_ln624" fromId="28" toId="33">
</dataflow>
<dataflow id="190" from="zext_ln620_1_cast" to="add_ln630_1" fromId="20" toId="34">
</dataflow>
<dataflow id="191" from="zext_ln624" to="add_ln630_1" fromId="33" toId="34">
</dataflow>
<dataflow id="192" from="add_ln630_1" to="zext_ln630" fromId="34" toId="35">
</dataflow>
<dataflow id="193" from="zext_ln630" to="add_ln630" fromId="35" toId="36">
</dataflow>
<dataflow id="194" from="sext_ln620_cast" to="add_ln630" fromId="19" toId="36">
</dataflow>
<dataflow id="195" from="add_ln630" to="sext_ln630" fromId="36" toId="37">
</dataflow>
<dataflow id="196" from="gmem_w2" to="gmem_w2_addr" fromId="98" toId="38">
</dataflow>
<dataflow id="197" from="sext_ln630" to="gmem_w2_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="198" from="trunc_ln620_3_read" to="switch_ln630" fromId="15" toId="39">
</dataflow>
<dataflow id="200" from="StgValue_199" to="switch_ln630" fromId="199" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_201" to="switch_ln630" fromId="201" toId="39">
</dataflow>
<dataflow id="204" from="StgValue_203" to="switch_ln630" fromId="203" toId="39">
</dataflow>
<dataflow id="205" from="add_ln624" to="store_ln624" fromId="31" toId="40">
</dataflow>
<dataflow id="206" from="i2" to="store_ln624" fromId="14" toId="40">
</dataflow>
<dataflow id="208" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="42">
</dataflow>
<dataflow id="209" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="42">
</dataflow>
<dataflow id="210" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="42">
</dataflow>
<dataflow id="211" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="43">
</dataflow>
<dataflow id="212" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="43">
</dataflow>
<dataflow id="213" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="43">
</dataflow>
<dataflow id="214" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="44">
</dataflow>
<dataflow id="215" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="44">
</dataflow>
<dataflow id="216" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="44">
</dataflow>
<dataflow id="217" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="45">
</dataflow>
<dataflow id="218" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="45">
</dataflow>
<dataflow id="219" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="45">
</dataflow>
<dataflow id="220" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="46">
</dataflow>
<dataflow id="221" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="46">
</dataflow>
<dataflow id="222" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="46">
</dataflow>
<dataflow id="223" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="47">
</dataflow>
<dataflow id="224" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="47">
</dataflow>
<dataflow id="225" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="47">
</dataflow>
<dataflow id="226" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="48">
</dataflow>
<dataflow id="227" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="48">
</dataflow>
<dataflow id="228" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="48">
</dataflow>
<dataflow id="229" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="207" toId="49">
</dataflow>
<dataflow id="230" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="38" toId="49">
</dataflow>
<dataflow id="231" from="StgValue_107" to="gmem_w2_load_1_req" fromId="107" toId="49">
</dataflow>
<dataflow id="233" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_w2_addr_read" fromId="232" toId="50">
</dataflow>
<dataflow id="234" from="gmem_w2_addr" to="gmem_w2_addr_read" fromId="38" toId="50">
</dataflow>
<dataflow id="235" from="gmem_w2_addr_read" to="bitcast_ln630" fromId="50" toId="51">
</dataflow>
<dataflow id="236" from="i2_1" to="zext_ln630_2" fromId="28" toId="52">
</dataflow>
<dataflow id="237" from="zext_ln630_1_read" to="add_ln630_2" fromId="18" toId="53">
</dataflow>
<dataflow id="238" from="zext_ln630_2" to="add_ln630_2" fromId="52" toId="53">
</dataflow>
<dataflow id="239" from="add_ln630_2" to="zext_ln630_3" fromId="53" toId="54">
</dataflow>
<dataflow id="240" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" fromId="103" toId="55">
</dataflow>
<dataflow id="242" from="StgValue_241" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" fromId="241" toId="55">
</dataflow>
<dataflow id="243" from="zext_ln630_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" fromId="54" toId="55">
</dataflow>
<dataflow id="244" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" fromId="104" toId="56">
</dataflow>
<dataflow id="245" from="StgValue_241" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" fromId="241" toId="56">
</dataflow>
<dataflow id="246" from="zext_ln630_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" fromId="54" toId="56">
</dataflow>
<dataflow id="247" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" fromId="105" toId="57">
</dataflow>
<dataflow id="248" from="StgValue_241" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" fromId="241" toId="57">
</dataflow>
<dataflow id="249" from="zext_ln630_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" fromId="54" toId="57">
</dataflow>
<dataflow id="250" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" fromId="106" toId="58">
</dataflow>
<dataflow id="251" from="StgValue_241" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" fromId="241" toId="58">
</dataflow>
<dataflow id="252" from="zext_ln630_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" fromId="54" toId="58">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecPipeline" to="specpipeline_ln625" fromId="253" toId="59">
</dataflow>
<dataflow id="255" from="StgValue_172" to="specpipeline_ln625" fromId="172" toId="59">
</dataflow>
<dataflow id="256" from="StgValue_152" to="specpipeline_ln625" fromId="152" toId="59">
</dataflow>
<dataflow id="257" from="StgValue_152" to="specpipeline_ln625" fromId="152" toId="59">
</dataflow>
<dataflow id="258" from="StgValue_152" to="specpipeline_ln625" fromId="152" toId="59">
</dataflow>
<dataflow id="259" from="empty_85" to="specpipeline_ln625" fromId="155" toId="59">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln624" fromId="260" toId="60">
</dataflow>
<dataflow id="263" from="StgValue_262" to="speclooptripcount_ln624" fromId="262" toId="60">
</dataflow>
<dataflow id="264" from="StgValue_262" to="speclooptripcount_ln624" fromId="262" toId="60">
</dataflow>
<dataflow id="265" from="StgValue_262" to="speclooptripcount_ln624" fromId="262" toId="60">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecLoopName" to="specloopname_ln624" fromId="266" toId="61">
</dataflow>
<dataflow id="269" from="empty_89" to="specloopname_ln624" fromId="268" toId="61">
</dataflow>
<dataflow id="270" from="bitcast_ln630" to="store_ln630" fromId="51" toId="62">
</dataflow>
<dataflow id="271" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" to="store_ln630" fromId="57" toId="62">
</dataflow>
<dataflow id="272" from="bitcast_ln630" to="store_ln630" fromId="51" toId="64">
</dataflow>
<dataflow id="273" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" to="store_ln630" fromId="56" toId="64">
</dataflow>
<dataflow id="274" from="bitcast_ln630" to="store_ln630" fromId="51" toId="66">
</dataflow>
<dataflow id="275" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" to="store_ln630" fromId="55" toId="66">
</dataflow>
<dataflow id="276" from="bitcast_ln630" to="store_ln630" fromId="51" toId="68">
</dataflow>
<dataflow id="277" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" to="store_ln630" fromId="58" toId="68">
</dataflow>
<dataflow id="278" from="icmp_ln624" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="279" from="trunc_ln620_3_read" to="StgValue_12" fromId="15" toId="12">
</dataflow>
<dataflow id="280" from="icmp_ln624" to="StgValue_11" fromId="30" toId="11">
</dataflow>
</dataflows>


</stg>
