{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697101883628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697101883629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 14:41:23 2023 " "Processing started: Thu Oct 12 14:41:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697101883629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697101883629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_design -c Processor_design --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_design -c Processor_design --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697101883629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697101883893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697101883893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Verilog_and_SystemVerilog/RegisterFile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Verilog_and_SystemVerilog/DataMemory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.sv" "" { Text "C:/Verilog_and_SystemVerilog/SignExtender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Verilog_and_SystemVerilog/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_32bit " "Found entity 1: Mux2to1_32bit" {  } { { "Mux2to1_32bit.sv" "" { Text "C:/Verilog_and_SystemVerilog/Mux2to1_32bit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshiftby2.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshiftby2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShiftBy2 " "Found entity 1: LeftShiftBy2" {  } { { "LeftShiftBy2.sv" "" { Text "C:/Verilog_and_SystemVerilog/LeftShiftBy2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Verilog_and_SystemVerilog/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Verilog_and_SystemVerilog/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetableff.sv 1 1 " "Found 1 design units, including 1 entities, in source file resetableff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ResetableFF " "Found entity 1: ResetableFF" {  } { { "ResetableFF.sv" "" { Text "C:/Verilog_and_SystemVerilog/ResetableFF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Verilog_and_SystemVerilog/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.sv" "" { Text "C:/Verilog_and_SystemVerilog/MIPS.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Verilog_and_SystemVerilog/Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Verilog_and_SystemVerilog/MainDecoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath.sv(80) " "Verilog HDL warning at Datapath.sv(80): extended using \"x\" or \"z\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1697101889962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insructionmemory2.sv 1 1 " "Found 1 design units, including 1 entities, in source file insructionmemory2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InsructionMemory2 " "Found entity 1: InsructionMemory2" {  } { { "InsructionMemory2.sv" "" { Text "C:/Verilog_and_SystemVerilog/InsructionMemory2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmips.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopMIPS " "Found entity 1: TopMIPS" {  } { { "TopMIPS.sv" "" { Text "C:/Verilog_and_SystemVerilog/TopMIPS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipstestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mipstestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPStestbench " "Found entity 1: MIPStestbench" {  } { { "MIPStestbench.sv" "" { Text "C:/Verilog_and_SystemVerilog/MIPStestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extnext.sv 1 1 " "Found 1 design units, including 1 entities, in source file extnext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtNext " "Found entity 1: ExtNext" {  } { { "ExtNext.sv" "" { Text "C:/Verilog_and_SystemVerilog/ExtNext.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extnext_temp.sv 1 1 " "Found 1 design units, including 1 entities, in source file extnext_temp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtNext_Temp " "Found entity 1: ExtNext_Temp" {  } { { "ExtNext_Temp.sv" "" { Text "C:/Verilog_and_SystemVerilog/ExtNext_Temp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Verilog_and_SystemVerilog/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andiestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file andiestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Andiestbench " "Found entity 1: Andiestbench" {  } { { "Andiestbench.sv" "" { Text "C:/Verilog_and_SystemVerilog/Andiestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchlhlb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchlhlb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchLhlb " "Found entity 1: TestbenchLhlb" {  } { { "TestbenchLhlb.sv" "" { Text "C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchjal.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchjal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchJal " "Found entity 1: TestbenchJal" {  } { { "TestbenchJal.sv" "" { Text "C:/Verilog_and_SystemVerilog/TestbenchJal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697101889971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697101889971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lbu MIPS.sv(21) " "Verilog HDL Implicit Net warning at MIPS.sv(21): created implicit net for \"lbu\"" {  } { { "MIPS.sv" "" { Text "C:/Verilog_and_SystemVerilog/MIPS.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697101889972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestbenchLhlb " "Elaborating entity \"TestbenchLhlb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697101889997 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "TestbenchLhlb.sv(29) " "Verilog HDL warning at TestbenchLhlb.sv(29): ignoring unsupported system task" {  } { { "TestbenchLhlb.sv" "" { Text "C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1697101889998 "|TestbenchLhlb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "TestbenchLhlb.sv(32) " "Verilog HDL warning at TestbenchLhlb.sv(32): ignoring unsupported system task" {  } { { "TestbenchLhlb.sv" "" { Text "C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv" 32 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1697101889998 "|TestbenchLhlb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopMIPS TopMIPS:dut " "Elaborating entity \"TopMIPS\" for hierarchy \"TopMIPS:dut\"" {  } { { "TestbenchLhlb.sv" "dut" { Text "C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101889998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS TopMIPS:dut\|MIPS:mips " "Elaborating entity \"MIPS\" for hierarchy \"TopMIPS:dut\|MIPS:mips\"" {  } { { "TopMIPS.sv" "mips" { Text "C:/Verilog_and_SystemVerilog/TopMIPS.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller TopMIPS:dut\|MIPS:mips\|Controller:c " "Elaborating entity \"Controller\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Controller:c\"" {  } { { "MIPS.sv" "c" { Text "C:/Verilog_and_SystemVerilog/MIPS.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne_rc Controller.sv(40) " "Verilog HDL or VHDL warning at Controller.sv(40): object \"bne_rc\" assigned a value but never read" {  } { { "Controller.sv" "" { Text "C:/Verilog_and_SystemVerilog/Controller.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697101890001 "|Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder TopMIPS:dut\|MIPS:mips\|Controller:c\|MainDecoder:md " "Elaborating entity \"MainDecoder\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Controller:c\|MainDecoder:md\"" {  } { { "Controller.sv" "md" { Text "C:/Verilog_and_SystemVerilog/Controller.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder TopMIPS:dut\|MIPS:mips\|Controller:c\|ALUDecoder:ad " "Elaborating entity \"ALUDecoder\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Controller:c\|ALUDecoder:ad\"" {  } { { "Controller.sv" "ad" { Text "C:/Verilog_and_SystemVerilog/Controller.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath TopMIPS:dut\|MIPS:mips\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\"" {  } { { "MIPS.sv" "dp" { Text "C:/Verilog_and_SystemVerilog/MIPS.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetableFF TopMIPS:dut\|MIPS:mips\|Datapath:dp\|ResetableFF:pcreg " "Elaborating entity \"ResetableFF\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|ResetableFF:pcreg\"" {  } { { "Datapath.sv" "pcreg" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder TopMIPS:dut\|MIPS:mips\|Datapath:dp\|Adder:pcadd1 " "Elaborating entity \"Adder\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|Adder:pcadd1\"" {  } { { "Datapath.sv" "pcadd1" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShiftBy2 TopMIPS:dut\|MIPS:mips\|Datapath:dp\|LeftShiftBy2:immsh " "Elaborating entity \"LeftShiftBy2\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|LeftShiftBy2:immsh\"" {  } { { "Datapath.sv" "immsh" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender TopMIPS:dut\|MIPS:mips\|Datapath:dp\|SignExtender:se2 " "Elaborating entity \"SignExtender\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|SignExtender:se2\"" {  } { { "Datapath.sv" "se2" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 TopMIPS:dut\|MIPS:mips\|Datapath:dp\|mux2:halfmux " "Elaborating entity \"mux2\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|mux2:halfmux\"" {  } { { "Datapath.sv" "halfmux" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender TopMIPS:dut\|MIPS:mips\|Datapath:dp\|SignExtender:se3 " "Elaborating entity \"SignExtender\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|SignExtender:se3\"" {  } { { "Datapath.sv" "se3" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile TopMIPS:dut\|MIPS:mips\|Datapath:dp\|RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|RegisterFile:rf\"" {  } { { "Datapath.sv" "rf" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 TopMIPS:dut\|MIPS:mips\|Datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|mux2:wrmux\"" {  } { { "Datapath.sv" "wrmux" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 TopMIPS:dut\|MIPS:mips\|Datapath:dp\|mux4:resmux " "Elaborating entity \"mux4\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|mux4:resmux\"" {  } { { "Datapath.sv" "resmux" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtNext TopMIPS:dut\|MIPS:mips\|Datapath:dp\|ExtNext:ex " "Elaborating entity \"ExtNext\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|ExtNext:ex\"" {  } { { "Datapath.sv" "ex" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU TopMIPS:dut\|MIPS:mips\|Datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"TopMIPS:dut\|MIPS:mips\|Datapath:dp\|ALU:alu\"" {  } { { "Datapath.sv" "alu" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsructionMemory2 TopMIPS:dut\|InsructionMemory2:imem " "Elaborating entity \"InsructionMemory2\" for hierarchy \"TopMIPS:dut\|InsructionMemory2:imem\"" {  } { { "TopMIPS.sv" "imem" { Text "C:/Verilog_and_SystemVerilog/TopMIPS.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697101890018 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Verilog_and_SystemVerilog/memfile_lb_lh.dat InsructionMemory2.sv(10) " "Verilog HDL File I/O error at InsructionMemory2.sv(10): can't open Verilog Design File \"C:/Verilog_and_SystemVerilog/memfile_lb_lh.dat\"" {  } { { "InsructionMemory2.sv" "" { Text "C:/Verilog_and_SystemVerilog/InsructionMemory2.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1697101890022 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "TopMIPS:dut\|InsructionMemory2:imem " "Can't elaborate user hierarchy \"TopMIPS:dut\|InsructionMemory2:imem\"" {  } { { "TopMIPS.sv" "imem" { Text "C:/Verilog_and_SystemVerilog/TopMIPS.sv" 13 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1697101890023 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_and_SystemVerilog/output_files/Processor_design.map.smsg " "Generated suppressed messages file C:/Verilog_and_SystemVerilog/output_files/Processor_design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1697101890052 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697101890059 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 12 14:41:30 2023 " "Processing ended: Thu Oct 12 14:41:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697101890059 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697101890059 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697101890059 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697101890059 ""}
