<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GitHub\FPGA\Tang Nano 20k\Button_Press\impl\gwsynthesis\Button_Press.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GitHub\FPGA\Tang Nano 20k\Button_Press\src\Button_Press.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  7 16:43:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>50</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>44</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>38</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>n136_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n136_s0/F </td>
</tr>
<tr>
<td>press_key_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>press_key_ibuf/O </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>n136_4</td>
<td>100.000(MHz)</td>
<td>620.595(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>press_key_d</td>
<td>100.000(MHz)</td>
<td>242.458(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>n136_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n136_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>press_key_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>press_key_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.795</td>
<td>n165_s2/I2</td>
<td>CNT_temp_1_s0/D</td>
<td>press_key_d:[R]</td>
<td>n136_4:[F]</td>
<td>5.000</td>
<td>1.194</td>
<td>0.942</td>
</tr>
<tr>
<td>2</td>
<td>2.795</td>
<td>n157_s2/I3</td>
<td>CNT_temp_2_s0/D</td>
<td>press_key_d:[R]</td>
<td>n136_4:[F]</td>
<td>5.000</td>
<td>1.194</td>
<td>0.942</td>
</tr>
<tr>
<td>3</td>
<td>2.806</td>
<td>n133_s2/I3</td>
<td>CNT_temp_5_s0/D</td>
<td>press_key_d:[R]</td>
<td>n136_4:[F]</td>
<td>5.000</td>
<td>1.194</td>
<td>0.931</td>
</tr>
<tr>
<td>4</td>
<td>2.816</td>
<td>n149_s2/I2</td>
<td>CNT_temp_3_s0/D</td>
<td>press_key_d:[R]</td>
<td>n136_4:[F]</td>
<td>5.000</td>
<td>1.194</td>
<td>0.921</td>
</tr>
<tr>
<td>5</td>
<td>2.816</td>
<td>n141_s2/I2</td>
<td>CNT_temp_4_s0/D</td>
<td>press_key_d:[R]</td>
<td>n136_4:[F]</td>
<td>5.000</td>
<td>1.194</td>
<td>0.921</td>
</tr>
<tr>
<td>6</td>
<td>3.008</td>
<td>n173_s2/I1</td>
<td>CNT_temp_0_s0/D</td>
<td>press_key_d:[R]</td>
<td>n136_4:[F]</td>
<td>5.000</td>
<td>1.194</td>
<td>0.729</td>
</tr>
<tr>
<td>7</td>
<td>5.876</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_3_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.089</td>
</tr>
<tr>
<td>8</td>
<td>5.876</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_5_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.089</td>
</tr>
<tr>
<td>9</td>
<td>5.893</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_1_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.072</td>
</tr>
<tr>
<td>10</td>
<td>5.893</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_4_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.072</td>
</tr>
<tr>
<td>11</td>
<td>5.908</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_0_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.057</td>
</tr>
<tr>
<td>12</td>
<td>5.909</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_6_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.056</td>
</tr>
<tr>
<td>13</td>
<td>5.919</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_9_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.046</td>
</tr>
<tr>
<td>14</td>
<td>5.919</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_10_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.046</td>
</tr>
<tr>
<td>15</td>
<td>5.960</td>
<td>count_value_reg_4_s0/Q</td>
<td>count_value_reg_19_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>16</td>
<td>5.960</td>
<td>count_value_reg_4_s0/Q</td>
<td>count_value_reg_20_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>17</td>
<td>5.999</td>
<td>count_value_reg_4_s0/Q</td>
<td>count_value_reg_29_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.966</td>
</tr>
<tr>
<td>18</td>
<td>5.999</td>
<td>count_value_reg_4_s0/Q</td>
<td>count_value_reg_30_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.966</td>
</tr>
<tr>
<td>19</td>
<td>6.005</td>
<td>count_value_reg_4_s0/Q</td>
<td>count_value_reg_26_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.960</td>
</tr>
<tr>
<td>20</td>
<td>6.066</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_2_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.899</td>
</tr>
<tr>
<td>21</td>
<td>6.103</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_7_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.862</td>
</tr>
<tr>
<td>22</td>
<td>6.103</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_13_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.862</td>
</tr>
<tr>
<td>23</td>
<td>6.104</td>
<td>count_value_reg_4_s0/Q</td>
<td>count_value_reg_31_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.861</td>
</tr>
<tr>
<td>24</td>
<td>6.105</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_12_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.860</td>
</tr>
<tr>
<td>25</td>
<td>6.152</td>
<td>count_value_reg_11_s0/Q</td>
<td>count_value_reg_16_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.813</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>CNT_temp_5_s0/Q</td>
<td>CNT_temp_5_s0/D</td>
<td>n136_4:[F]</td>
<td>n136_4:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>count_value_reg_25_s0/Q</td>
<td>count_value_reg_25_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>count_value_reg_30_s0/Q</td>
<td>count_value_reg_30_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>count_value_reg_0_s0/Q</td>
<td>count_value_reg_0_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>count_value_reg_3_s0/Q</td>
<td>count_value_reg_3_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>count_value_reg_5_s0/Q</td>
<td>count_value_reg_5_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>count_value_reg_7_s0/Q</td>
<td>count_value_reg_7_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>count_value_reg_9_s0/Q</td>
<td>count_value_reg_9_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>count_value_reg_10_s0/Q</td>
<td>count_value_reg_10_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>count_value_reg_13_s0/Q</td>
<td>count_value_reg_13_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>count_value_reg_26_s0/Q</td>
<td>count_value_reg_26_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>count_value_reg_31_s0/Q</td>
<td>count_value_reg_31_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>CNT_temp_4_s0/Q</td>
<td>CNT_temp_4_s0/D</td>
<td>n136_4:[F]</td>
<td>n136_4:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>count_value_reg_22_s0/Q</td>
<td>count_value_reg_22_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.429</td>
<td>count_value_reg_4_s0/Q</td>
<td>count_value_reg_4_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>16</td>
<td>0.429</td>
<td>count_value_reg_17_s0/Q</td>
<td>count_value_reg_17_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>17</td>
<td>0.485</td>
<td>count_value_reg_16_s0/Q</td>
<td>count_value_reg_16_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>18</td>
<td>0.485</td>
<td>count_value_reg_29_s0/Q</td>
<td>count_value_reg_29_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>19</td>
<td>0.486</td>
<td>CNT_temp_1_s0/Q</td>
<td>CNT_temp_1_s0/D</td>
<td>n136_4:[F]</td>
<td>n136_4:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>20</td>
<td>0.539</td>
<td>count_value_reg_23_s0/Q</td>
<td>count_value_reg_23_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>21</td>
<td>0.540</td>
<td>count_value_reg_6_s0/Q</td>
<td>count_value_reg_6_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.551</td>
</tr>
<tr>
<td>22</td>
<td>0.540</td>
<td>count_value_reg_8_s0/Q</td>
<td>count_value_reg_8_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.551</td>
</tr>
<tr>
<td>23</td>
<td>0.540</td>
<td>CNT_temp_2_s0/Q</td>
<td>CNT_temp_2_s0/D</td>
<td>n136_4:[F]</td>
<td>n136_4:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.551</td>
</tr>
<tr>
<td>24</td>
<td>0.549</td>
<td>CNT_temp_3_s0/Q</td>
<td>CNT_temp_3_s0/D</td>
<td>n136_4:[F]</td>
<td>n136_4:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>25</td>
<td>0.557</td>
<td>count_value_reg_20_s0/Q</td>
<td>count_value_reg_20_s0/D</td>
<td>press_key_d:[F]</td>
<td>press_key_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h4>Nothing to report!</h4>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>n165_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>2.585</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/I1</td>
</tr>
<tr>
<td>3.155</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n136_s1/I3</td>
</tr>
<tr>
<td>3.877</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C26[3][A]</td>
<td>n136_s1/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">n165_s2/I2</td>
</tr>
<tr>
<td>4.818</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n165_s2/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">CNT_temp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>7.683</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>CNT_temp_1_s0/G</td>
</tr>
<tr>
<td>7.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CNT_temp_1_s0</td>
</tr>
<tr>
<td>7.613</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>CNT_temp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.119, 28.864%; route: 2.758, 71.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 60.531%; route: 0.000, 0.000%; tC2Q: 0.372, 39.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>n157_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>2.585</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/I1</td>
</tr>
<tr>
<td>3.155</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n136_s1/I3</td>
</tr>
<tr>
<td>3.877</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C26[3][A]</td>
<td>n136_s1/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">n157_s2/I3</td>
</tr>
<tr>
<td>4.818</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" background: #97FFFF;">n157_s2/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">CNT_temp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>7.683</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>CNT_temp_2_s0/G</td>
</tr>
<tr>
<td>7.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CNT_temp_2_s0</td>
</tr>
<tr>
<td>7.613</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>CNT_temp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.119, 28.864%; route: 2.758, 71.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 60.531%; route: 0.000, 0.000%; tC2Q: 0.372, 39.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>n133_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>2.585</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/I1</td>
</tr>
<tr>
<td>3.155</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n136_s1/I3</td>
</tr>
<tr>
<td>3.877</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C26[3][A]</td>
<td>n136_s1/F</td>
</tr>
<tr>
<td>4.237</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">n133_s2/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">CNT_temp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>7.683</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>CNT_temp_5_s0/G</td>
</tr>
<tr>
<td>7.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CNT_temp_5_s0</td>
</tr>
<tr>
<td>7.613</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>CNT_temp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.119, 28.864%; route: 2.758, 71.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 61.246%; route: 0.000, 0.000%; tC2Q: 0.361, 38.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>n149_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>2.585</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/I1</td>
</tr>
<tr>
<td>3.155</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n136_s1/I3</td>
</tr>
<tr>
<td>3.877</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C26[3][A]</td>
<td>n136_s1/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">n149_s2/I2</td>
</tr>
<tr>
<td>4.797</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n149_s2/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">CNT_temp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>7.683</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>CNT_temp_3_s0/G</td>
</tr>
<tr>
<td>7.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CNT_temp_3_s0</td>
</tr>
<tr>
<td>7.613</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>CNT_temp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.119, 28.864%; route: 2.758, 71.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 59.631%; route: 0.000, 0.000%; tC2Q: 0.372, 40.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>n141_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>2.585</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/I1</td>
</tr>
<tr>
<td>3.155</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n136_s1/I3</td>
</tr>
<tr>
<td>3.877</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C26[3][A]</td>
<td>n136_s1/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">n141_s2/I2</td>
</tr>
<tr>
<td>4.797</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">n141_s2/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">CNT_temp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>7.683</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>CNT_temp_4_s0/G</td>
</tr>
<tr>
<td>7.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CNT_temp_4_s0</td>
</tr>
<tr>
<td>7.613</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>CNT_temp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.119, 28.864%; route: 2.758, 71.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 59.631%; route: 0.000, 0.000%; tC2Q: 0.372, 40.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>n173_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>2.585</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/I1</td>
</tr>
<tr>
<td>3.155</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n136_s5/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n136_s1/I3</td>
</tr>
<tr>
<td>3.877</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C26[3][A]</td>
<td>n136_s1/F</td>
</tr>
<tr>
<td>4.234</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">n173_s2/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n173_s2/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">CNT_temp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>7.683</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>CNT_temp_0_s0/G</td>
</tr>
<tr>
<td>7.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CNT_temp_0_s0</td>
</tr>
<tr>
<td>7.613</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>CNT_temp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.119, 28.864%; route: 2.758, 71.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 50.927%; route: 0.000, 0.000%; tC2Q: 0.357, 49.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.943</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>n88_s2/I2</td>
</tr>
<tr>
<td>11.513</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">n88_s2/F</td>
</tr>
<tr>
<td>11.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>count_value_reg_3_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>count_value_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.127, 52.012%; route: 1.730, 42.315%; tC2Q: 0.232, 5.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.943</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>n86_s2/I2</td>
</tr>
<tr>
<td>11.513</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">n86_s2/F</td>
</tr>
<tr>
<td>11.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>count_value_reg_5_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>count_value_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.127, 52.012%; route: 1.730, 42.315%; tC2Q: 0.232, 5.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.946</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>n90_s2/I0</td>
</tr>
<tr>
<td>11.495</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>count_value_reg_1_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>count_value_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 51.722%; route: 1.734, 42.580%; tC2Q: 0.232, 5.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.946</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>n87_s2/I0</td>
</tr>
<tr>
<td>11.495</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">n87_s2/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 51.722%; route: 1.734, 42.580%; tC2Q: 0.232, 5.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.931</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>n91_s2/I1</td>
</tr>
<tr>
<td>11.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">n91_s2/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>count_value_reg_0_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>count_value_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 51.911%; route: 1.719, 42.371%; tC2Q: 0.232, 5.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>n85_s2/I0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" font-weight:bold;">count_value_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>count_value_reg_6_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>count_value_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.127, 52.447%; route: 1.697, 41.833%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.920</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n82_s2/I2</td>
</tr>
<tr>
<td>11.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n82_s2/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>count_value_reg_9_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>count_value_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 52.052%; route: 1.708, 42.214%; tC2Q: 0.232, 5.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.920</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>n81_s2/I2</td>
</tr>
<tr>
<td>11.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>count_value_reg_10_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>count_value_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 52.052%; route: 1.708, 42.214%; tC2Q: 0.232, 5.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/Q</td>
</tr>
<tr>
<td>8.230</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n73_s5/I0</td>
</tr>
<tr>
<td>8.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n73_s5/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>n73_s4/I3</td>
</tr>
<tr>
<td>9.665</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">n73_s4/F</td>
</tr>
<tr>
<td>10.358</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>n71_s4/I3</td>
</tr>
<tr>
<td>10.907</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C26[2][B]</td>
<td style=" background: #97FFFF;">n71_s4/F</td>
</tr>
<tr>
<td>11.057</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>n72_s2/I2</td>
</tr>
<tr>
<td>11.428</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>11.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>count_value_reg_19_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>count_value_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.928, 48.145%; route: 1.845, 46.062%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/Q</td>
</tr>
<tr>
<td>8.230</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n73_s5/I0</td>
</tr>
<tr>
<td>8.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n73_s5/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>n73_s4/I3</td>
</tr>
<tr>
<td>9.665</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">n73_s4/F</td>
</tr>
<tr>
<td>10.358</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>n71_s4/I3</td>
</tr>
<tr>
<td>10.907</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C26[2][B]</td>
<td style=" background: #97FFFF;">n71_s4/F</td>
</tr>
<tr>
<td>11.057</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>n71_s2/I1</td>
</tr>
<tr>
<td>11.428</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>11.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">count_value_reg_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>count_value_reg_20_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>count_value_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.928, 48.145%; route: 1.845, 46.062%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/Q</td>
</tr>
<tr>
<td>8.230</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n73_s5/I0</td>
</tr>
<tr>
<td>8.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n73_s5/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>n73_s4/I3</td>
</tr>
<tr>
<td>9.665</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">n73_s4/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n60_s8/I2</td>
</tr>
<tr>
<td>10.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n60_s8/F</td>
</tr>
<tr>
<td>10.819</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>n62_s2/I0</td>
</tr>
<tr>
<td>11.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">n62_s2/F</td>
</tr>
<tr>
<td>11.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">count_value_reg_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>count_value_reg_29_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>count_value_reg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.031, 51.214%; route: 1.703, 42.936%; tC2Q: 0.232, 5.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/Q</td>
</tr>
<tr>
<td>8.230</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n73_s5/I0</td>
</tr>
<tr>
<td>8.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n73_s5/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>n73_s4/I3</td>
</tr>
<tr>
<td>9.665</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">n73_s4/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n60_s8/I2</td>
</tr>
<tr>
<td>10.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n60_s8/F</td>
</tr>
<tr>
<td>10.819</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>n61_s2/I0</td>
</tr>
<tr>
<td>11.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>11.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_30_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.031, 51.214%; route: 1.703, 42.936%; tC2Q: 0.232, 5.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/Q</td>
</tr>
<tr>
<td>8.230</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n73_s5/I0</td>
</tr>
<tr>
<td>8.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n73_s5/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>n73_s4/I3</td>
</tr>
<tr>
<td>9.665</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">n73_s4/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n60_s8/I2</td>
</tr>
<tr>
<td>10.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n60_s8/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>11.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>11.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_26_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.031, 51.288%; route: 1.697, 42.853%; tC2Q: 0.232, 5.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.952</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>n89_s3/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">n89_s3/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">count_value_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>count_value_reg_2_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>count_value_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.928, 49.443%; route: 1.739, 44.608%; tC2Q: 0.232, 5.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.736</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>n84_s2/I2</td>
</tr>
<tr>
<td>11.285</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n84_s2/F</td>
</tr>
<tr>
<td>11.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>count_value_reg_7_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>count_value_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 54.534%; route: 1.524, 39.459%; tC2Q: 0.232, 6.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.736</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>11.285</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>11.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>count_value_reg_13_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>count_value_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 54.534%; route: 1.524, 39.459%; tC2Q: 0.232, 6.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/Q</td>
</tr>
<tr>
<td>8.230</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n73_s5/I0</td>
</tr>
<tr>
<td>8.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n73_s5/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>n73_s4/I3</td>
</tr>
<tr>
<td>9.665</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">n73_s4/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n60_s8/I2</td>
</tr>
<tr>
<td>10.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n60_s8/F</td>
</tr>
<tr>
<td>10.822</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>n60_s2/I1</td>
</tr>
<tr>
<td>11.284</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n60_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_31_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 49.805%; route: 1.706, 44.186%; tC2Q: 0.232, 6.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.912</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>n79_s2/I2</td>
</tr>
<tr>
<td>11.283</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">n79_s2/F</td>
</tr>
<tr>
<td>11.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">count_value_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>count_value_reg_12_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>count_value_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.928, 49.950%; route: 1.700, 44.039%; tC2Q: 0.232, 6.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>7.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>count_value_reg_11_s0/G</td>
</tr>
<tr>
<td>7.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">count_value_reg_11_s0/Q</td>
</tr>
<tr>
<td>8.074</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n136_s12/I0</td>
</tr>
<tr>
<td>8.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n136_s12/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n136_s4/I3</td>
</tr>
<tr>
<td>9.322</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n136_s4/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n62_s4/I2</td>
</tr>
<tr>
<td>10.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n62_s4/F</td>
</tr>
<tr>
<td>10.666</td>
<td>0.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>11.236</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>11.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">count_value_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>count_value_reg_16_s0/G</td>
</tr>
<tr>
<td>17.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>count_value_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.127, 55.786%; route: 1.454, 38.129%; tC2Q: 0.232, 6.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>CNT_temp_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n136_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>CNT_temp_5_s0/G</td>
</tr>
<tr>
<td>6.983</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">CNT_temp_5_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>n133_s2/I2</td>
</tr>
<tr>
<td>7.218</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>7.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">CNT_temp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>CNT_temp_5_s0/G</td>
</tr>
<tr>
<td>6.792</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>CNT_temp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>count_value_reg_25_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_25_s0/Q</td>
</tr>
<tr>
<td>6.831</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>n66_s2/I3</td>
</tr>
<tr>
<td>7.063</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">n66_s2/F</td>
</tr>
<tr>
<td>7.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>count_value_reg_25_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>count_value_reg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_30_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_30_s0/Q</td>
</tr>
<tr>
<td>6.831</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>n61_s2/I2</td>
</tr>
<tr>
<td>7.063</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>7.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_30_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>count_value_reg_0_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_0_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>n91_s2/I0</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">n91_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>count_value_reg_0_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>count_value_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>count_value_reg_3_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_3_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">n88_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>count_value_reg_3_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>count_value_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>count_value_reg_5_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>n86_s2/I3</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">n86_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>count_value_reg_5_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>count_value_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>count_value_reg_7_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_7_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>n84_s2/I3</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n84_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>count_value_reg_7_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>count_value_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>count_value_reg_9_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_9_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n82_s2/I3</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n82_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>count_value_reg_9_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>count_value_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>count_value_reg_10_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_10_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>n81_s2/I3</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>count_value_reg_10_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>count_value_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>count_value_reg_13_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_13_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>n78_s2/I1</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>count_value_reg_13_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>count_value_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_26_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_26_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>n65_s2/I3</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_26_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_31_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_31_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>n60_s2/I2</td>
</tr>
<tr>
<td>7.065</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n60_s2/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_31_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>CNT_temp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n136_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>CNT_temp_4_s0/G</td>
</tr>
<tr>
<td>6.983</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">CNT_temp_4_s0/Q</td>
</tr>
<tr>
<td>6.987</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>n141_s2/I0</td>
</tr>
<tr>
<td>7.219</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">n141_s2/F</td>
</tr>
<tr>
<td>7.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">CNT_temp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>CNT_temp_4_s0/G</td>
</tr>
<tr>
<td>6.792</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>CNT_temp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>count_value_reg_22_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_22_s0/Q</td>
</tr>
<tr>
<td>6.834</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>n69_s2/I3</td>
</tr>
<tr>
<td>7.066</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>7.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>count_value_reg_22_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>count_value_reg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/Q</td>
</tr>
<tr>
<td>6.835</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>n87_s2/I1</td>
</tr>
<tr>
<td>7.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">n87_s2/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>count_value_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>count_value_reg_17_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_17_s0/Q</td>
</tr>
<tr>
<td>6.835</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>n74_s2/I3</td>
</tr>
<tr>
<td>7.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>count_value_reg_17_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>count_value_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>count_value_reg_16_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">count_value_reg_16_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>n75_s2/I3</td>
</tr>
<tr>
<td>7.123</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>7.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">count_value_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>count_value_reg_16_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>count_value_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>count_value_reg_29_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">count_value_reg_29_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>n62_s2/I3</td>
</tr>
<tr>
<td>7.123</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">n62_s2/F</td>
</tr>
<tr>
<td>7.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">count_value_reg_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>count_value_reg_29_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>count_value_reg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>CNT_temp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n136_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>CNT_temp_1_s0/G</td>
</tr>
<tr>
<td>6.983</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">CNT_temp_1_s0/Q</td>
</tr>
<tr>
<td>6.988</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n165_s2/I1</td>
</tr>
<tr>
<td>7.278</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n165_s2/F</td>
</tr>
<tr>
<td>7.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">CNT_temp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>CNT_temp_1_s0/G</td>
</tr>
<tr>
<td>6.792</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>CNT_temp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>count_value_reg_23_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R27C27[2][B]</td>
<td style=" font-weight:bold;">count_value_reg_23_s0/Q</td>
</tr>
<tr>
<td>6.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n68_s2/I3</td>
</tr>
<tr>
<td>7.177</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n68_s2/F</td>
</tr>
<tr>
<td>7.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" font-weight:bold;">count_value_reg_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>count_value_reg_23_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>count_value_reg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>count_value_reg_6_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R27C31[2][B]</td>
<td style=" font-weight:bold;">count_value_reg_6_s0/Q</td>
</tr>
<tr>
<td>6.834</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>n85_s2/I1</td>
</tr>
<tr>
<td>7.178</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" font-weight:bold;">count_value_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>count_value_reg_6_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>count_value_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.445%; route: 0.005, 0.887%; tC2Q: 0.202, 36.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>count_value_reg_8_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">count_value_reg_8_s0/Q</td>
</tr>
<tr>
<td>6.834</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>n83_s3/I1</td>
</tr>
<tr>
<td>7.178</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">n83_s3/F</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">count_value_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>count_value_reg_8_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>count_value_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.445%; route: 0.005, 0.887%; tC2Q: 0.202, 36.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>CNT_temp_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n136_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>CNT_temp_2_s0/G</td>
</tr>
<tr>
<td>6.983</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">CNT_temp_2_s0/Q</td>
</tr>
<tr>
<td>6.988</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>n157_s2/I2</td>
</tr>
<tr>
<td>7.332</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" background: #97FFFF;">n157_s2/F</td>
</tr>
<tr>
<td>7.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">CNT_temp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>CNT_temp_2_s0/G</td>
</tr>
<tr>
<td>6.792</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>CNT_temp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.445%; route: 0.005, 0.887%; tC2Q: 0.202, 36.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>CNT_temp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CNT_temp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n136_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n136_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>CNT_temp_3_s0/G</td>
</tr>
<tr>
<td>6.982</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">CNT_temp_3_s0/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n149_s2/I0</td>
</tr>
<tr>
<td>7.341</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n149_s2/F</td>
</tr>
<tr>
<td>7.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">CNT_temp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n136_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R27C31[3][A]</td>
<td>n136_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>CNT_temp_3_s0/G</td>
</tr>
<tr>
<td>6.792</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>CNT_temp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.432%; route: 0.127, 22.672%; tC2Q: 0.201, 35.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>press_key_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>press_key_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>count_value_reg_20_s0/G</td>
</tr>
<tr>
<td>6.829</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">count_value_reg_20_s0/Q</td>
</tr>
<tr>
<td>6.831</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>7.195</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>7.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">count_value_reg_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>press_key_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>IOR30[B]</td>
<td>press_key_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>count_value_reg_20_s0/G</td>
</tr>
<tr>
<td>6.638</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>count_value_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h4>Nothing to report!</h4>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>33</td>
<td>press_key_d</td>
<td>2.795</td>
<td>2.589</td>
</tr>
<tr>
<td>30</td>
<td>n62_8</td>
<td>5.876</td>
<td>0.758</td>
</tr>
<tr>
<td>9</td>
<td>n73_8</td>
<td>5.960</td>
<td>0.693</td>
</tr>
<tr>
<td>8</td>
<td>n60_15</td>
<td>5.999</td>
<td>0.444</td>
</tr>
<tr>
<td>7</td>
<td>n136_5</td>
<td>2.795</td>
<td>0.660</td>
</tr>
<tr>
<td>6</td>
<td>count_value_reg[24]</td>
<td>6.363</td>
<td>0.203</td>
</tr>
<tr>
<td>6</td>
<td>count_value_reg[17]</td>
<td>6.468</td>
<td>0.434</td>
</tr>
<tr>
<td>6</td>
<td>count_value_reg[13]</td>
<td>6.177</td>
<td>0.203</td>
</tr>
<tr>
<td>6</td>
<td>count_value_reg[0]</td>
<td>6.058</td>
<td>0.203</td>
</tr>
<tr>
<td>6</td>
<td>n136_4</td>
<td>8.389</td>
<td>2.683</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C26</td>
<td>70.83%</td>
</tr>
<tr>
<td>R26C25</td>
<td>68.06%</td>
</tr>
<tr>
<td>R27C31</td>
<td>66.67%</td>
</tr>
<tr>
<td>R27C27</td>
<td>66.67%</td>
</tr>
<tr>
<td>R27C30</td>
<td>55.56%</td>
</tr>
<tr>
<td>R26C29</td>
<td>47.22%</td>
</tr>
<tr>
<td>R25C26</td>
<td>45.83%</td>
</tr>
<tr>
<td>R26C31</td>
<td>43.06%</td>
</tr>
<tr>
<td>R25C27</td>
<td>43.06%</td>
</tr>
<tr>
<td>R27C29</td>
<td>40.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
