--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml testing_CNN_dbg.twx testing_CNN_dbg.ncd -o
testing_CNN_dbg.twr testing_CNN_dbg.pcf

Design file:              testing_CNN_dbg.ncd
Physical constraint file: testing_CNN_dbg.pcf
Device,package,speed:     xc3s1500,fg320,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------------+------------+------------+------------------+--------+
                  |Max Setup to|Max Hold to |                  | Clock  |
Source            | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------------+------------+------------+------------------+--------+
done              |   10.569(R)|   -3.820(R)|clk_top_OBUF      |   0.000|
ext_cnn_done      |   10.731(R)|   -3.448(R)|clk_top_OBUF      |   0.000|
ext_cnn_ready     |   10.178(R)|   -1.025(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<0>|   16.836(R)|   -5.800(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<1>|   16.721(R)|   -5.707(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<2>|   16.551(R)|   -5.572(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<3>|   16.565(R)|   -5.582(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<4>|   16.927(R)|   -5.873(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<5>|   16.695(R)|   -5.687(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<6>|   16.285(R)|   -5.360(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<7>|   16.335(R)|   -5.399(R)|clk_top_OBUF      |   0.000|
ext_xAddressOut<8>|   16.686(R)|   -5.681(R)|clk_top_OBUF      |   0.000|
hi_in<1>          |    7.336(R)|   -2.745(R)|clk_top_OBUF      |   0.000|
hi_in<2>          |    6.769(R)|   -2.790(R)|clk_top_OBUF      |   0.000|
hi_in<3>          |    5.053(R)|   -2.658(R)|clk_top_OBUF      |   0.000|
hi_in<4>          |   11.552(R)|   -3.092(R)|clk_top_OBUF      |   0.000|
hi_in<5>          |   12.852(R)|   -2.957(R)|clk_top_OBUF      |   0.000|
hi_in<6>          |   13.337(R)|   -2.874(R)|clk_top_OBUF      |   0.000|
hi_in<7>          |   12.776(R)|   -2.145(R)|clk_top_OBUF      |   0.000|
hi_inout<0>       |    3.619(R)|   -1.753(R)|clk_top_OBUF      |   0.000|
hi_inout<1>       |    3.561(R)|   -1.707(R)|clk_top_OBUF      |   0.000|
hi_inout<2>       |    3.606(R)|   -1.738(R)|clk_top_OBUF      |   0.000|
hi_inout<3>       |    3.548(R)|   -1.692(R)|clk_top_OBUF      |   0.000|
hi_inout<4>       |    3.641(R)|   -1.765(R)|clk_top_OBUF      |   0.000|
hi_inout<5>       |    3.897(R)|   -1.970(R)|clk_top_OBUF      |   0.000|
hi_inout<6>       |    3.828(R)|   -1.920(R)|clk_top_OBUF      |   0.000|
hi_inout<7>       |    3.453(R)|   -1.620(R)|clk_top_OBUF      |   0.000|
hi_inout<8>       |    4.172(R)|   -2.220(R)|clk_top_OBUF      |   0.000|
hi_inout<9>       |    4.076(R)|   -2.143(R)|clk_top_OBUF      |   0.000|
hi_inout<10>      |    3.412(R)|   -1.628(R)|clk_top_OBUF      |   0.000|
hi_inout<11>      |    4.057(R)|   -2.144(R)|clk_top_OBUF      |   0.000|
hi_inout<12>      |    3.576(R)|   -1.741(R)|clk_top_OBUF      |   0.000|
hi_inout<13>      |    4.460(R)|   -2.449(R)|clk_top_OBUF      |   0.000|
hi_inout<14>      |    4.552(R)|   -2.539(R)|clk_top_OBUF      |   0.000|
hi_inout<15>      |    3.557(R)|   -1.743(R)|clk_top_OBUF      |   0.000|
parallel_out<0>   |   26.982(R)|   -2.739(R)|clk_top_OBUF      |   0.000|
parallel_out<1>   |   26.740(R)|   -3.402(R)|clk_top_OBUF      |   0.000|
parallel_out<2>   |   23.387(R)|   -6.819(R)|clk_top_OBUF      |   0.000|
parallel_out<3>   |   23.713(R)|   -1.845(R)|clk_top_OBUF      |   0.000|
parallel_out<4>   |   22.568(R)|   -6.639(R)|clk_top_OBUF      |   0.000|
parallel_out<5>   |   22.801(R)|   -6.592(R)|clk_top_OBUF      |   0.000|
parallel_out<6>   |   22.553(R)|   -6.185(R)|clk_top_OBUF      |   0.000|
parallel_out<7>   |   23.304(R)|   -6.492(R)|clk_top_OBUF      |   0.000|
spi_out           |    4.485(R)|   -2.458(R)|clk_top_OBUF      |   0.000|
top_AER_nack      |   10.648(R)|   -4.497(R)|clk_top_OBUF      |   0.000|
------------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
capture        |    9.006(R)|clk_top_OBUF      |   0.000|
clk_update     |    8.112(R)|clk_top_OBUF      |   0.000|
en_evt2frame   |   11.015(R)|clk_top_OBUF      |   0.000|
ext_cnn_rd_done|    5.058(R)|clk_top_OBUF      |   0.000|
ext_dataIn_neg |   18.341(R)|clk_top_OBUF      |   0.000|
ext_dataIn_pos |   17.129(R)|clk_top_OBUF      |   0.000|
hi_inout<0>    |    9.033(R)|clk_top_OBUF      |   0.000|
hi_inout<1>    |    9.210(R)|clk_top_OBUF      |   0.000|
hi_inout<2>    |    9.708(R)|clk_top_OBUF      |   0.000|
hi_inout<3>    |   10.160(R)|clk_top_OBUF      |   0.000|
hi_inout<4>    |   10.295(R)|clk_top_OBUF      |   0.000|
hi_inout<5>    |   10.629(R)|clk_top_OBUF      |   0.000|
hi_inout<6>    |   10.946(R)|clk_top_OBUF      |   0.000|
hi_inout<7>    |   11.187(R)|clk_top_OBUF      |   0.000|
hi_inout<8>    |    8.816(R)|clk_top_OBUF      |   0.000|
hi_inout<9>    |    8.473(R)|clk_top_OBUF      |   0.000|
hi_inout<10>   |    9.186(R)|clk_top_OBUF      |   0.000|
hi_inout<11>   |    9.186(R)|clk_top_OBUF      |   0.000|
hi_inout<12>   |    9.899(R)|clk_top_OBUF      |   0.000|
hi_inout<13>   |   10.593(R)|clk_top_OBUF      |   0.000|
hi_inout<14>   |    9.880(R)|clk_top_OBUF      |   0.000|
hi_inout<15>   |    9.187(R)|clk_top_OBUF      |   0.000|
hi_out<0>      |    7.320(R)|clk_top_OBUF      |   0.000|
init           |   11.622(R)|clk_top_OBUF      |   0.000|
led<0>         |    9.510(R)|clk_top_OBUF      |   0.000|
led<1>         |    9.145(R)|clk_top_OBUF      |   0.000|
led<2>         |   10.063(R)|clk_top_OBUF      |   0.000|
led<3>         |    9.980(R)|clk_top_OBUF      |   0.000|
led<4>         |    8.180(R)|clk_top_OBUF      |   0.000|
led<5>         |    7.530(R)|clk_top_OBUF      |   0.000|
led<6>         |    7.439(R)|clk_top_OBUF      |   0.000|
led<7>         |    7.524(R)|clk_top_OBUF      |   0.000|
reset_n        |    8.896(R)|clk_top_OBUF      |   0.000|
rgn_clk        |    9.403(R)|clk_top_OBUF      |   0.000|
spi_din        |    8.674(R)|clk_top_OBUF      |   0.000|
top_AER_data<0>|    9.973(R)|clk_top_OBUF      |   0.000|
top_AER_data<1>|    9.589(R)|clk_top_OBUF      |   0.000|
top_AER_data<2>|    8.541(R)|clk_top_OBUF      |   0.000|
top_AER_data<3>|    8.609(R)|clk_top_OBUF      |   0.000|
top_AER_data<4>|    8.798(R)|clk_top_OBUF      |   0.000|
top_AER_data<5>|    7.350(R)|clk_top_OBUF      |   0.000|
top_AER_data<6>|    9.445(R)|clk_top_OBUF      |   0.000|
top_AER_data<7>|   11.298(R)|clk_top_OBUF      |   0.000|
top_AER_data<8>|   10.305(R)|clk_top_OBUF      |   0.000|
top_AER_data<9>|   11.244(R)|clk_top_OBUF      |   0.000|
top_AER_nreq   |   10.362(R)|clk_top_OBUF      |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   17.039|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
hi_in<0>       |clk_phase1     |    9.874|
hi_in<0>       |clk_phase2     |   10.577|
hi_in<0>       |clk_top        |    7.737|
hi_in<0>       |clk_update     |   11.087|
sys_clk1       |test_clk       |   13.550|
sys_clk2       |test2          |   13.154|
---------------+---------------+---------+


Analysis completed Sat Dec 05 17:33:33 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



