

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Sun Apr 14 17:00:30 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.760|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9122|  9122|  9122|  9122|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Product1    |  5760|  5760|        45|          -|          -|   128|    no    |
        | + Product2   |    42|    42|         7|          -|          -|     6|    no    |
        |- ResetAccum  |    18|    18|         3|          -|          -|     6|    no    |
        |- Accum1      |  3328|  3328|        26|          -|          -|   128|    no    |
        | + Accum2     |    24|    24|         4|          -|          -|     6|    no    |
        |- Result      |    12|    12|         2|          -|          -|     6|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     237|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      41|
|Memory           |        2|      -|      43|       4|
|Multiplexer      |        -|      -|       -|     221|
|Register         |        -|      -|     264|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      1|     307|     503|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |myproject_mux_832_16_1_1_U672  |myproject_mux_832_16_1_1  |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |Total                          |                          |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_12s_26_3_1_U673  |myproject_mul_mul_16s_12s_26_3_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |                                  Module                                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V   |        0|  32|   2|     6|   16|     1|           96|
    |b10_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V   |        0|  11|   2|     6|   11|     1|           66|
    |mult_V_U  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V  |        1|   0|   0|   768|   16|     1|        12288|
    |w10_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V   |        1|   0|   0|   768|   12|     1|         9216|
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                                                                         |        2|  43|   4|  1548|   55|     4|        21666|
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_3_fu_566_p2       |     +    |      0|  0|  12|           3|           1|
    |ii_10_fu_587_p2        |     +    |      0|  0|  15|           8|           1|
    |ii_9_fu_392_p2         |     +    |      0|  0|  15|           8|           1|
    |index_3_fu_641_p2      |     +    |      0|  0|  18|          11|          11|
    |index_fu_534_p2        |     +    |      0|  0|  18|          11|          11|
    |ires_3_fu_670_p2       |     +    |      0|  0|  12|           3|           1|
    |jj_5_fu_528_p2         |     +    |      0|  0|  12|           3|           1|
    |jj_6_fu_635_p2         |     +    |      0|  0|  12|           3|           1|
    |p_Val2_s_70_fu_659_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_240_fu_508_p2      |     -    |      0|  0|  18|          11|          11|
    |tmp_245_fu_619_p2      |     -    |      0|  0|  18|          11|          11|
    |tmp_241_fu_581_p2      |   icmp   |      0|  0|  13|           8|           9|
    |tmp_243_fu_522_p2      |   icmp   |      0|  0|   9|           3|           3|
    |tmp_244_fu_664_p2      |   icmp   |      0|  0|   9|           3|           3|
    |tmp_250_fu_629_p2      |   icmp   |      0|  0|   9|           3|           3|
    |tmp_fu_386_p2          |   icmp   |      0|  0|  13|           8|           9|
    |tmp_s_fu_560_p2        |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 237|         117|          97|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |acc_V_address0   |   27|          5|    3|         15|
    |acc_V_d0         |   15|          3|   16|         48|
    |ap_NS_fsm        |  101|         21|    1|         21|
    |ap_done          |    9|          2|    1|          2|
    |iacc_reg_340     |    9|          2|    3|          6|
    |ii2_reg_351      |    9|          2|    8|         16|
    |ii_reg_317       |    9|          2|    8|         16|
    |ires_reg_374     |    9|          2|    3|          6|
    |jj3_reg_362      |    9|          2|    3|          6|
    |jj_reg_329       |    9|          2|    3|          6|
    |mult_V_address0  |   15|          3|   10|         30|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  221|         46|   59|        172|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |OP1_V_cast_reg_760    |  26|   0|   26|          0|
    |acc_V_addr_6_reg_852  |   3|   0|    3|          0|
    |ap_CS_fsm             |  20|   0|   20|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |b10_V_load_reg_821    |  11|   0|   11|          0|
    |iacc_3_reg_806        |   3|   0|    3|          0|
    |iacc_reg_340          |   3|   0|    3|          0|
    |ii2_reg_351           |   8|   0|    8|          0|
    |ii_10_reg_829         |   8|   0|    8|          0|
    |ii_9_reg_710          |   8|   0|    8|          0|
    |ii_reg_317            |   8|   0|    8|          0|
    |index_3_reg_847       |  11|   0|   11|          0|
    |index_reg_773         |  11|   0|   11|          0|
    |ires_3_reg_875        |   3|   0|    3|          0|
    |ires_reg_374          |   3|   0|    3|          0|
    |jj3_reg_362           |   3|   0|    3|          0|
    |jj_5_reg_768          |   3|   0|    3|          0|
    |jj_6_reg_842          |   3|   0|    3|          0|
    |jj_reg_329            |   3|   0|    3|          0|
    |p_Val2_29_reg_862     |  16|   0|   16|          0|
    |p_Val2_30_reg_867     |  16|   0|   16|          0|
    |p_Val2_s_reg_798      |  26|   0|   26|          0|
    |tmp_240_reg_755       |  10|   0|   11|          1|
    |tmp_242_reg_811       |   3|   0|   64|         61|
    |tmp_245_reg_834       |  10|   0|   11|          1|
    |tmp_246_reg_778       |  32|   0|   64|         32|
    |w10_V_load_reg_788    |  12|   0|   12|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 264|   0|  359|         95|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_done            | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|data_0_V_address0  | out |    4|  ap_memory |                                   data_0_V                                  |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                   data_0_V                                  |     array    |
|data_0_V_q0        |  in |   15|  ap_memory |                                   data_0_V                                  |     array    |
|data_1_V_address0  | out |    4|  ap_memory |                                   data_1_V                                  |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                   data_1_V                                  |     array    |
|data_1_V_q0        |  in |   15|  ap_memory |                                   data_1_V                                  |     array    |
|data_2_V_address0  | out |    4|  ap_memory |                                   data_2_V                                  |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                   data_2_V                                  |     array    |
|data_2_V_q0        |  in |   15|  ap_memory |                                   data_2_V                                  |     array    |
|data_3_V_address0  | out |    4|  ap_memory |                                   data_3_V                                  |     array    |
|data_3_V_ce0       | out |    1|  ap_memory |                                   data_3_V                                  |     array    |
|data_3_V_q0        |  in |   15|  ap_memory |                                   data_3_V                                  |     array    |
|data_4_V_address0  | out |    4|  ap_memory |                                   data_4_V                                  |     array    |
|data_4_V_ce0       | out |    1|  ap_memory |                                   data_4_V                                  |     array    |
|data_4_V_q0        |  in |   15|  ap_memory |                                   data_4_V                                  |     array    |
|data_5_V_address0  | out |    4|  ap_memory |                                   data_5_V                                  |     array    |
|data_5_V_ce0       | out |    1|  ap_memory |                                   data_5_V                                  |     array    |
|data_5_V_q0        |  in |   15|  ap_memory |                                   data_5_V                                  |     array    |
|data_6_V_address0  | out |    4|  ap_memory |                                   data_6_V                                  |     array    |
|data_6_V_ce0       | out |    1|  ap_memory |                                   data_6_V                                  |     array    |
|data_6_V_q0        |  in |   15|  ap_memory |                                   data_6_V                                  |     array    |
|data_7_V_address0  | out |    4|  ap_memory |                                   data_7_V                                  |     array    |
|data_7_V_ce0       | out |    1|  ap_memory |                                   data_7_V                                  |     array    |
|data_7_V_q0        |  in |   15|  ap_memory |                                   data_7_V                                  |     array    |
|res_0_V_address0   | out |    1|  ap_memory |                                   res_0_V                                   |     array    |
|res_0_V_ce0        | out |    1|  ap_memory |                                   res_0_V                                   |     array    |
|res_0_V_we0        | out |    1|  ap_memory |                                   res_0_V                                   |     array    |
|res_0_V_d0         | out |   16|  ap_memory |                                   res_0_V                                   |     array    |
|res_1_V_address0   | out |    1|  ap_memory |                                   res_1_V                                   |     array    |
|res_1_V_ce0        | out |    1|  ap_memory |                                   res_1_V                                   |     array    |
|res_1_V_we0        | out |    1|  ap_memory |                                   res_1_V                                   |     array    |
|res_1_V_d0         | out |   16|  ap_memory |                                   res_1_V                                   |     array    |
|res_2_V_address0   | out |    1|  ap_memory |                                   res_2_V                                   |     array    |
|res_2_V_ce0        | out |    1|  ap_memory |                                   res_2_V                                   |     array    |
|res_2_V_we0        | out |    1|  ap_memory |                                   res_2_V                                   |     array    |
|res_2_V_d0         | out |   16|  ap_memory |                                   res_2_V                                   |     array    |
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	11  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_243)
	2  / (tmp_243)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / (!tmp_s)
	14  / (tmp_s)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / (!tmp_241)
	19  / (tmp_241)
15 --> 
	16  / (!tmp_250)
	14  / (tmp_250)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
	20  / (!tmp_244)
20 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 21 [1/1] (2.77ns)   --->   "%mult_V = alloca [768 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 21 'alloca' 'mult_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 22 [1/1] (1.75ns)   --->   "%acc_V = alloca [6 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:18]   --->   Operation 22 'alloca' 'acc_V' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ii = phi i8 [ %ii_9, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 24 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%tmp = icmp eq i8 %ii, -128" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 25 'icmp' 'tmp' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.71ns)   --->   "%ii_9 = add i8 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 27 'add' 'ii_9' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_469 = trunc i8 %ii to i4" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 29 'trunc' 'tmp_469' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%newIndex = zext i4 %tmp_469 to i64" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 30 'zext' 'newIndex' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [16 x i15]* %data_0_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 31 'getelementptr' 'data_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.75ns)   --->   "%data_0_V_load = load i15* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 32 'load' 'data_0_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [16 x i15]* %data_1_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 33 'getelementptr' 'data_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.75ns)   --->   "%data_1_V_load = load i15* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 34 'load' 'data_1_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_2_V_addr = getelementptr [16 x i15]* %data_2_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 35 'getelementptr' 'data_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.75ns)   --->   "%data_2_V_load = load i15* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 36 'load' 'data_2_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_3_V_addr = getelementptr [16 x i15]* %data_3_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 37 'getelementptr' 'data_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.75ns)   --->   "%data_3_V_load = load i15* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 38 'load' 'data_3_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_4_V_addr = getelementptr [16 x i15]* %data_4_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 39 'getelementptr' 'data_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.75ns)   --->   "%data_4_V_load = load i15* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 40 'load' 'data_4_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_5_V_addr = getelementptr [16 x i15]* %data_5_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 41 'getelementptr' 'data_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.75ns)   --->   "%data_5_V_load = load i15* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 42 'load' 'data_5_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_6_V_addr = getelementptr [16 x i15]* %data_6_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 43 'getelementptr' 'data_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.75ns)   --->   "%data_6_V_load = load i15* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 44 'load' 'data_6_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data_7_V_addr = getelementptr [16 x i15]* %data_7_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 45 'getelementptr' 'data_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.75ns)   --->   "%data_7_V_load = load i15* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 46 'load' 'data_7_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 47 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 47 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_463 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 49 'specregionbegin' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%arrayNo = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %ii, i32 4, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 50 'partselect' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i4 %arrayNo to i32" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 51 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (1.75ns)   --->   "%data_0_V_load = load i15* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 52 'load' 'data_0_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%extLd = zext i15 %data_0_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 53 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.75ns)   --->   "%data_1_V_load = load i15* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 54 'load' 'data_1_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%extLd9 = zext i15 %data_1_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 55 'zext' 'extLd9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (1.75ns)   --->   "%data_2_V_load = load i15* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 56 'load' 'data_2_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%extLd5 = zext i15 %data_2_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 57 'zext' 'extLd5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.75ns)   --->   "%data_3_V_load = load i15* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 58 'load' 'data_3_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%extLd6 = zext i15 %data_3_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 59 'zext' 'extLd6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (1.75ns)   --->   "%data_4_V_load = load i15* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 60 'load' 'data_4_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%extLd7 = zext i15 %data_4_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 61 'zext' 'extLd7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (1.75ns)   --->   "%data_5_V_load = load i15* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 62 'load' 'data_5_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%extLd8 = zext i15 %data_5_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 63 'zext' 'extLd8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (1.75ns)   --->   "%data_6_V_load = load i15* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 64 'load' 'data_6_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%extLd1 = zext i15 %data_6_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 65 'zext' 'extLd1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.75ns)   --->   "%data_7_V_load = load i15* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 66 'load' 'data_7_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%extLd2 = zext i15 %data_7_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 67 'zext' 'extLd2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.83ns)   --->   "%cache_V = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %extLd, i16 %extLd9, i16 %extLd5, i16 %extLd6, i16 %extLd7, i16 %extLd8, i16 %extLd1, i16 %extLd2, i32 %arrayNo_cast)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 68 'mux' 'cache_V' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%tmp_470 = trunc i8 %ii to i7" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 69 'trunc' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_470, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 70 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 71 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%tmp_471 = shl i8 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 72 'shl' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%p_shl7_cast = zext i8 %tmp_471 to i11" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 73 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.74ns) (out node of the LUT)   --->   "%tmp_240 = sub i11 %p_shl_cast, %p_shl7_cast" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 74 'sub' 'tmp_240' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.35ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%jj = phi i3 [ 0, %0 ], [ %jj_5, %2 ]"   --->   Operation 77 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%jj_cast6 = zext i3 %jj to i11" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 78 'zext' 'jj_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.00ns)   --->   "%tmp_243 = icmp eq i3 %jj, -2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 79 'icmp' 'tmp_243' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 80 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.34ns)   --->   "%jj_5 = add i3 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 81 'add' 'jj_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_243, label %3, label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "%index = add i11 %tmp_240, %jj_cast6" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 83 'add' 'index' <Predicate = (!tmp_243)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_463)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 84 'specregionend' 'empty_66' <Predicate = (tmp_243)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 85 'br' <Predicate = (tmp_243)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%index_cast = sext i11 %index to i32" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 86 'sext' 'index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_246 = zext i32 %index_cast to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'zext' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%w10_V_addr = getelementptr [768 x i12]* @w10_V, i64 0, i64 %tmp_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'getelementptr' 'w10_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (2.77ns)   --->   "%w10_V_load = load i12* %w10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'load' 'w10_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 90 [1/2] (2.77ns)   --->   "%w10_V_load = load i12* %w10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'load' 'w10_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i12 %w10_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [3/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.76>
ST_8 : Operation 93 [2/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 94 [1/3] (0.00ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_248 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [768 x i16]* %mult_V, i64 0, i64 %tmp_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (2.77ns)   --->   "store i16 %tmp_248, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%iacc = phi i3 [ %iacc_3, %4 ], [ 0, %.preheader38.preheader ]"   --->   Operation 100 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.00ns)   --->   "%tmp_s = icmp eq i3 %iacc, -2" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 101 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 102 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.34ns)   --->   "%iacc_3 = add i3 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 103 'add' 'iacc_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %4" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_242 = zext i3 %iacc to i64" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 105 'zext' 'tmp_242' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%b10_V_addr = getelementptr [6 x i11]* @b10_V, i64 0, i64 %tmp_242" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 106 'getelementptr' 'b10_V_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (2.77ns)   --->   "%b10_V_load = load i11* %b10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 107 'load' 'b10_V_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>
ST_11 : Operation 108 [1/1] (1.35ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 108 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 2.77>
ST_12 : Operation 109 [1/2] (2.77ns)   --->   "%b10_V_load = load i11* %b10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 109 'load' 'b10_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>

State 13 <SV = 4> <Delay = 1.75>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%b10_V_load_cast = sext i11 %b10_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 111 'sext' 'b10_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [6 x i16]* %acc_V, i64 0, i64 %tmp_242" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 112 'getelementptr' 'acc_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.75ns)   --->   "store i16 %b10_V_load_cast, i16* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 1.74>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%ii2 = phi i8 [ %ii_10, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 115 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.24ns)   --->   "%tmp_241 = icmp eq i8 %ii2, -128" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 116 'icmp' 'tmp_241' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 117 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (1.71ns)   --->   "%ii_10 = add i8 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 118 'add' 'ii_10' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_241, label %.preheader.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 120 'specloopname' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_464 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 121 'specregionbegin' 'tmp_464' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%tmp_472 = trunc i8 %ii2 to i7" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 122 'trunc' 'tmp_472' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_472, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 123 'bitconcatenate' 'p_shl8' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 124 'zext' 'p_shl8_cast' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%tmp_473 = shl i8 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 125 'shl' 'tmp_473' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%p_shl9_cast = zext i8 %tmp_473 to i11" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 126 'zext' 'p_shl9_cast' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.74ns) (out node of the LUT)   --->   "%tmp_245 = sub i11 %p_shl8_cast, %p_shl9_cast" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 127 'sub' 'tmp_245' <Predicate = (!tmp_241)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (1.35ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 128 'br' <Predicate = (!tmp_241)> <Delay = 1.35>
ST_14 : Operation 129 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 129 'br' <Predicate = (tmp_241)> <Delay = 1.35>

State 15 <SV = 4> <Delay = 1.76>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%jj3 = phi i3 [ 0, %5 ], [ %jj_6, %7 ]"   --->   Operation 130 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%jj3_cast3 = zext i3 %jj3 to i11" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 131 'zext' 'jj3_cast3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (1.00ns)   --->   "%tmp_250 = icmp eq i3 %jj3, -2" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 132 'icmp' 'tmp_250' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 133 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.34ns)   --->   "%jj_6 = add i3 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 134 'add' 'jj_6' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_250, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.76ns)   --->   "%index_3 = add i11 %tmp_245, %jj3_cast3" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 136 'add' 'index_3' <Predicate = (!tmp_250)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str16, i32 %tmp_464)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 137 'specregionend' 'empty_71' <Predicate = (tmp_250)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 138 'br' <Predicate = (tmp_250)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.77>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%index_3_cast = sext i11 %index_3 to i32" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 139 'sext' 'index_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_251 = zext i3 %jj3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 140 'zext' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_252 = zext i32 %index_3_cast to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 141 'zext' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%acc_V_addr_6 = getelementptr [6 x i16]* %acc_V, i64 0, i64 %tmp_251" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 142 'getelementptr' 'acc_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [2/2] (1.75ns)   --->   "%p_Val2_29 = load i16* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 143 'load' 'p_Val2_29' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_addr_3 = getelementptr [768 x i16]* %mult_V, i64 0, i64 %tmp_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 144 'getelementptr' 'mult_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [2/2] (2.77ns)   --->   "%p_Val2_30 = load i16* %mult_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 145 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 17 <SV = 6> <Delay = 2.77>
ST_17 : Operation 146 [1/2] (1.75ns)   --->   "%p_Val2_29 = load i16* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 146 'load' 'p_Val2_29' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_17 : Operation 147 [1/2] (2.77ns)   --->   "%p_Val2_30 = load i16* %mult_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 147 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 18 <SV = 7> <Delay = 3.59>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 148 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (1.84ns)   --->   "%p_Val2_s_70 = add i16 %p_Val2_29, %p_Val2_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 149 'add' 'p_Val2_s_70' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (1.75ns)   --->   "store i16 %p_Val2_s_70, i16* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.75>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%ires = phi i3 [ %ires_3, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 152 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (1.00ns)   --->   "%tmp_244 = icmp eq i3 %ires, -2" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 153 'icmp' 'tmp_244' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 154 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (1.34ns)   --->   "%ires_3 = add i3 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 155 'add' 'ires_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_244, label %11, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_249 = zext i3 %ires to i64" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 157 'zext' 'tmp_249' <Predicate = (!tmp_244)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%acc_V_addr_5 = getelementptr [6 x i16]* %acc_V, i64 0, i64 %tmp_249" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 158 'getelementptr' 'acc_V_addr_5' <Predicate = (!tmp_244)> <Delay = 0.00>
ST_19 : Operation 159 [2/2] (1.75ns)   --->   "%acc_V_load = load i16* %acc_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 159 'load' 'acc_V_load' <Predicate = (!tmp_244)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 160 'ret' <Predicate = (tmp_244)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.51>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/2] (1.75ns)   --->   "%acc_V_load = load i16* %acc_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 162 'load' 'acc_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%arrayNo5_cast = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %ires, i32 1, i32 2)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 163 'partselect' 'arrayNo5_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_474 = trunc i3 %ires to i1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 164 'trunc' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%newIndex9 = zext i1 %tmp_474 to i64" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 165 'zext' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%res_0_V_addr = getelementptr [2 x i16]* %res_0_V, i64 0, i64 %newIndex9" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 166 'getelementptr' 'res_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%res_1_V_addr = getelementptr [2 x i16]* %res_1_V, i64 0, i64 %newIndex9" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 167 'getelementptr' 'res_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%res_2_V_addr = getelementptr [2 x i16]* %res_2_V, i64 0, i64 %newIndex9" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 168 'getelementptr' 'res_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (1.00ns)   --->   "switch i2 %arrayNo5_cast, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 169 'switch' <Predicate = true> <Delay = 1.00>
ST_20 : Operation 170 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 170 'store' <Predicate = (arrayNo5_cast == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 171 'br' <Predicate = (arrayNo5_cast == 1)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 172 'store' <Predicate = (arrayNo5_cast == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 173 'br' <Predicate = (arrayNo5_cast == 0)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 174 'store' <Predicate = (arrayNo5_cast != 0 & arrayNo5_cast != 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 175 'br' <Predicate = (arrayNo5_cast != 0 & arrayNo5_cast != 1)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w10_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b10_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mult_V          (alloca           ) [ 001111111111111111100]
acc_V           (alloca           ) [ 001111111111111111111]
StgValue_23     (br               ) [ 011111111110000000000]
ii              (phi              ) [ 001100000000000000000]
tmp             (icmp             ) [ 001111111110000000000]
empty           (speclooptripcount) [ 000000000000000000000]
ii_9            (add              ) [ 011111111110000000000]
StgValue_28     (br               ) [ 000000000000000000000]
tmp_469         (trunc            ) [ 000000000000000000000]
newIndex        (zext             ) [ 000000000000000000000]
data_0_V_addr   (getelementptr    ) [ 000100000000000000000]
data_1_V_addr   (getelementptr    ) [ 000100000000000000000]
data_2_V_addr   (getelementptr    ) [ 000100000000000000000]
data_3_V_addr   (getelementptr    ) [ 000100000000000000000]
data_4_V_addr   (getelementptr    ) [ 000100000000000000000]
data_5_V_addr   (getelementptr    ) [ 000100000000000000000]
data_6_V_addr   (getelementptr    ) [ 000100000000000000000]
data_7_V_addr   (getelementptr    ) [ 000100000000000000000]
StgValue_47     (br               ) [ 001111111111110000000]
StgValue_48     (specloopname     ) [ 000000000000000000000]
tmp_463         (specregionbegin  ) [ 000011111110000000000]
arrayNo         (partselect       ) [ 000000000000000000000]
arrayNo_cast    (zext             ) [ 000000000000000000000]
data_0_V_load   (load             ) [ 000000000000000000000]
extLd           (zext             ) [ 000000000000000000000]
data_1_V_load   (load             ) [ 000000000000000000000]
extLd9          (zext             ) [ 000000000000000000000]
data_2_V_load   (load             ) [ 000000000000000000000]
extLd5          (zext             ) [ 000000000000000000000]
data_3_V_load   (load             ) [ 000000000000000000000]
extLd6          (zext             ) [ 000000000000000000000]
data_4_V_load   (load             ) [ 000000000000000000000]
extLd7          (zext             ) [ 000000000000000000000]
data_5_V_load   (load             ) [ 000000000000000000000]
extLd8          (zext             ) [ 000000000000000000000]
data_6_V_load   (load             ) [ 000000000000000000000]
extLd1          (zext             ) [ 000000000000000000000]
data_7_V_load   (load             ) [ 000000000000000000000]
extLd2          (zext             ) [ 000000000000000000000]
cache_V         (mux              ) [ 000000000000000000000]
tmp_470         (trunc            ) [ 000000000000000000000]
p_shl           (bitconcatenate   ) [ 000000000000000000000]
p_shl_cast      (zext             ) [ 000000000000000000000]
tmp_471         (shl              ) [ 000000000000000000000]
p_shl7_cast     (zext             ) [ 000000000000000000000]
tmp_240         (sub              ) [ 000011111110000000000]
OP1_V_cast      (sext             ) [ 000011111110000000000]
StgValue_76     (br               ) [ 001111111110000000000]
jj              (phi              ) [ 000010000000000000000]
jj_cast6        (zext             ) [ 000000000000000000000]
tmp_243         (icmp             ) [ 001111111110000000000]
empty_65        (speclooptripcount) [ 000000000000000000000]
jj_5            (add              ) [ 001111111110000000000]
StgValue_82     (br               ) [ 000000000000000000000]
index           (add              ) [ 000001000000000000000]
empty_66        (specregionend    ) [ 000000000000000000000]
StgValue_85     (br               ) [ 011111111110000000000]
index_cast      (sext             ) [ 000000000000000000000]
tmp_246         (zext             ) [ 000000111110000000000]
w10_V_addr      (getelementptr    ) [ 000000100000000000000]
w10_V_load      (load             ) [ 000000010000000000000]
OP2_V_cast      (sext             ) [ 000000001100000000000]
p_Val2_s        (mul              ) [ 000000000010000000000]
StgValue_95     (specloopname     ) [ 000000000000000000000]
tmp_248         (partselect       ) [ 000000000000000000000]
mult_V_addr     (getelementptr    ) [ 000000000000000000000]
StgValue_98     (store            ) [ 000000000000000000000]
StgValue_99     (br               ) [ 001111111110000000000]
iacc            (phi              ) [ 000000000001000000000]
tmp_s           (icmp             ) [ 000000000001110000000]
empty_67        (speclooptripcount) [ 000000000000000000000]
iacc_3          (add              ) [ 001000000001110000000]
StgValue_104    (br               ) [ 000000000000000000000]
tmp_242         (zext             ) [ 000000000000110000000]
b10_V_addr      (getelementptr    ) [ 000000000000100000000]
StgValue_108    (br               ) [ 000000000001111111100]
b10_V_load      (load             ) [ 000000000000010000000]
StgValue_110    (specloopname     ) [ 000000000000000000000]
b10_V_load_cast (sext             ) [ 000000000000000000000]
acc_V_addr      (getelementptr    ) [ 000000000000000000000]
StgValue_113    (store            ) [ 000000000000000000000]
StgValue_114    (br               ) [ 001000000001110000000]
ii2             (phi              ) [ 000000000000001000000]
tmp_241         (icmp             ) [ 000000000000001111100]
empty_68        (speclooptripcount) [ 000000000000000000000]
ii_10           (add              ) [ 000000000001001111100]
StgValue_119    (br               ) [ 000000000000000000000]
StgValue_120    (specloopname     ) [ 000000000000000000000]
tmp_464         (specregionbegin  ) [ 000000000000000111100]
tmp_472         (trunc            ) [ 000000000000000000000]
p_shl8          (bitconcatenate   ) [ 000000000000000000000]
p_shl8_cast     (zext             ) [ 000000000000000000000]
tmp_473         (shl              ) [ 000000000000000000000]
p_shl9_cast     (zext             ) [ 000000000000000000000]
tmp_245         (sub              ) [ 000000000000000111100]
StgValue_128    (br               ) [ 000000000000001111100]
StgValue_129    (br               ) [ 000000000000001111111]
jj3             (phi              ) [ 000000000000000110000]
jj3_cast3       (zext             ) [ 000000000000000000000]
tmp_250         (icmp             ) [ 000000000000001111100]
empty_69        (speclooptripcount) [ 000000000000000000000]
jj_6            (add              ) [ 000000000000001111100]
StgValue_135    (br               ) [ 000000000000000000000]
index_3         (add              ) [ 000000000000000010000]
empty_71        (specregionend    ) [ 000000000000000000000]
StgValue_138    (br               ) [ 000000000001001111100]
index_3_cast    (sext             ) [ 000000000000000000000]
tmp_251         (zext             ) [ 000000000000000000000]
tmp_252         (zext             ) [ 000000000000000000000]
acc_V_addr_6    (getelementptr    ) [ 000000000000000001100]
mult_V_addr_3   (getelementptr    ) [ 000000000000000001000]
p_Val2_29       (load             ) [ 000000000000000000100]
p_Val2_30       (load             ) [ 000000000000000000100]
StgValue_148    (specloopname     ) [ 000000000000000000000]
p_Val2_s_70     (add              ) [ 000000000000000000000]
StgValue_150    (store            ) [ 000000000000000000000]
StgValue_151    (br               ) [ 000000000000001111100]
ires            (phi              ) [ 000000000000000000011]
tmp_244         (icmp             ) [ 000000000000000000011]
empty_72        (speclooptripcount) [ 000000000000000000000]
ires_3          (add              ) [ 000000000000001000011]
StgValue_156    (br               ) [ 000000000000000000000]
tmp_249         (zext             ) [ 000000000000000000000]
acc_V_addr_5    (getelementptr    ) [ 000000000000000000001]
StgValue_160    (ret              ) [ 000000000000000000000]
StgValue_161    (specloopname     ) [ 000000000000000000000]
acc_V_load      (load             ) [ 000000000000000000000]
arrayNo5_cast   (partselect       ) [ 000000000000000000011]
tmp_474         (trunc            ) [ 000000000000000000000]
newIndex9       (zext             ) [ 000000000000000000000]
res_0_V_addr    (getelementptr    ) [ 000000000000000000000]
res_1_V_addr    (getelementptr    ) [ 000000000000000000000]
res_2_V_addr    (getelementptr    ) [ 000000000000000000000]
StgValue_169    (switch           ) [ 000000000000000000000]
StgValue_170    (store            ) [ 000000000000000000000]
StgValue_171    (br               ) [ 000000000000000000000]
StgValue_172    (store            ) [ 000000000000000000000]
StgValue_173    (br               ) [ 000000000000000000000]
StgValue_174    (store            ) [ 000000000000000000000]
StgValue_175    (br               ) [ 000000000000000000000]
StgValue_176    (br               ) [ 000000000000001000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w10_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b10_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b10_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="mult_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mult_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="acc_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_0_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="15" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_V_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_V_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="data_1_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_V_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_V_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_2_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="15" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_V_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_V_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data_3_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="15" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_V_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_V_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_4_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_V_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4_V_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="data_5_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_V_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5_V_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_6_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_V_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6_V_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="data_7_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="15" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_V_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7_V_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="w10_V_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w10_V_addr/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w10_V_load/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mult_V_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="5"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_V_addr/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_98/10 p_Val2_30/16 "/>
</bind>
</comp>

<comp id="229" class="1004" name="b10_V_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b10_V_addr/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b10_V_load/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="acc_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="2"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_113/13 p_Val2_29/16 StgValue_150/18 acc_V_load/19 "/>
</bind>
</comp>

<comp id="254" class="1004" name="acc_V_addr_6_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_6/16 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mult_V_addr_3_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_V_addr_3/16 "/>
</bind>
</comp>

<comp id="268" class="1004" name="acc_V_addr_5_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_5/19 "/>
</bind>
</comp>

<comp id="275" class="1004" name="res_0_V_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_0_V_addr/20 "/>
</bind>
</comp>

<comp id="282" class="1004" name="res_1_V_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_1_V_addr/20 "/>
</bind>
</comp>

<comp id="289" class="1004" name="res_2_V_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2_V_addr/20 "/>
</bind>
</comp>

<comp id="296" class="1004" name="StgValue_170_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/20 "/>
</bind>
</comp>

<comp id="303" class="1004" name="StgValue_172_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/20 "/>
</bind>
</comp>

<comp id="310" class="1004" name="StgValue_174_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/20 "/>
</bind>
</comp>

<comp id="317" class="1005" name="ii_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="ii_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="jj_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="1"/>
<pin id="331" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="jj_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="iacc_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iacc (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="iacc_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iacc/11 "/>
</bind>
</comp>

<comp id="351" class="1005" name="ii2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ii2 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="ii2_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii2/14 "/>
</bind>
</comp>

<comp id="362" class="1005" name="jj3_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="jj3 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="jj3_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="3" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj3/15 "/>
</bind>
</comp>

<comp id="374" class="1005" name="ires_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="ires_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/19 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ii_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_9/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_469_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_469/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="newIndex_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="arrayNo_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="1"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="0" index="3" bw="4" slack="0"/>
<pin id="419" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="arrayNo_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="extLd_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="extLd9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd9/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="extLd5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd5/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="extLd6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="15" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd6/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="extLd7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd7/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="extLd8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd8/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="extLd1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="extLd2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd2/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="cache_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="15" slack="0"/>
<pin id="463" dir="0" index="2" bw="15" slack="0"/>
<pin id="464" dir="0" index="3" bw="15" slack="0"/>
<pin id="465" dir="0" index="4" bw="15" slack="0"/>
<pin id="466" dir="0" index="5" bw="15" slack="0"/>
<pin id="467" dir="0" index="6" bw="15" slack="0"/>
<pin id="468" dir="0" index="7" bw="15" slack="0"/>
<pin id="469" dir="0" index="8" bw="15" slack="0"/>
<pin id="470" dir="0" index="9" bw="4" slack="0"/>
<pin id="471" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cache_V/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_470_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_470/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_shl_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_shl_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_471_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_471/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_shl7_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_240_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_240/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="OP1_V_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="1" index="1" bw="26" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="jj_cast6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj_cast6/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_243_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_243/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="jj_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_5/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="index_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="1"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="index_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_cast/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_246_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_246/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="OP2_V_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="1"/>
<pin id="549" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_248_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="26" slack="1"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="0" index="3" bw="6" slack="0"/>
<pin id="555" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_248/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="0" index="1" bw="3" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="iacc_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iacc_3/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_242_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_242/11 "/>
</bind>
</comp>

<comp id="577" class="1004" name="b10_V_load_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="1"/>
<pin id="579" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b10_V_load_cast/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_241_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_241/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="ii_10_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_10/14 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_472_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_472/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_shl8_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="0" index="1" bw="7" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/14 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_shl8_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_473_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_473/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_shl9_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/14 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_245_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_245/14 "/>
</bind>
</comp>

<comp id="625" class="1004" name="jj3_cast3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj3_cast3/15 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_250_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="0"/>
<pin id="631" dir="0" index="1" bw="3" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_250/15 "/>
</bind>
</comp>

<comp id="635" class="1004" name="jj_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_6/15 "/>
</bind>
</comp>

<comp id="641" class="1004" name="index_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="1"/>
<pin id="643" dir="0" index="1" bw="3" slack="0"/>
<pin id="644" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_3/15 "/>
</bind>
</comp>

<comp id="646" class="1004" name="index_3_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_3_cast/16 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_251_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_251/16 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_252_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_252/16 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Val2_s_70_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="0" index="1" bw="16" slack="1"/>
<pin id="662" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s_70/18 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_244_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="0" index="1" bw="3" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_244/19 "/>
</bind>
</comp>

<comp id="670" class="1004" name="ires_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_3/19 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_249_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_249/19 "/>
</bind>
</comp>

<comp id="681" class="1004" name="arrayNo5_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="0" index="1" bw="3" slack="1"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="0" index="3" bw="3" slack="0"/>
<pin id="686" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo5_cast/20 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_474_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_474/20 "/>
</bind>
</comp>

<comp id="695" class="1004" name="newIndex9_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex9/20 "/>
</bind>
</comp>

<comp id="702" class="1007" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="4"/>
<pin id="704" dir="0" index="1" bw="12" slack="0"/>
<pin id="705" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="710" class="1005" name="ii_9_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ii_9 "/>
</bind>
</comp>

<comp id="715" class="1005" name="data_0_V_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="1"/>
<pin id="717" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_addr "/>
</bind>
</comp>

<comp id="720" class="1005" name="data_1_V_addr_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="1"/>
<pin id="722" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_addr "/>
</bind>
</comp>

<comp id="725" class="1005" name="data_2_V_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="1"/>
<pin id="727" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="data_3_V_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="1"/>
<pin id="732" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="data_4_V_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="1"/>
<pin id="737" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="data_5_V_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="data_6_V_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="1"/>
<pin id="747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="data_7_V_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="1"/>
<pin id="752" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_240_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="1"/>
<pin id="757" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_240 "/>
</bind>
</comp>

<comp id="760" class="1005" name="OP1_V_cast_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="26" slack="4"/>
<pin id="762" dir="1" index="1" bw="26" slack="4"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="768" class="1005" name="jj_5_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="jj_5 "/>
</bind>
</comp>

<comp id="773" class="1005" name="index_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="11" slack="1"/>
<pin id="775" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_246_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="5"/>
<pin id="780" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_246 "/>
</bind>
</comp>

<comp id="783" class="1005" name="w10_V_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="1"/>
<pin id="785" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w10_V_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="w10_V_load_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="1"/>
<pin id="790" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w10_V_load "/>
</bind>
</comp>

<comp id="793" class="1005" name="OP2_V_cast_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="26" slack="1"/>
<pin id="795" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="798" class="1005" name="p_Val2_s_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="26" slack="1"/>
<pin id="800" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="806" class="1005" name="iacc_3_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="0"/>
<pin id="808" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="iacc_3 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_242_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="2"/>
<pin id="813" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_242 "/>
</bind>
</comp>

<comp id="816" class="1005" name="b10_V_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="1"/>
<pin id="818" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b10_V_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="b10_V_load_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="11" slack="1"/>
<pin id="823" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="b10_V_load "/>
</bind>
</comp>

<comp id="829" class="1005" name="ii_10_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ii_10 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_245_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="1"/>
<pin id="836" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_245 "/>
</bind>
</comp>

<comp id="842" class="1005" name="jj_6_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="0"/>
<pin id="844" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="jj_6 "/>
</bind>
</comp>

<comp id="847" class="1005" name="index_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="1"/>
<pin id="849" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="index_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="acc_V_addr_6_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="1"/>
<pin id="854" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_6 "/>
</bind>
</comp>

<comp id="857" class="1005" name="mult_V_addr_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="1"/>
<pin id="859" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mult_V_addr_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_Val2_29_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="1"/>
<pin id="864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_Val2_30_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="875" class="1005" name="ires_3_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ires_3 "/>
</bind>
</comp>

<comp id="880" class="1005" name="acc_V_addr_5_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="1"/>
<pin id="882" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="248" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="282" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="248" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="275" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="248" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="289" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="390"><net_src comp="321" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="30" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="321" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="321" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="413"><net_src comp="402" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="317" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="427"><net_src comp="414" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="107" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="120" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="133" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="146" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="159" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="172" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="185" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="198" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="473"><net_src comp="428" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="474"><net_src comp="432" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="475"><net_src comp="436" pin="1"/><net_sink comp="460" pin=3"/></net>

<net id="476"><net_src comp="440" pin="1"/><net_sink comp="460" pin=4"/></net>

<net id="477"><net_src comp="444" pin="1"/><net_sink comp="460" pin=5"/></net>

<net id="478"><net_src comp="448" pin="1"/><net_sink comp="460" pin=6"/></net>

<net id="479"><net_src comp="452" pin="1"/><net_sink comp="460" pin=7"/></net>

<net id="480"><net_src comp="456" pin="1"/><net_sink comp="460" pin=8"/></net>

<net id="481"><net_src comp="424" pin="1"/><net_sink comp="460" pin=9"/></net>

<net id="485"><net_src comp="317" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="317" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="36" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="494" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="460" pin="10"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="333" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="333" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="333" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="62" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="518" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="558"><net_src comp="72" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="559"><net_src comp="550" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="564"><net_src comp="344" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="58" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="344" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="62" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="344" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="585"><net_src comp="355" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="30" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="355" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="36" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="355" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="54" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="56" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="355" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="36" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="605" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="366" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="366" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="58" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="366" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="62" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="625" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="362" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="657"><net_src comp="646" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="663"><net_src comp="659" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="668"><net_src comp="378" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="58" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="378" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="62" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="378" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="687"><net_src comp="82" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="374" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="84" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="86" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="694"><net_src comp="374" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="706"><net_src comp="547" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="392" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="718"><net_src comp="100" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="723"><net_src comp="113" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="728"><net_src comp="126" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="733"><net_src comp="139" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="738"><net_src comp="152" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="743"><net_src comp="165" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="748"><net_src comp="178" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="753"><net_src comp="191" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="758"><net_src comp="508" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="763"><net_src comp="514" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="771"><net_src comp="528" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="776"><net_src comp="534" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="781"><net_src comp="542" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="786"><net_src comp="204" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="791"><net_src comp="211" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="796"><net_src comp="547" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="801"><net_src comp="702" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="809"><net_src comp="566" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="814"><net_src comp="572" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="819"><net_src comp="229" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="824"><net_src comp="236" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="832"><net_src comp="587" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="837"><net_src comp="619" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="845"><net_src comp="635" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="850"><net_src comp="641" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="855"><net_src comp="254" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="860"><net_src comp="261" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="865"><net_src comp="248" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="870"><net_src comp="223" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="878"><net_src comp="670" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="883"><net_src comp="268" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="248" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V | {20 }
	Port: res_1_V | {20 }
	Port: res_2_V | {20 }
	Port: w10_V | {}
	Port: b10_V | {}
 - Input state : 
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_0_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_1_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_2_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_3_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_4_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_5_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_6_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : data_7_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : w10_V | {5 6 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> : b10_V | {11 12 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ii_9 : 1
		StgValue_28 : 2
		tmp_469 : 1
		newIndex : 2
		data_0_V_addr : 3
		data_0_V_load : 4
		data_1_V_addr : 3
		data_1_V_load : 4
		data_2_V_addr : 3
		data_2_V_load : 4
		data_3_V_addr : 3
		data_3_V_load : 4
		data_4_V_addr : 3
		data_4_V_load : 4
		data_5_V_addr : 3
		data_5_V_load : 4
		data_6_V_addr : 3
		data_6_V_load : 4
		data_7_V_addr : 3
		data_7_V_load : 4
	State 3
		arrayNo_cast : 1
		extLd : 1
		extLd9 : 1
		extLd5 : 1
		extLd6 : 1
		extLd7 : 1
		extLd8 : 1
		extLd1 : 1
		extLd2 : 1
		cache_V : 2
		p_shl : 1
		p_shl_cast : 2
		tmp_240 : 3
		OP1_V_cast : 3
	State 4
		jj_cast6 : 1
		tmp_243 : 1
		jj_5 : 1
		StgValue_82 : 2
		index : 2
	State 5
		tmp_246 : 1
		w10_V_addr : 2
		w10_V_load : 3
	State 6
	State 7
		p_Val2_s : 1
	State 8
	State 9
	State 10
		StgValue_98 : 1
	State 11
		tmp_s : 1
		iacc_3 : 1
		StgValue_104 : 2
		tmp_242 : 1
		b10_V_addr : 2
		b10_V_load : 3
	State 12
	State 13
		StgValue_113 : 1
	State 14
		tmp_241 : 1
		ii_10 : 1
		StgValue_119 : 2
		tmp_472 : 1
		p_shl8 : 2
		p_shl8_cast : 3
		tmp_473 : 1
		p_shl9_cast : 1
		tmp_245 : 4
	State 15
		jj3_cast3 : 1
		tmp_250 : 1
		jj_6 : 1
		StgValue_135 : 2
		index_3 : 2
	State 16
		tmp_252 : 1
		acc_V_addr_6 : 1
		p_Val2_29 : 2
		mult_V_addr_3 : 2
		p_Val2_30 : 3
	State 17
	State 18
		StgValue_150 : 1
	State 19
		tmp_244 : 1
		ires_3 : 1
		StgValue_156 : 2
		tmp_249 : 1
		acc_V_addr_5 : 2
		acc_V_load : 3
	State 20
		newIndex9 : 1
		res_0_V_addr : 2
		res_1_V_addr : 2
		res_2_V_addr : 2
		StgValue_169 : 1
		StgValue_170 : 3
		StgValue_172 : 3
		StgValue_174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       ii_9_fu_392      |    0    |    0    |    15   |
|          |       jj_5_fu_528      |    0    |    0    |    12   |
|          |      index_fu_534      |    0    |    0    |    18   |
|          |      iacc_3_fu_566     |    0    |    0    |    12   |
|    add   |      ii_10_fu_587      |    0    |    0    |    15   |
|          |       jj_6_fu_635      |    0    |    0    |    12   |
|          |     index_3_fu_641     |    0    |    0    |    18   |
|          |   p_Val2_s_70_fu_659   |    0    |    0    |    23   |
|          |      ires_3_fu_670     |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_386       |    0    |    0    |    11   |
|          |     tmp_243_fu_522     |    0    |    0    |    9    |
|   icmp   |      tmp_s_fu_560      |    0    |    0    |    9    |
|          |     tmp_241_fu_581     |    0    |    0    |    11   |
|          |     tmp_250_fu_629     |    0    |    0    |    9    |
|          |     tmp_244_fu_664     |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mux   |     cache_V_fu_460     |    0    |    0    |    41   |
|----------|------------------------|---------|---------|---------|
|    sub   |     tmp_240_fu_508     |    0    |    0    |    17   |
|          |     tmp_245_fu_619     |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_702       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_469_fu_398     |    0    |    0    |    0    |
|   trunc  |     tmp_470_fu_482     |    0    |    0    |    0    |
|          |     tmp_472_fu_593     |    0    |    0    |    0    |
|          |     tmp_474_fu_691     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     newIndex_fu_402    |    0    |    0    |    0    |
|          |   arrayNo_cast_fu_424  |    0    |    0    |    0    |
|          |      extLd_fu_428      |    0    |    0    |    0    |
|          |      extLd9_fu_432     |    0    |    0    |    0    |
|          |      extLd5_fu_436     |    0    |    0    |    0    |
|          |      extLd6_fu_440     |    0    |    0    |    0    |
|          |      extLd7_fu_444     |    0    |    0    |    0    |
|          |      extLd8_fu_448     |    0    |    0    |    0    |
|          |      extLd1_fu_452     |    0    |    0    |    0    |
|          |      extLd2_fu_456     |    0    |    0    |    0    |
|   zext   |    p_shl_cast_fu_494   |    0    |    0    |    0    |
|          |   p_shl7_cast_fu_504   |    0    |    0    |    0    |
|          |     jj_cast6_fu_518    |    0    |    0    |    0    |
|          |     tmp_246_fu_542     |    0    |    0    |    0    |
|          |     tmp_242_fu_572     |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_605   |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_615   |    0    |    0    |    0    |
|          |    jj3_cast3_fu_625    |    0    |    0    |    0    |
|          |     tmp_251_fu_649     |    0    |    0    |    0    |
|          |     tmp_252_fu_654     |    0    |    0    |    0    |
|          |     tmp_249_fu_676     |    0    |    0    |    0    |
|          |    newIndex9_fu_695    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     arrayNo_fu_414     |    0    |    0    |    0    |
|partselect|     tmp_248_fu_550     |    0    |    0    |    0    |
|          |  arrayNo5_cast_fu_681  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_486      |    0    |    0    |    0    |
|          |      p_shl8_fu_597     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |     tmp_471_fu_498     |    0    |    0    |    0    |
|          |     tmp_473_fu_609     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    OP1_V_cast_fu_514   |    0    |    0    |    0    |
|          |    index_cast_fu_539   |    0    |    0    |    0    |
|   sext   |    OP2_V_cast_fu_547   |    0    |    0    |    0    |
|          | b10_V_load_cast_fu_577 |    0    |    0    |    0    |
|          |   index_3_cast_fu_646  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   270   |
|----------|------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| acc_V|    0   |   32   |    2   |
|mult_V|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    1   |   32   |    2   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  OP1_V_cast_reg_760 |   26   |
|  OP2_V_cast_reg_793 |   26   |
| acc_V_addr_5_reg_880|    3   |
| acc_V_addr_6_reg_852|    3   |
|  b10_V_addr_reg_816 |    3   |
|  b10_V_load_reg_821 |   11   |
|data_0_V_addr_reg_715|    4   |
|data_1_V_addr_reg_720|    4   |
|data_2_V_addr_reg_725|    4   |
|data_3_V_addr_reg_730|    4   |
|data_4_V_addr_reg_735|    4   |
|data_5_V_addr_reg_740|    4   |
|data_6_V_addr_reg_745|    4   |
|data_7_V_addr_reg_750|    4   |
|    iacc_3_reg_806   |    3   |
|     iacc_reg_340    |    3   |
|     ii2_reg_351     |    8   |
|    ii_10_reg_829    |    8   |
|     ii_9_reg_710    |    8   |
|      ii_reg_317     |    8   |
|   index_3_reg_847   |   11   |
|    index_reg_773    |   11   |
|    ires_3_reg_875   |    3   |
|     ires_reg_374    |    3   |
|     jj3_reg_362     |    3   |
|     jj_5_reg_768    |    3   |
|     jj_6_reg_842    |    3   |
|      jj_reg_329     |    3   |
|mult_V_addr_3_reg_857|   10   |
|  p_Val2_29_reg_862  |   16   |
|  p_Val2_30_reg_867  |   16   |
|   p_Val2_s_reg_798  |   26   |
|   tmp_240_reg_755   |   11   |
|   tmp_242_reg_811   |   64   |
|   tmp_245_reg_834   |   11   |
|   tmp_246_reg_778   |   64   |
|  w10_V_addr_reg_783 |   10   |
|  w10_V_load_reg_788 |   12   |
+---------------------+--------+
|        Total        |   422  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_133 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_223 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_236 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_248 |  p0  |   5  |   3  |   15   ||    27   |
| grp_access_fu_248 |  p1  |   2  |  16  |   32   ||    9    |
|     ii_reg_317    |  p0  |   2  |   8  |   16   ||    9    |
|    jj3_reg_362    |  p0  |   2  |   3  |    6   ||    9    |
|    ires_reg_374   |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_702    |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   219  ||  23.357 ||   177   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   270  |
|   Memory  |    1   |    -   |    -   |   32   |    2   |
|Multiplexer|    -   |    -   |   23   |    -   |   177  |
|  Register |    -   |    -   |    -   |   422  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   23   |   454  |   449  |
+-----------+--------+--------+--------+--------+--------+
