{"sha": "c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzNlYWYxNWFhZTY4YTRjYzNlMDFhNmVjZTQ0MDgxODhiNzMwNzNmZg==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@linux.vnet.ibm.com", "date": "2016-05-24T23:19:08Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2016-05-24T23:19:08Z"}, "message": "altivec.md (VNEG iterator): New iterator for VNEGW/VNEGD instructions.\n\n[gcc]\n2016-05-24  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\t* config/rs6000/altivec.md (VNEG iterator): New iterator for\n\tVNEGW/VNEGD instructions.\n\t(p9_neg<mode>2): New insns for ISA 3.0 VNEGW/VNEGD.\n\t(neg<mode>2): Add expander for V2DImode added in ISA 2.06, and\n\tsupport for ISA 3.0 VNEGW/VNEGD instructions.\n\n[gcc/testsuite]\n2016-05-24  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\t* gcc.target/powerpc/p9-vneg.c: New test for ISA 3.0 VNEGW/VNEGD\n\tinstructions.\n\nFrom-SVN: r236679", "tree": {"sha": "e850d4481f91822e6b72a518e5ba3e5c8560c73f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e850d4481f91822e6b72a518e5ba3e5c8560c73f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/comments", "author": null, "committer": null, "parents": [{"sha": "e46c777050aad8088ffdc7edcfea7deefc38de21", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e46c777050aad8088ffdc7edcfea7deefc38de21", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e46c777050aad8088ffdc7edcfea7deefc38de21"}], "stats": {"total": 58, "additions": 47, "deletions": 11}, "files": [{"sha": "8b0a5043c9507e1bcd482b8a993689a5eec8419c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "patch": "@@ -1,3 +1,11 @@\n+2016-05-24  Michael Meissner  <meissner@linux.vnet.ibm.com>\n+\n+\t* config/rs6000/altivec.md (VNEG iterator): New iterator for\n+\tVNEGW/VNEGD instructions.\n+\t(p9_neg<mode>2): New insns for ISA 3.0 VNEGW/VNEGD.\n+\t(neg<mode>2): Add expander for V2DImode added in ISA 2.06, and\n+\tsupport for ISA 3.0 VNEGW/VNEGD instructions.\n+\n 2016-05-24  Cesar Philippidis  <cesar@codesourcery.com>\n \n \t* gimplify.c (omp_notice_variable): Use zero-length arrays for data"}, {"sha": "4397cbcb005750e161ceef2ffce23a39b20bd180", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 22, "deletions": 11, "changes": 33, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "patch": "@@ -214,6 +214,9 @@\n (define_mode_attr VP_small_lc [(V2DI \"v4si\") (V4SI \"v8hi\") (V8HI \"v16qi\")])\n (define_mode_attr VU_char [(V2DI \"w\") (V4SI \"h\") (V8HI \"b\")])\n \n+;; Vector negate\n+(define_mode_iterator VNEG [V4SI V2DI])\n+\n ;; Vector move instructions.\n (define_insn \"*altivec_mov<mode>\"\n   [(set (match_operand:VM2 0 \"nonimmediate_operand\" \"=Z,v,v,*Y,*r,*r,v,v,*r\")\n@@ -2761,20 +2764,28 @@\n   DONE;\n })\n \n+(define_insn \"*p9_neg<mode>2\"\n+  [(set (match_operand:VNEG 0 \"altivec_register_operand\" \"=v\")\n+\t(neg:VNEG (match_operand:VNEG 1 \"altivec_register_operand\" \"v\")))]\n+  \"TARGET_P9_VECTOR\"\n+  \"vneg<VI_char> %0,%1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n (define_expand \"neg<mode>2\"\n-  [(use (match_operand:VI 0 \"register_operand\" \"\"))\n-   (use (match_operand:VI 1 \"register_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"\n+  [(set (match_operand:VI2 0 \"register_operand\" \"\")\n+\t(neg:VI2 (match_operand:VI2 1 \"register_operand\" \"\")))]\n+  \"<VI_unit>\"\n {\n-  rtx vzero;\n+  if (!TARGET_P9_VECTOR || (<MODE>mode != V4SImode && <MODE>mode != V2DImode))\n+    {\n+      rtx vzero;\n \n-  vzero = gen_reg_rtx (GET_MODE (operands[0]));\n-  emit_insn (gen_altivec_vspltis<VI_char> (vzero, const0_rtx));\n-  emit_insn (gen_sub<mode>3 (operands[0], vzero, operands[1])); \n-  \n-  DONE;\n-}\")\n+      vzero = gen_reg_rtx (GET_MODE (operands[0]));\n+      emit_move_insn (vzero, CONST0_RTX (<MODE>mode));\n+      emit_insn (gen_sub<mode>3 (operands[0], vzero, operands[1]));\n+      DONE;\n+    }\n+})\n \n (define_expand \"udot_prod<mode>\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")"}, {"sha": "c5c1e3b57725081ed946063fee9843aa0b718ad5", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "patch": "@@ -1,3 +1,8 @@\n+2016-05-24  Michael Meissner  <meissner@linux.vnet.ibm.com>\n+\n+\t* gcc.target/powerpc/p9-vneg.c: New test for ISA 3.0 VNEGW/VNEGD\n+\tinstructions.\n+\n 2016-05-24  Cesar Philippidis  <cesar@codesourcery.com>\n \n \t* c-c++-common/goacc/data-clause-duplicate-1.c: Adjust test."}, {"sha": "10041c94faebcc5ed522c93d44b5c37678b2c5e9", "filename": "gcc/testsuite/gcc.target/powerpc/p9-vneg.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fp9-vneg.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3eaf15aae68a4cc3e01a6ece4408188b73073ff/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fp9-vneg.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fp9-vneg.c?ref=c3eaf15aae68a4cc3e01a6ece4408188b73073ff", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile { target { powerpc64*-*-* } } } */\n+/* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power9\" } } */\n+/* { dg-require-effective-target powerpc_p9vector_ok } */\n+/* { dg-options \"-mcpu=power9 -O2\" } */\n+\n+/* Verify P9 vector negate instructions.  */\n+\n+vector long long v2di_neg (vector long long a) { return -a; }\n+vector int v4si_neg (vector int a) { return -a; }\n+\n+/* { dg-final { scan-assembler \"vnegd\" } } */\n+/* { dg-final { scan-assembler \"vnegw\" } } */"}]}