# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/spi/spi-mt65xx.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Binding for MTK SPI controller

maintainers:
  - Leilk Liu <leilk.liu@mediatek.com>
description: test

properties:
  compatible:
    items:
      - enum:
          - mediatek,mt8173-spi
          - mediatek,mt2701-spi
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#address-cells':
    const: 0x1
  '#size-cells':
    const: 0x0
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
  clock-names:
    items:
      - const: parent-clk
      - const: sel-clk
      - const: spi-clk
    minItems: 3
    maxItems: 3
    additionalItems: false
  pinctrl-names:
    items:
      - const: default
    minItems: 1
    maxItems: 1
    additionalItems: false
  pinctrl-0: {}
  mediatek,pad-select:
    description: FIXME
historical: |+
  Binding for MTK SPI controller

  Required properties:
  - compatible: should be one of the following.
      - mediatek,mt2701-spi: for mt2701 platforms
      - mediatek,mt2712-spi: for mt2712 platforms
      - mediatek,mt6589-spi: for mt6589 platforms
      - mediatek,mt7622-spi: for mt7622 platforms
      - mediatek,mt8135-spi: for mt8135 platforms
      - mediatek,mt8173-spi: for mt8173 platforms

  - #address-cells: should be 1.

  - #size-cells: should be 0.

  - reg: Address and length of the register set for the device

  - interrupts: Should contain spi interrupt

  - clocks: phandles to input clocks.
    The first should be one of the following. It's PLL.
     -  <&clk26m>: specify parent clock 26MHZ.
     -  <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ.
  				      It's the default one.
     -  <&topckgen CLK_TOP_SYSPLL4_D2>: specify parent clock 78MHZ.
     -  <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
     -  <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
    The second should be <&topckgen CLK_TOP_SPI_SEL>. It's clock mux.
    The third is <&pericfg CLK_PERI_SPI0>. It's clock gate.

  - clock-names: shall be "parent-clk" for the parent clock, "sel-clk" for the
    muxes clock, and "spi-clk" for the clock gate.

  Optional properties:
  -cs-gpios: see spi-bus.txt.

  - mediatek,pad-select: specify which pins group(ck/mi/mo/cs) spi
    controller used. This is an array, the element value should be 0~3,
    only required for MT8173.
      0: specify GPIO69,70,71,72 for spi pins.
      1: specify GPIO102,103,104,105 for spi pins.
      2: specify GPIO128,129,130,131 for spi pins.
      3: specify GPIO5,6,7,8 for spi pins.

...
