<DOC>
<DOCNO>EP-0656150</DOCNO> 
<TEXT>
<INVENTION-TITLE>
METAL ELECTRONIC PACKAGE INCORPORATING A MULTI-CHIP MODULE.
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2348	H01L2348	H01L2504	H01L2504	H01L25065	H01L25065	H01L2518	H01L2518	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L23	H01L23	H01L25	H01L25	H01L25	H01L25	H01L25	H01L25	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
There is provided a leadframe assembly (40) for supporting a hybrid circuit (42). The hybrid circuit (42) is supported by either the base (12) of an electronic package (70) or by a die attach paddle (20) and electrically interconnected to a leadframe (16) by wire bonds (28). A plurality of semiconductor devices (24) are mounted on the assembly (40) and supported by either metallization pads (46') formed on the hybrid circuit (42), a dielectric layer (44) of the hybrid circuit (42), a die attach paddle (20), a metallic package component (12) or combinations thereof.
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
OLIN CORP
</APPLICANT-NAME>
<APPLICANT-NAME>
OLIN CORPORATION
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
BRADEN JEFFREY S
</INVENTOR-NAME>
<INVENTOR-NAME>
CRANE JACOB
</INVENTOR-NAME>
<INVENTOR-NAME>
MAHULIKAR DEEPAK
</INVENTOR-NAME>
<INVENTOR-NAME>
BRADEN, JEFFREY, S.
</INVENTOR-NAME>
<INVENTOR-NAME>
CRANE, JACOB
</INVENTOR-NAME>
<INVENTOR-NAME>
MAHULIKAR, DEEPAK
</INVENTOR-NAME>
</INVENTORS>
<DESCRIPTION>
 METAL ELECTRONIC PACKAGE INCORPORATING A MULTI-CHIP MODULEThe present invention relates to metal packages for housing a plurality of integrated circuit devices. More particularly, the invention relates to an adhesively sealed metal package having a circuit electrically interconnected to a leadframe and thermally connected to the package base.Adhesively sealed metal packages are disclosed in U.S. Patent Nos. 4,105,861 to Hascoe; 4,461,924 to Butt and 4,939,316 to Mahulikar et al. The packages have a metallic base and cover. A leadframe is disposed between the base and cover and adhesively bonded to both. The leadframe may include a centrally positioned die attach paddle with an integrated circuit device bonded thereto. Bond wires electrically interconnect the device to the leadframe.One advantage of metal packages over molded plastic packages such as quad flat packs (QFPs) or ceramic packages such as ceramic dual in line packages (CERDIPs), is improved thermal conduction. The metal package removes heat generated during the operation of the device more efficiently than plastic or ceramic packages. The improved heat dissipation is due to both the improved thermal conduction of the metallic components and the ability of the components to disperse heat laterally along all surfaces of the package. The improved thermal dissipation permits encapsulation of 

more complex and higher power integrated circuit devices than is possible with plastic or ceramic packages.As the integrated circuit devices become more complex, more electrical interconnections with external circuitry and with other integrated circuit devices is required. The leadframe which electrically interconnects the device to external circuitry is usually manufactured from a copper base alloy having a thickness of from about 0.13mm to about 0.51mm (5-20 mils). Due to stamping and etching constraints, the minimum width of each lead, as well as the spacing between lead is about equal to the thickness of the leadframe. As a result, there is a limit on the number of leads which may approach the integrated circuit device. __An additional limitation is lead length. As the integrated circuit devices become more powerful and operate at higher operating speeds, the time for an electronic signal to travel from one device to the next limits the speed of the electronic assembly (such as a computer) . When a single device is encapsulated in each electronic package, the electronic signal must travel from the device, through a bond wire, through a leadframe,
</DESCRIPTION>
<CLAIMS>
IN THE CLAIMS :
1. A leadframe assembly (40) for electrically interconnecting a plurality of semiconductor devices (24), characterized by: a leadframe having inner lead ends (34) defining a central region; and a hybrid circuit (42) comprising a dielectric substrate (44) supporting circuit traces (46), said hybrid circuit (42) containing a first means (28, 50) for electrically interconnecting at least a portion of said circuit traces (46) to said inner lead ends (34) and a second means (20, 44, 46') for supporting a plurality of semiconductor devices (24).
2. A leadframe assembly (40) for electrically interconnecting a plurality of semiconductor devices (24), characterized by: a leadframe having inner lead ends (34) defining a central region and a die attach paddle (20) located adjacent said central region; and a hybrid circuit (40) bonded to said die attach paddle (20), said hybrid circuit (40) comprising a dielectric substrate (44) supporting circuit traces (46) and containing a first means (28, 50) for electrically interconnecting at least a portion of said circuit traces (46) to said inner lead ends (39) and a second means (44, 46') for supporting a plurality of semiconductor devices (24). 


 3. A leadframe assembly (40) for electrically interconnecting a plurality of semiconductor devices (24), characterized by: a metallic base component (12); a leadframe having inner lead ends (34) defining a central region; a hybrid circuit (42) comprising a dielectric substrate (44) supporting circuit traces (46) and containing a first means (28, 50) for electrically interconnecting at least a portion of said circuit traces (46) to said inner lead ends and a second means (12, 20, 44, 46') for supporting a plurality of semiconductor devices (24); and a third means (22) for individually bonding both said leadframe (34) and said hybrid circuit (42) to said metallic base component (12).
4. The leadframe assembly (40) of anyone of claims 1, 2 or 3 characterized in that said first means (28, 50) is selected from the group consisting of a metallized interposer pad (46"), a metallic foil (50) extending from said dielectric substrate to said inner leads and a metallic pad (46') for bonding of said inner lead ends (34) .
5. The leadframe assembly (40) of claim 4 characterized in that said first means (50) is a metallic foil (50) extending from said dielectric substrate (44) to said inner lead ends (34) bonded (52) by a means selected from the group consisting of thermosonic bonding, thermal compression bonding, soldering and a conductive adhesive. 


 6. The leadframe assembly (40) of claim 5 characterized in that said metallic foil is bonded to said leadframe with a solder selected from the group consisting of gold-tin alloys and lead-tin alloys.
7. The leadframe assembly (40) of claim 4 characterized in that said first means (50) is metallized bond pads (46') bonded (52) to said inner lead ends (34) by a means selected from the group consisting of thermosonic bonding, thermal compression bonding, soldering and a conductive polymer adhesive.
8. The leadframe assembly (40) of claim 4 characterized in that said first means (50) is soldering (52) with a solder selected from the group consisting of gold-tin alloys and lead-tin alloys.
9. The leadframe assembly (40) of claim 4 characterized in that said second means is selected from the group consisting of bonding said plurality of discrete semiconductor devices (24) to metallized pads (46*) formed on said dielectric substrate (44), bonding said plurality of discrete semiconductor devices (24) directly to said dielectric substrate (44) and a combination thereof.
10. The leadframe assembly (40) of claim 9 characterized in that at least one (24a) of said plurality of discrete semiconductor devices (24) is bonded to a metallized pad (46') formed on said dielectric substrate (44), and said metallized pad (46') is electrically interconnected (28, 46) to either said leadframe (34) or to others of the plurality of discrete semiconductor devices (24). 


 11. The leadframe assembly (40) of claim 4 characterized in that said hybrid circuit (40) is bonded to said die attach paddle (20) by a means (26) selected from the group consisting a solder and a polymer adhesive.
12. The leadframe assembly (40) of claim 11 characterized in that said means (26) for bonding said hybrid circuit (42) to said die attach paddle (20) is a thermally conductive thermosetting epoxy.
13. The leadframe assembly (40) of claim 12 characterized in that said first means (28, 50) is metallized bond pads (46') for direct bonding of said inner lead ends (34) and said means for direct bonding (50) is selected from the group consisting of a solder and a electrically conductive adhesive.
14. The leadframe assembly (40) of claim 12 characterized in that said second means (20, 44, 46') is selected from the group consisting of bonding said plurality of discrete semiconductor devices to metallized pads (46') formed on said dielectric substrate (44), bonding said plurality of discrete semiconductor devices (24) to said dielectric substrate (44) and bonding said plurality of semiconductor devices directly to said die attach paddle (20).
15. The leadframe assembly (40) of claim 14 characterized in that at least one (24a) of said plurality of discrete semiconductor devices (24) is bonded to a metallized pad (46') and said metallized pad (46') is electrically interconnected (28, 46, 50) to either said leadframe (34) or to other semiconductor devices (24) . 


 16. The leadframe assembly (40) of claim 4 characterized in that said third means (22) is selected from the group consisting of polymers and sealing glasses.
17. The leadframe assembly (40) of claim 16 characterized in that said third means (22) comprises a thermosetting polymer filled with a material to increase thermal conductivity.
18. The leadframe assembly (40) of claim 16 characterized in that an inorganic dielectric layer (56) is disposed between said metallic base component (12) and said third bonding means (22).
19. The leadframe assembly (40) of claim 18 characterized in that said metallic base component (12) is formed from aluminum or an aluminum base alloy and said inorganic dielectric layer (56) is an anodization layer.
20. The leadframe assembly (40) of claim 18 characterized in that said metallic base component (12) s a copper base alloy containing from about 2 to about 12% aluminum and said inorganic dielectric layer (56) is an A1â€ž0^ refractory oxide layer formed insitu.
21. The leadframe assembly (40) of claim 18 characterized in that said metallic base component (12) is copper or a copper base alloy coated with a second metal or metal alloy selected from the group consisting of nickel and aluminum and said inorganic dielectric layer (56) is a refractory oxide formed from said coating. 


 22. The leadframe assembly (40) of claim 4 characterized in that said first means is metallized bond pads (46
*
) to bond said inner lead ends (34) directly to said circuit traces (46) and said bonding means (52) is selected from the group consisting of solders and conductive adhesives.
23. The leadframe assembly (40) of claim 22 characterized in that said second means (12, 44, 46', 56) is selected from the group consisting of bonding said plurality of semiconductor devices (24) to metallized pads (46*) formed on said dielectric substrate (44), bonding said plurality of semiconductor devices (24) to said dielectric substrate (44), bonding said plurality of semiconductor devices (24) to said inorganic dielectric layer (56), bonding said plurality of semiconductor devices (24) to said metallic base component (12) and combinations thereof.
24. The leadframe assembly (40) of claim 23 characterized in that at least one (24a) of said plurality of semiconductor devices (24) is bonded to a metallized pad (46') formed on said dielectric substrate (44) and said metallized pad (46') is electrically interconnected (46, 50) either to said leadframe (34) or to another semiconductor device (24). 


 25. A leadframe assembly (40) for electrically interconnecting a plurality of semiconductor devices (24), characterized by: a metallic base component (12); a leadframe having inner lead ends (34) defining at least one central region; a plurality of die attach paddles (20) located within said at least one central region; and a dielectric bonding means (22) for bonding both said leadframe (34) and said plurality of die attach paddles (20) to said metallic base component (12)
26. The leadframe assembly (40) of claim 25 characterized in that said dielectric bonding means (22) is selected from the group consisting of thermosetting polymers, thermoplastic polymers and sealing glasses.
27. The leadframe assembly (40) of claim 26 characterized in that an inorganic dielectric layer (56) is disposed between said metallic base component (12) and said dielectric bonding means (22) .
28. The leadframe assembly (40) of claim 26 characterized in that said leadframe (34) is electrically interconnected (52) to said plurality of semiconductor devices (24) by a means selected from the group consisting of wire bonds (28) and TAB bonds (50).
29. The leadframe assembly (40) of claim 28 characterized in that electrical conductive portions (66) separated from said leadframe (34) and electrically interconnected to at least one of said plurality of semiconductor devices (24), to said leadframe (34) or to both (24, 34) by a means selected from the group consisting of wire bonds (28) and TAB bonds (50). 


 30. An electronic package (70) for encapsulating a plurality of integrated circuit devices (24), characterized by: a metallic base component (12) at least partially coated with an inorganic dielectric layer (56); a cover component (14); a leadframe (16) disposed between said metallic base component (12) and said cover component (14) and bonded (18) to both, said leadframe (16) having inner lead ends (34) defining at least one central region; and a circuit assembly (42) adjacent to said central region and electrically interconnected (28) to said inner lead ends.
31. An electronic package (70) for enclosing a plurality of integrated circuit devices (24), characterized by: a leadframe (16) having a plurality of inner lead ends (34) defining at least one central region; a circuit assembly (42) adjacent said central region and electrically interconnected (28) to said inner lead ends (34); and a polymer resin surrounding said inner lead ends (34) and said circuit assembly (42).
32. The electronic package (70) of either claim 30 or 31 characterized in that said circuit assembly (42) comprises a hybrid circuit having a dielectric substrate (44) supporting circuit traces (46) and containing a first means (28, 50) for electrically interconnecting at least a portion of said circuit traces (46) to said inner lead ends (34) and a second means (20, 44, 46') for supporting a plurality of semiconductor devices (24) . 


 33. The electronic package (70) of either claim 30 or 31 characterized in that said circuit assembly (42) comprises at least one die attach paddle (20) located adjacent said central region and a hybrid circuit (42) bonded to said die attach paddle (20), said hybrid circuit (42) having a dielectric substrate (44) supporting circuit traces (46) and containing a first means (28, 50) for electrically interconnecting at least a portion of said circuit traces (46) to said inner lead ends (34) and a second means (20, 44, 46') for supporting a plurality of discrete semiconductor devices (24).
34. The electronic package (70) of claim 33 characterized in that said circuit assembly (42) comprises a plurality of die attach paddles (20) located within said central region. 

</CLAIMS>
</TEXT>
</DOC>
