<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="vsim" />
<meta name="abstract" content="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run." />
<meta name="description" content="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run." />
<meta name="prodname" content="Questa SIM Command Reference Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-02" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_ref" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.4" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Command Reference Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>vsim</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="vsim" />
<meta name="attributes" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">vsim</h1>
<div class="body refbody CommandRefBody-Var1"><div class="abstract CommandRefAbstract"><span class="shortdesc">Invokes
the VSIM simulator. Invoking this command with the ‑view argument
enables you to view the results of a previous simulation run. </span>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><p class="lines UsageLine">This section lists all arguments of the vsim command in alphabetical order. </p>
<p class="lines UsageLine">The Arguments section groups the argument descriptions into the following categories: </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Argument Groups</p>
<ul class="ul NoteList"><li class="li NoteListItem"><a class="xref" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2f8653f1-8c77-49f7-b6b8-c8f80ac171a1">All languages</a> </li>
<li class="li NoteListItem"><a class="xref" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc0e8ebae-4ee6-4189-b351-b075ec311a65">VHDL Arguments</a> </li>
<li class="li NoteListItem"><a class="xref" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id417d07d3-0b7b-4011-8168-043e80934e8f">Verilog Arguments</a> </li>
<li class="li NoteListItem"><a class="xref" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc9347bfd-0f74-4bee-83eb-cdae0d88e473">SystemC Arguments</a> </li>
<li class="li NoteListItem"><a class="xref" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2bb45c78-cf0e-4d10-97de-1c03fcdd3430">Object Arguments</a> </li>
</ul>
</div>
<p class="lines UsageLine">vsim [arguments]</p>
<p class="lines UsageLine">[arguments]: </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf1ee6f41-b079-47a6-a9f6-599f9f756370">-32 | -64</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida8c2fc73-839d-4d6b-a043-b78962c79c40">-allowcheckpointcpp 1|0</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0f7a61dd-ab0d-4a76-b6a5-7ba7304f272e">-appendlog</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id507e16b8-01c1-4c74-966f-e711d1ec5213">-assertcounts</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6b94b915-09ab-4a5a-a9f9-92c0d995e298">-accessobjdebug</a> | <a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id165d4289-cb5a-4ebb-9df2-4be73ef9bfa6">-noaccessobjdebug</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id507e16b8-01c1-4c74-966f-e711d1ec5213">-assertcounts</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0d54f4e6-4922-438a-aa8b-4ef1329e1047">-assertdebug</a> | <a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd405fb4c-78d7-46b7-a189-9b84598e8fc8">-noassertdebug</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfd6620cf-8f93-4465-bafc-64904591dcc8">+alt_path_delays</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb0179288-2652-45a3-93d9-a4061628be50">-assertfile &lt;filename&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3878556d-ba09-4e72-913c-b33ca6bb9939">-assume</a> | <a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0ecb8ff7-1355-4356-8211-f06286ff28b7">-noassume</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf826b589-cb69-44dc-b8fb-9c9c3457223b">-autoexclusionsdisable=&lt;exclusion_type&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbf7c2159-4c8a-40ec-84b1-157349eb420a">‑autoprofile[=&lt;profile_database&gt;]</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0c418791-d949-4df8-bbfe-55c92909754f">-autofindloop</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfe84c5ee-a63a-4674-9b75-3bf2738f30c7">-batch</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide6b8553f-2efc-4a46-bb1b-592330f0b7a2">+bitblast[=[iopath | tcheck]]</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id44772e4b-c274-4d0c-82a7-deba88091d46">-c</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67cab8a3-c641-47b8-bcca-e16907b8431f">-capacity[=line]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1b9bc65b-b1bd-49c1-8801-d9f723b5586a">-capstats[=&lt;args&gt;[,]]</a>]<span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id69cf7720-c353-422a-885a-713c89a5ba9f">-cellimmeval</a>]</span> [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida2e45c8f-81c0-4b34-b827-08b92f70e52a">-checkvifacedrivers</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc06f6067-b66c-4481-a561-7e1fffc80ce0">-classdebug | -noclassdebug</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc710cad5-066e-4bd5-a903-955624f67882">-codelink=&lt;home_path&gt; | -nocodelink</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddd70d5d5-1e28-4e7f-ad94-06a004754417">-collapseall</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7d58f41a-a1fd-4d3f-8bea-6af2a6fc32cb">-colormap new</a>] <br />
<span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfbd04e1b-8974-4a4c-aa49-239c74a736bf">-coverage</a>][<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id18c73990-e69d-437b-8184-7979d937ccc1">-coveranalysis</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7a75a76e-c74e-482a-8f66-85a8eb53616e">-coverenhanced</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4761e310-0e6c-46cb-9e65-ae4d194e5d14">-coverstore &lt;dir_path&gt; -testname &lt;name&gt;|-ovmtestname|-uvmtestname [‑multicount[=‑a|b|c|-d|f|-g|s|t]]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idadbb563a-5b95-4202-81dd-a6b6ff294c67">-cppinstall &lt;[ gcc | g++ ] version&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3860945a-d44c-4b29-8881-454230903845">-cpppath &lt;filename&gt;</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id153306b6-7f36-449b-8ffb-f18dbe495c6a">-cvgbintstamp</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8b8a7fdc-6a7a-44c4-8203-a55acd3e3a38">‑cvgcollapseembeddedinstances</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9bf7c742-98c7-4c15-b970-9ffca659ad6a">-cvghaltillbin</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id721c5ebb-920d-44a3-973d-f45109faa0ca">-cvgmaxrptrhscross</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf85f8f28-9c2d-4393-913e-ab2e5962ac6c">-cvgmergeinstances</a> | <a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id80c6ce18-7197-43c4-ad90-a7b5d4ae6aba">-nocvgmergeinstances</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbcbde7cb-8b56-472c-b2f3-982649ba71c8">-cvgopt[=[+|-]&lt;mode&gt;[,[+|-]&lt;mode&gt;]...]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id467552d5-3d3f-4341-8420-5744fdece0d4">-cvgperinstance</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id28c09278-3d72-49e5-b530-eb35413349ea">-cvgprecollect &lt;ucdb_file&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0e03a9e1-35b4-4f5e-ade9-0667b9705370">-cvgsingledefaultbin</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcbe9e8fc-b68f-4f93-be75-04f918acc816">-cvgzwnocollect &lt;1 | 0&gt;</a>] </span></p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida050f707-5563-4b20-bd9e-872a2039a9e0">-debugdb=&lt;db_pathname&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idba1223e9-4e86-4f95-83af-df6aaf6b247d">-default_radix &lt;radix&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id880362f5-5755-461c-94e8-cab82c644116">-defaultstdlogicinittoz</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id05254b69-3f7f-4db4-abce-c043c9b7e30e">+delayed_timing_checks</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfdea5b1e-d685-4149-b1f0-a586556e8255">-display &lt;display_spec&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id54a4b2da-7820-44eb-b38c-97c0ff55f488">-displaymsgmode both | tran | wlf | vhsupresswrite</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id37becc84-d643-4bfb-a12b-0bbc09b4ec73">-do “&lt;command_string&gt;” | &lt;do_file_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id313b5dde-f53c-49a5-b09d-ff42ba15a33e">-donotcollapsepartiallydriven</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7b4d04f7-6a77-4c37-b423-89d0a511d6c1">-dpicppinstall &lt;[gcc | g++] version&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf0e5f4fe-3137-433d-acec-0f949aac7953">‑dpicpppath &lt;pathname&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7df6fe31-2614-474f-b251-01bfa98f8c12">-dpiforceheader</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id643913ca-0779-4f16-8863-cf83d89b457c">-dpiheader</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide75f7d43-b272-4e5a-bb7f-4d2dd2ee73c2">-dpilib &lt;libname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id58eb1f00-1905-4e12-8f3d-43da770cde06">‑dpioutoftheblue 0 | 1 | 2</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb3079672-cbea-48f8-a28d-2f492e1bb10d">+dumpports+collapse | +dumpports+nocollapse</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc3f413c0-f2ef-42d4-a821-b2d06947b0a9">+dumpports+direction</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id25fcd6d4-80b0-4ea3-a45c-e908b10f14d7">+dumpports+no_strength_range</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf3dcdd7e-d97f-496d-9c32-e816d0bd5eb3">+dumpports+unique</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id12d4bc42-beb5-423e-a61f-77a041a670de">-error &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6e619eb3-ef7c-4c64-9227-b7aec4fe6d10">-elab &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd576b55c-da23-4848-8119-1d00c8fe2d6e">-elab_cont &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide5e60926-dff2-4aa2-84d6-9655ff7e099e">-elab_defer_fli</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc33bc1be-9516-4ced-80bc-8efaadaac953">-enabledpisoscb</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide186002a-129f-4e12-8f03-a18c4abe6011">-enumfirstinit</a>]<span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2ae84f02-a76a-47a2-816e-a9d8b2cb9280">-evcddump</a>]</span> <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id207070e5-99c4-489a-99aa-09f32b18625d">-extendedtogglemode 1|2|3</a>] </span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd6a32d79-9251-4662-a722-620034566cf3">-f &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida5fa5927-6df5-4db0-921e-d669afd28d64">-fatal &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2b051c0d-c136-40f4-a6ee-bb5c4f7f65e5">‑feccountlimit [&lt;n&gt; | 0 ]</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc6abe9c4-461b-4209-b34b-2089ca77c732">‑filemap_elab &lt;HDLfilename&gt;=&lt;NEWfilename&gt;</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9c88494-2051-46ee-b3a2-2f76d394a8ea">-foreign &lt;attribute&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7b1b5bd-d2cf-4b8d-a360-872cf8e54c58">‑fsmdebug</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id03b617b8-544e-4e91-b29a-db74431bce6f">-g &lt;Name&gt;=&lt;Value&gt; …</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd4f2d8b8-40eb-4a43-ad31-a24630d13c86">-G&lt;Name&gt;=&lt;Value&gt; …</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf006366f-9bb0-43f8-9e42-38eed8360e89">-gblso &lt;shared_obj&gt;[,&lt;shared_obj&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8c583faa-134d-432f-9ae2-56d929b26bcb">-gblsoauto</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd25a2e5a-01a5-4f6c-b629-4ebd4e20e8ce">-gconrun | -nogconrun</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9d8e4e9-6c59-4a44-ae9d-fcafb6583c16">-gconstep | -nogconstep</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd1a9add7-c324-4aba-94dd-3380176ea3af">-gcthreshold &lt;n&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaa5b8b78-1676-4171-a30a-7f854d8ccb72">-geometry &lt;geometry_spec&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id72a3cd3b-de4a-46f8-a73d-93aa77c47908">-glsnegtchk [level0 | level1 | level2 | level3]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id754ffc4f-feef-4381-9e1f-97df8ae5ed4b">-glspath simuconddc</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3f7dffa0-99c4-4809-8902-aa0e236f95ad">-gui</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id80ed0ef7-8e4d-444a-8b94-5a5eb96071bc">-hazards</a>]<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8ab6aa4e-e586-4d7c-934f-24d26167064a">-help [all | category | &lt;option&gt; | &lt;command-line&gt; | &lt;category_list&gt;]</a>  </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4aee7697-d18d-4385-aa1f-aec4159cfd8b">-i</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id18e5218e-633d-443d-859a-7d32898b8bb4">-ignoreinilibs</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide3dda166-6661-4ab4-924c-4c70e3664e2d">+initmem+&lt;seed&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb0e87d20-d22c-4fc5-a3a6-bca754076837">+initreg+&lt;seed&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idef958b01-1d55-4463-b8ef-2b3cbc760b4c">-initreport &lt;filename&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1da90fc9-6231-4f77-8eff-c221fa1c2b12">+initregNBA | +noinitregNBA</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcccdbbdd-6e1b-40eb-b4c7-89ecdb8b7298">-installcolormap</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id686fd13f-3d39-4532-9c11-9bf0206f3b1d">+int_delays</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb8799803-870c-4e02-8482-a965e2c5cc34">-iterationlimit[=&lt;limit&gt;[k][m][g]] | [i[ncrease]]</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id61eab7fd-3ae5-4438-ba95-b79e983e64a3">-keeploaded</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id78307b89-06ea-48b5-9c4d-9d275d315ed0">-keeploadedrestart</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2bbe8040-7908-4a14-84ea-3eb78a896fd2">-keepstdout</a>] </p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6935079e-51d5-40d3-89bc-5f86ced1617f">-lineinfo</a>]</span> [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6a1e85f9-0480-466c-800a-cf2418d697b4">-logfile &lt;filename&gt; | -l &lt;filename&gt; | -nolog</a>]  <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0410c2d1-7a1b-49fe-aa5c-3abac18220fc">-ldflags &lt;"linkopts"&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9d713e8-a28b-41f7-bb81-6f1a342bb64f">-lib &lt;libname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3d1191c0-7780-4b81-87ed-58628c408d0d">-libverbose[=prlib]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idce2a2b2b-143b-4a36-98d9-c2d21ae06263">&lt;library_name&gt;.&lt;design_unit&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idec103aa1-0948-4d29-8b0f-9d310e892a25">-learn &lt;root_file_name&gt;</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbb7cb6f0-de0c-4e10-a5c1-157489848ccb">&lt;license_option&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6f91c906-ed8a-4f46-82e5-07f33ce55ca7">-L &lt;library_name&gt; …</a>][<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1168361d-d2b2-4db0-9e67-72d847fdc4fd">-Ldir &lt;pathname&gt; [&lt;pathname&gt; ...]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id06b32ea4-a35f-4924-8418-c9b68ec2265e">-Lf &lt;library_name&gt; …</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id138de1bf-12ae-4948-91c0-b2f266cfccb8">-L mtiPA</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67d4c030-51d2-495a-9d5c-a61e1958205b">-load_elab &lt;filename&gt;</a>] </span></p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddc3747c3-30b4-428f-b25b-42f6ba902425">+maxdelays</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id228ff7f6-d19c-4acc-be75-3a53a1a8281f">+mindelays</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0f4a5f3f-a9b7-456e-b758-dfb8cc58975f">-mlopt</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7fe34b5-ba2c-4b36-b7cd-a8349579f7e7">-modelsimini &lt;path/modelsim.ini&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb5eadfa6-9810-4c70-966f-156103d59afa">-msgfile &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8e8b9312-c458-433f-82a7-a923ccf264b8">-msglimit {error | warning | all[,-&lt;msgNumber&gt;,...] | none[,+&lt;msgNumber&gt;,...] | &lt;msgNumber&gt;,[msgNumber,…]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id125a0364-fe03-4c6d-8331-f08949be6b38">-msglimitcount &lt;limit_value&gt; -msglimit [all, | none,] &lt;msgNumber&gt;[, &lt;msgNumber&gt;...]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf83a9af0-7be9-4d97-b21e-1f6362773c7b">-msglimitcount &lt;limit_value&gt; -msglimit [error|warning]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ideae26c7b-5ce9-4632-908f-cec569af0a93">-msgmode both | tran | wlf</a>][<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddf760fe5-51e8-4dcd-9f17-196e86ef8aea">-msgsingleline</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida44c43f2-1b3b-4af9-a926-528ecc00b13e">-multisource_delay min | max | latest</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5a299b0d-aa18-43b0-81dc-7b78da784a75">+multisource_int_delays</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6ca632c8-d06c-4593-bdbf-1df069c3a910">-mvchome &lt;path&gt;</a>]</span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaaa11f1a-7ebb-437f-bdb9-4b2d4887cfa7">-name &lt;name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide1e6edd5-dfb7-433e-a65a-20a56bd7e57a">-noappendclose</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida489343e-3753-48f4-85d8-35e1d63c04b8">+no_autodtc</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb551418d-4cd7-4727-afa7-92654505b8f1">-noautoldlibpath</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc97e7ff2-22f0-4c25-908b-33e705bfb4ed">-nodpiexports</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id726664ec-7f8c-48e4-a9af-c8b485255f6d">-no_autoacc</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5131fabe-f910-406c-91c0-53aef12b54d3">-noautofindloop</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0b987d78-6b32-46fa-9a1e-c7fecfb7c1de">+no_cancelled_e_msg</a>]<span class="ph"></span> [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1be493d9-e4d9-46fa-8d0f-71462d698a03">+no_glitch_msg</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd26d2f0b-6f13-463e-a202-859cb7183213">-noimmedassert</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc8ba6007-b2be-4414-8f7f-398d238bdf39">+no_neg_tchk</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idadab1d75-bbda-4ef6-8c0e-1411abfba6a0">+no_notifier</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ideececb2a-d3ee-4a3a-b177-d01b0fa35bf9">-no_notifier_on_disable</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3f60103f-2bd5-411d-93cd-525b3fd2ec4a">+no_path_edge</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id71d94e9f-f000-4f98-82da-89c26cdb6dba">+no_pulse_msg</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5dbae310-567f-4bb2-9365-fbf983c6a406">-no_risefall_delaynets</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7aa99b85-ebe0-48ee-bd4d-02da5f0afa13">+no_show_cancelled_e</a>]<span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id553a9a93-b93d-4707-b239-e52dbf61c184">-no_compress_elab</a>]</span> [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id24f44ec5-5330-4b9b-b7bb-de56c81cc374">+no_tchk_msg</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id72bbb75c-f176-4ba3-95ec-4e593bd769f1">-nocollapse</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id10c10721-6ea4-416a-8b30-ef59811532ff">-nocapacity</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9333866a-c07e-4e32-b1a0-d1ff48ce97fc">-nocompress</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbce579d6-cd48-460d-b5e8-e20fd6faa47b">-nocrossautobins[=[cond|uncond]]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2321e890-0927-4834-b47e-0fc5ac0d2ac5">-nocvg</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id255051ed-33dc-4fc7-bbd7-7465337edf3a">-noexcludehiz</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7c061ff5-b5d0-4a02-96fb-089afa81fee5">-noexcludeternary</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida475b38a-c15e-4d38-80ef-7428ff80e067">-nofileshare</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9aa83589-6f61-4151-a5e0-e51a0e86cc9e">-noimmedca</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5ed2d2d4-90c6-43df-9569-65305b407f74">-noltop</a>]</span> <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id930d9336-5c47-4b09-b6e6-3fbe80ceffc0">-noimplicitcoverpoint</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfeff9395-3425-43a1-a3ed-ed44eefda51f">-noglitch</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id410cbf71-bf64-452d-8775-377397f3b69b">-noscmainscopename</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9ae6dc15-d90c-44ca-a87c-db6752a64f1f">-nopsl</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbfaae67b-a83c-432c-baf4-6cff58b2b6ff">+nosdferror</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id48de4bd2-066b-4555-99e4-6112a7138cb2">+nosdfwarn</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idecf1732a-54b8-4096-a34b-2705f7ab0ba3">+nospecify</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id64d5d109-6487-48fb-9599-85bb0aa73693">-nostdout</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id141d917f-1be3-4e99-89a3-80050df39166">-nosva</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaccee792-ed4c-4e9e-bcb6-4a83f9397f9a">-note &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5c887306-c845-40b6-8902-f57ce9d5aaa0">+notifier_ondetect</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idae8e29f1-66e4-42ff-a90f-1f4080dece5d">+notiftoggle01[+&lt;seed&gt;]</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd006d761-acb8-47a4-ac8c-a8ea5b705af8">+notimingchecks | +ntcnotchks</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf0dd94ec-7d6d-406a-8e83-63ff93366b4d">-notogglealias</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd4f99ad9-3d78-4219-abd7-f46a90702f96">-notoggleints</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3e111cb0-3588-4104-835e-bb28dfa7cf53">-notogglevhdlrecords</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1be493d9-e4d9-46fa-8d0f-71462d698gh3">-noverboseprofile</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8dd01725-bb7c-40e4-ad26-b701ceed406d">-novhdlvariablelogging</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9a18d2f2-75d6-4711-b9db-4cf30d8da316">+nowarnBSOB</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0e33783c-b854-432b-bc99-9ffd4a56da4d">+nowarn&lt;CODE | number&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc1d08f30-0720-41a7-a1b0-8c1c7860b35b">-nowiremodelforce</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id81b6a228-72f2-4163-8a7d-25aa554ea91c">+ntc_warn</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7239bb94-413e-4235-8fc8-f3ed4f8d0aef">+ntcnotchks</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2f2cc315-1949-4e3f-b769-944dc90cc8ce">-oldvhdlforgennames</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3eeb853c-3df6-45e6-a182-2302edddd9de">-onElabError [&lt;value&gt;]</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc1e0fb92-0052-4397-abbc-2d80b7fafb71">-onfinish ask | stop | exit | final</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id23982ffc-3e9b-4f2f-9d15-76d2ba083573">-optionset &lt;optionset_name&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3c3d2975-9f97-4774-b164-2938de6b66d5">-OVMdebug</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6129f41b-8bd7-4637-b470-a0cedd4eee73">+OVM_TESTNAME=&lt;testname&gt;</a>]</span></p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id49549afc-eab1-476a-adb8-971ea6b1e24b">-pa</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id71e0d3de-c9ac-4fb2-a7c2-7d02a0673a6c">-pa_allowtimezeroevent[=all]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7d13345-d03a-4784-b62d-38e275edd04d">-pa_debugdir &lt;directory&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id13de3f04-e826-4a5f-adb2-98d2235a5395">-pa_disabletimezeroevent</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd70860c2-d43e-4671-9ed7-431a4c6292f6">-pa_gls &lt;testbench_top&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7b3b4c0a-1115-4328-a54d-8f0f9ce8ab80">-pa_highlight</a>]  [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd02998bc-62bc-40b4-964c-303d8d3e59a3">-pa_lib &lt;pathname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id00b1a47d-2ee2-401f-bf2a-a3d0a940d78a">-pa_loadimdb</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id312d640a-d69d-428a-a797-b1d54f673f70">-pa_togglelimit=&lt;integer&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id17b0d4a5-86f4-4af7-92f4-0a8c44a9e6ad">-pduignore[=&lt;instpath&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9b9b7836-900e-4338-9c33-932f6cfdb76f">-pdupath[=&lt;lib_path&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0332a846-1078-4347-af1b-dc3f036e6980">-pedanticerrors</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id204f75f5-5d64-4048-a886-18ea0fd7264d">-permissive</a>]  [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idefe707e5-f8b7-47fd-9304-6afd2e3de051">-permit_unmatched_virtual_intf</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id18379949-765c-4a38-a66d-4092495f46e8">-pli "&lt;object list&gt;"</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3169678b-8262-4d13-bd00-6e29e4590293">-plicompatdefault [latest | 2009 | 2005 | 2001]</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9d736cc1-28e6-4eb5-8f77-d33bd899f01e">+&lt;plusarg&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idac9bb4ba-1f50-4991-a21c-f666b51171bc">-postsimdataflow</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9056282f-facd-4fcb-a3af-5465154be513">-printforces</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id57150d9b-c030-4d05-81ff-8d42df40464e">-printsimstats[=[&lt;val&gt;][v]]</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id75c1858a-6164-45f5-8bf2-4dafcdd57061">-psloneattempt</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8588d85a-4a10-4fef-a268-1ed15d3637d3">-pslinfinitethreshold=&lt;integer&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf815f986-f25e-490f-b77b-db4619b852b7">+pulse_e/&lt;percent&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd7b2eb68-0134-48c2-a135-c4c1df65217d">+pulse_e_style_ondetect</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id68d50da7-c073-49da-9bfc-dbc5217ba78f">+pulse_e_style_onevent</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id41eba7da-b567-4ff1-a3b8-dff6d922f09c">+pulse_r/&lt;percent&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6d2a98d3-ed71-4261-83c5-2e18f282f241">+pulse_int_e/&lt;percent&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67d7acd1-d27a-419f-98d6-b849093c4918">+pulse_int_r/&lt;percent&gt;</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddb9154a9-79bd-4706-8dd7-b50674a582ba">-quiet</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide0dc0d60-8bcf-4c2f-a70f-9942ee258fc9">+questa_mvc_core+wlf_disable &lt;filename&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id30465df9-ced7-47c2-897c-8445815fd15f">-qwavedb[=+&lt;option&gt;[+&lt;option&gt;+...]]</a>]</span></p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida1b318a8-4145-4b0a-8a59-3138ad712fb4">-restore &lt;filename&gt;</a>]</span> [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf99e0a44-36ab-427b-9b46-419c7f73d231">-rngtrace[=&lt;filename&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id05556f10-084f-4b9f-99b6-c422e5b6f753">-rngtracebuffersize= &lt;value&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9800f7fd-7dd5-4596-839b-746a122a31ce">-rngtraceopt=[+|-]&lt;option_string&gt;[,[+|-]&lt;option_string&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id50d074f4-692c-4639-aba3-2aa14e0c08c6">-rngtraceclassfilter=&lt;class_filter_string&gt;[,&lt;class_filter_string&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddf9a7214-2e64-49d8-999f-ff83b62edcc4">-rngtraceprocessfilter=&lt;scope_filter_string&gt;[,&lt;scope_filter_string&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1eda009d-f37c-420f-b0dd-b7760cf7f9f9">-runinit</a>]</p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id410cbf71-bf64-452d-8775-377397f3b69b">-noscmainscopename</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddd2d6020-f6a4-40fd-b9e5-8be56878bca4">-scasyncupdate</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd491314e-7e98-4733-86cb-6bff7fed21da">-scchkpntrestore</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1da6ee31-79de-45ef-b834-16b2c1724e02">-scdpidebug</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc1addb7c-de2a-4073-9faf-a6998ddb3b38">-sclib &lt;library&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id296ff4ee-c1eb-445a-8f76-e65a8d89a86b">‑scstacksize &lt;value&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf67319d8-319c-4694-b839-d0b321b44df8">-sc_arg &lt;string&gt; ...</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8419e977-6ef8-48ca-90ba-07b4476b3af5">-scnolps</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4c40c5eb-9d84-4c18-9d7b-2bc76efe9288">+sdf_iopath_to_prim_ok</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id727fd4b4-16c2-4e00-9b43-3b1ad039fc5a">-sdfallowvlogescapeport</a>][<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7e7a0625-7c53-4a2f-9c27-7d31057a0cc1">-sdfannotatepercentage</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcacf1414-674a-47fd-8bbc-d77433f2e7a0">+sdf_nocheck_celltype</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id120fee1b-db60-4c64-aad1-28b7e7c96708">-sdfmin | -sdftyp | -sdfmax[@&lt;delayScale&gt;] [&lt;instance&gt;=]&lt;sdf_filename&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id151d98ed-c0d8-4ea3-9a33-74da6de41acf">-sdfminr | -sdftypr | -sdfmaxr[@&lt;delayScale&gt;] [&lt;instance&gt;=]&lt;sdf_filename&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id16ae1b85-9081-495a-8ac2-ea8828bed8bc">-sdfmaxerrors &lt;n&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id481462d7-d78b-4c5f-8e77-caa9bd49abd7">-sdfnoerror</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id737bd6f0-78e6-451e-9c3d-e7741dc31b49">-sdfnowarn</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5cb1c2eb-af9a-4b95-ac90-1bd007bb69ba">-sdfreport=&lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide118d79a-2c08-472f-a5e3-1bfaeaa54047">+sdf_report_unannotated_insts</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idea4866ff-abbc-46fb-87d2-b079c917e03a">+sdf_verbose</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7307908-fb08-4c5f-bfdc-34e5c6f90f3c">-showlibsearchpath</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcaa3e2f6-bf1d-4b20-bc1d-68c2eec31783">-stackcheck</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id83502c43-e53c-4920-b3b7-aa28f5ac028b">-std_input &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8970b7bb-abe5-4d93-a0ca-1046e55851ee">-std_output &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide2d10959-ab01-472b-82d5-02849d8e7eb9">+show_cancelled_e</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7307908-fb08-4c5f-bfdc-34e5c6f90f3c">-showlibsearchpath</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id16ad71d4-b458-407d-924b-5fbe4872edc2">-solvebeforeerrorseverity=&lt;value&gt;</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1d324a2a-eeff-4707-80ca-eecac3e53e5e">-solveengine {auto | bdd | act}</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1eab776c-c8a4-4322-b1fb-9b4b315744b5">-solvefaildebug=&lt;value&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id979645c0-c520-4057-90c7-f6991ae6b59b">-solvefailseverity=&lt;value1&gt;[&lt;value2&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3485f7b2-8963-43a9-bc77-ba0bfca8a674">‑solvefailtestcase[=&lt;filename&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id96e03c23-5eb7-4001-9c2d-8c93dd6a6e55">-solveinfo[=&lt;option&gt;[,&lt;option&gt;…]]</a>]<br />
[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc6788cd2-f2e5-4ae8-a811-b13425f39c80">-solveinfoclassfilter=&lt;class_name_prefix&gt;[,&lt;class_name_prefix&gt; ...]</a>] <br />
[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb250c93e-6f34-4e51-8f89-d53c7e21120c">-solverecord[=filename]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaa6e40be-5cf0-4beb-a6d1-69057f5212a7">-solvereplay[=filename]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide5a77559-c28f-4c3f-8c4e-ab7315195a40">-solvereplayopt[[+|-]=opt]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id46806566-7c67-457f-992c-69c46ee44f06">‑solverev &lt;version&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1e15c5bf-dc55-4a93-b2cc-644398f40ce3">-solvetimeout &lt;val&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4167aa1f-835d-4adf-9f82-a4918464f6d5">‑solveverbose</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb526a940-722c-490e-a8db-96bb3bc2efe4">-stats [=[+ | -]&lt;feature&gt;[,[+ | -]&lt;mode&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcb93b752-3528-4dee-b8b0-759cfcb52779">-strictvital</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id32fb52f8-ce58-4a04-aef6-a5dc154bc4d2">-suppress {&lt;msgNumber&gt; | &lt;msgGroup&gt;} [,[&lt;msg_number&gt; | &lt;msgGroup&gt;] ,...]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4ef38c3b-8299-4708-8f55-c0ccc40dc6d2">‑sv_lib &lt;shared_obj&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcd679111-9bdd-425f-9d41-0fb59774a2f0">-sv_liblist &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7a143edb-1b48-4f34-867f-e8d33b6d535c">-sv_root &lt;dirname&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id755df836-e15b-486d-b074-d73ecd608540">-sv_seed &lt;integer&gt; | random</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4d64199a-7319-428c-ae69-db7667453430">-svext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide3301d16-8973-4eb1-b92e-44b5a09a7c96">-svrandext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id45f00f46-c411-4511-bab8-a717bbf5e374">-sync</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcf5f9703-5f4e-4471-9e53-0f3eea419c05">-syncio | -nosyncio</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd4c69815-88e3-4d28-a2a2-5a9c9bafef01">-t [&lt;multiplier&gt;]&lt;time_unit&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id62f2e5c4-6224-439c-ac90-ec34d05f91f8">-tab &lt;tabfile&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id749b157f-f8e3-4704-952e-ae31412aaa16">-tag &lt;string&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4a2f8ed6-ec02-44b9-8e92-db1a15fecfe2">-title &lt;title&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcb5cf0d0-39a9-49d4-aee4-82fc47963e82">-togglecountlimit &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf8387e83-5506-4df1-8729-127b6492aee7">-togglemaxintvalues &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9cd39349-c34e-49e0-83ae-cc58095d220d">-togglemaxrealvalues &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb1c7041b-e6bb-4e5a-a27c-0cdc27b96a65">-togglepackedasvec</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd6a815fe-e3ed-4e4f-a511-d22daa96024f">-toggleportsonly</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf0625e77-074e-4b04-b985-48acd2d6370c">-togglevlogenumbits</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id86c250b5-9792-4aa5-b7d5-e9614992f873">-togglevlogreal</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id39974dae-8a8f-4360-a672-c5bbe3c232b3">-togglewidthlimit &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idad8357c8-f532-4a23-a22e-2011e6a0c929">-trace_dpi &lt;val&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idad8097a8-a695-4100-96dc-0b7fc235f4d9">-trace_foreign &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ideed23491-c4ff-452e-bfab-1062d1f2137f">+transport_int_delays</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9514b384-edd7-4839-82b0-7e30125d134a">+transport_path_delays</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1105dbc7-62a9-426a-8eb9-c1e77f01c730">+typdelays</a>] </span></p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id639dd07e-951f-41f4-a8aa-3773bbe0a19a">-ucdbteststatusmsgfilter &lt;TCL_subtext&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id105c5e1e-251a-4d27-9f76-173bec6ebff9">‑undefsyms={&lt;args&gt;}</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc36ccde5-74c4-4ef3-a5fb-3bb3892943a6">-usenonstdcoveragesavesysf</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc0ce2236-1f3f-4755-bcce-4976f088814a">-uvmcontrol={&lt;args&gt;}</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id486a9038-7f77-43fc-9442-c13337c6218d">+UVM_TESTNAME=&lt;testname&gt;</a>]</span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2e9841e7-fb1a-43b2-b196-6111fe62f870">-v2k_int_delays</a>]<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9833020b-ffb1-4ef4-a4ad-b318a0694b57">-vcd=[+&lt;option&gt;[+&lt;option&gt;+...]]</a> <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaf5df979-eef6-4909-bf68-31b031595c91">-vcdread &lt;filename&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id881f9534-51c5-433d-8580-0e42b5f3cce5">-vcdstim [&lt;instance&gt;=]&lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id881f9534-51c5-433d-8580-0e42b5f3ccg7">-verboseprofile</a>][<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id91993811-909a-4576-a299-6704a657a141">-version</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1d704d72-b60b-44a9-afd0-3de00bbb3d23">-vhdlmergepdupackage</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id11b0e3dc-14e9-4f24-85a9-a2f55c453c46">-vhdlseparatepdupackage</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcdd1e0f5-a6b1-4456-b95e-47e8afcfe181">-vhdl_seq_nba</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id074483ba-65e5-4b22-a049-206ac8af7980">-vhdlvariablelogging</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf8628249-05cf-41c2-baf2-a8165a94ef34">-view [&lt;alias_name&gt;=]&lt;WLF_filename&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbbb9ebbd-54ba-4775-85f8-1463280270cf">-viewcov [&lt;dataset_name&gt;=]&lt;UCDB_filename&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0fd8f2bf-0a2a-4c91-9d2c-e0ebc6f3fc8a">-visual &lt;visual&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9cc47790-8e1a-46af-ac66-f5dd541822ad">-vital2.2b</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7c1b193f-09ed-40cd-b53b-e0bf28e809b5">+vlog_retain_on | +vlog_retain_off</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc0b74b3b-6b17-4b6a-9bad-e0d94ac64298">+vlog_retain_same2same_on | +vlog_retain_same2same_off</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide16b81ef-7bfe-498e-9612-f41012e5008d">-voptargs="&lt;args&gt;"</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6838d8e5-050f-43d3-bfd8-edef8bf8caa3">-vopt_verbose</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id82bd528d-b07e-41bb-8c2a-51222ac69cdc">-vpicompatcb</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9e7cd3e6-accd-421c-a7eb-ddd199ca37fe">-vv</a>]</span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcfc2dd49-27cd-48b9-8d6f-d2ce4013ea70">-warning &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id53e00b1f-4ceb-4d27-b7ec-1b1f956d9e69">-warning error</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide506393b-f780-4b74-8191-997c27a44b9f">-wlf &lt;file_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9dbb635-020b-4583-a16f-c818cc408840">-wlfcachesize &lt;n&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf054452f-b216-4134-b936-843a2466fb42">-wlfcollapsedelta</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf155bd45-834d-4c07-96de-41d521268e7c">-wlfcollapsetime</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8c2fb28e-1257-4058-a16f-af90277bef1f">-nowlfcollapse</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4d03bb20-9e29-49b4-9c23-67c2fd276dcb">-wlfcompress</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9422c72b-af5e-4449-8671-b30c0c603703">-nowlfcompress</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id93a126fd-eff5-47e1-9578-970de00bfe70">-wlfdeleteonquit</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id81a49627-7a87-4315-aa65-c0cc2d59e439">-nowlfdeleteonquit</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4d1fd781-09e6-4e93-b146-82bf26c8408c">-wlflock</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8203b687-b9b7-40c4-aa1b-af5cbf77a820">-nowlflock</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2d8443b1-7c5d-4b82-ad27-674474c387eb">-wlfopt</a>] </span>[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id196b8988-6e62-42db-9156-b314774b2727">-nowlfopt</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id34cd0670-9175-4c3e-ac7d-d045134ab70c">-wlfsimcachesize &lt;n&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id60590507-5d98-4edb-be35-6a142b24662a">-wlfslim &lt;size&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3717127d-6239-490d-850b-b026e3d408c0">-wlftlim &lt;duration&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfcfa12f0-4fd2-408d-ac4e-563298564c4d">-work &lt;pathname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida037c441-b57e-4076-82b3-be23e6d8c9c2">-wrealdefaultzero</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1591dc16-8e69-4067-b141-22e2f52b34f6">-wreal_resolution &lt;val&gt;</a>] </span></p>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">You can also view coverage data stored in a
UCDB or a coverstore from a previous simulation run (when invoked
with the -viewcov argument). A coverstore is an auto-saved coverage location,
specified by the vsim -coverstore command. </p>
<p class="p">You can simulate a VHDL configuration or an
entity/architecture pair, a Verilog module or configuration, a SystemC
module, or an optimized design. </p>
<p class="p">If you specify a VHDL configuration,
it is invalid to specify an architecture. During elaboration, <span class="ph fmvar:ProductName">Questa SIM</span> determines if the
source has been modified since the last compile.</p>
<p class="p">To manually
interrupt design loading, use the Break key or press &lt;Ctrl-C&gt;
from a shell.</p>
<p class="p">You
can invoke vsim from a command prompt, from the Transcript window
of the Main window, or from the GUI (select Simulate &gt; Start Simulation).</p>
<p class="p">Package names
can be used at the command line and are treated as top-level design
units.</p>
<p class="p">All arguments
to the vsim command are case-sensitive; for example, -g and -G are
not equivalent. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">QIS is the preferred method to use when optimizing designs
with vopt for debug/visibility purposes. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Questa Dumping and Visibility', 'questa_sim_user'); return false;">Questa Dumping and Visibility</a>”
for complete details. </p>
</div>
</div>
<div class="section Arguments" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7f8ff7c6-dddc-438e-8074-6bac0ddb746a"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2f8653f1-8c77-49f7-b6b8-c8f80ac171a1"><h2 class="title Subheading sectiontitle">All
languages</h2><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf1ee6f41-b079-47a6-a9f6-599f9f756370">-32 | -64</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies whether vsim uses the 32-bit or 64-bit executable, where
32-bit is the default.</p>
<p class="p">These arguments
apply only to the supported Linux operating systems.</p>
<p class="p">These arguments
override the MTI_VCO_MODE environment variable, which applies only to
executables used from the <span class="ph filepath italic">&lt;install_dir&gt;/bin/</span> directory.
Therefore, these arguments are ignored if you run vsim from an <span class="ph filepath italic">&lt;install_dir&gt;/&lt;platform&gt;/</span> directory.</p>
<p class="p">You can specify
these arguments only on the command line; they are not recognized
as part of a file used with the -f argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida8c2fc73-839d-4d6b-a043-b78962c79c40">-allowcheckpointcpp 1|0</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enable/disable support for checkpointing
foreign C++ libraries. Must be used in the same vsim session in
which the checkpoint is created. Valid arguments are 1 and 0.</p>
<p class="p BlockIndent">1 : turn on the support</p>
<p class="p BlockIndent">0 : turn off the support</p>
<p class="p">This argument is not supported on Windows platforms.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0f7a61dd-ab0d-4a76-b6a5-7ba7304f272e">-appendlog </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Append simulation data to the
default log file, or the log file created with the -logfile argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id507e16b8-01c1-4c74-966f-e711d1ec5213">-assertcounts</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables extended count information, including: pass count, vacuous
pass count, disabled count, attempted count. Passes enabled counts
to coverage reports during both live simulation (coverage report)
and post-processing (vcover report) modes. You can change the default
behavior by setting the AssertionCover variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AssertionCover', 'questa_sim_user'); return false;">AssertionCover </a>in the User’s
Manual.</p>
<p class="p">The following
stipulations apply to the reported assertion counts:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id14366871-bfec-4a74-a8bd-1c0d4e3fbf94"><p class="p">At simulation
time, if you have specified -assertcounts, the pass count for each assertion
is a 32-bit bin which records the actual count of assertion passes.
Assertion Successes are those assertions that have never failed
and have passed at least once non-vacuously. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6b00ee7b-990a-4c3e-9dea-d7e556d0b328"><p class="p">If you
have not specified either ‑assertcounts or -assertdebug, the pass
count for each assertion is only a one-bit bin. This bin is set
to 1 if the assertion passes and 0 if the assertion status is anything
else (fail, vacuous, disable, or active). Assertion Successes are
only those assertions that have never failed and have passed at
least once non-vacuously. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id21512ed1-f5ef-4d95-9f53-372736ea2a72"><p class="p">Assertion
Attempts are the sum of all evaluated assertions. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0d54f4e6-4922-438a-aa8b-4ef1329e1047">-assertdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Requires vopt +acc=a, vopt -assertdebug, or vsim -voptargs="-assertdebug".
If assertions are logged, the -assertdebug argument stores assertion
data in the WLF file so you can analyze assertion passes and failures
in the assertion debug pane of the Wave window. This argument also
enables:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id86ecd923-d0f1-43b1-aa95-c8630aa7a1ab"><p class="p">Action
settings for assertion passes, starts, and antecedent matches.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id95f31002-b9dc-49d0-9f18-93cc7a92b3c2"><p class="p">Assertion
thread viewing (ATV) feature.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id915ba982-75a8-49cf-9209-f57f63577c23"><p class="p">Failed
expression analysis.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc047930f-f619-4947-b8b9-912bf01290ae"><p class="p">Extended
count information including: pass count, vacuous pass count, disabled count,
attempted count, active thread count, peak active thread count.
However, if you want to see only this information, you should specify
-assertcounts instead.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id94fad686-01ff-466e-bdac-c17f272e99d9"><p class="p">Causality
traceback feature.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida01fdbca-4a29-4a56-b05d-a559aabfe7ac"><p class="p">Reporting
of assertion pass messages for PSL only (disabled by default).</p>
</li>
</ul>
<p class="p">You can
change the default behavior by setting the AssertionDebug variable
in the <span class="ph filepath italic">modelsim.ini</span> file.
If no debuggable assertions are found in the design, a warning is
issued. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AssertionDebug', 'questa_sim_user'); return false;">AssertionDebug</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Analyzing Assertion Failures in the Assertion Debug Pane of the Wave Window', 'questa_sim_user'); return false;">Analyzing Assertion Failures in the Assertion Debug Pane of the Wave Window</a>” in the User’s Manual
for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb0179288-2652-45a3-93d9-a4061628be50">-assertfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Designates an alternative file for recording VHDL/PSL/SVA assertion
messages. </p>
<p class="p">You can
also specify an alternate file with the AssertFile <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
By default, assertion messages are output to the file specified
by the TranscriptFile <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AssertFile', 'questa_sim_user'); return false;">AssertFile</a>, <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'TranscriptFile', 'questa_sim_user'); return false;">TranscriptFile</a>, and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Creating a Transcript File', 'questa_sim_user'); return false;">Creating a Transcript File</a>” in the User’s Manual
for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3878556d-ba09-4e72-913c-b33ca6bb9939">-assume</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Simulates PSL and SystemVerilog assume directives as though they
were assert directives. You can also specify this argument with
the SimulateAssumeDirectives variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SimulateAssumeDirectives', 'questa_sim_user'); return false;">SimulateAssumeDirectives</a> and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Processing Assume Directives', 'questa_sim_user'); return false;">“Processing Assume Directives”</a> in
the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf826b589-cb69-44dc-b8fb-9c9c3457223b">-autoexclusionsdisable=&lt;exclusion_type&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables automatic code coverage exclusions for:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida23be02e-b0c2-4940-932e-4ed515e9fa70"><p class="p">FSMs
and its transitions </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9bb8723-ae89-4150-a14a-da7d54bda0ef"><p class="p">VHDL
and SystemVerilog immediate and concurrent assertions and their
action blocks. </p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0b3c2805-5f21-46d5-b140-376a743a1094"><p class="p Opt">&lt;exclusion_type&gt;
— A comma-separated list of values that specify the automatic exclusions
to disable, where the values are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7a87a267-b37f-489d-8efb-bef4060e45e2"><p class="p Opt">fsm —
disables automatic exclusion of FSMs</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0a9e0535-110c-4958-ab72-a1d7c38b6b41"><p class="p Opt">assertions
— disables automatic exclusion of VHDL and SystemVerilog immediate and
concurrent assertions.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6f2ba13e-bb96-4d35-8578-bec595915bd9"><p class="p Opt">none
— equivalent to “fsm,assertions”</p>
</li>
</ul>
</li>
</ul>
<p class="p">To change
this default behavior, use the AutoExclusionsDisable variable in
the <span class="ph FontProperty emphasis">modelsim.ini</span> file
(refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AutoExclusionsDisable', 'questa_sim_user'); return false;">AutoExclusionsDisable</a> in the
User’s Manual). If an FSM state is excluded, all transitions from
and to this state are also excluded. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbf7c2159-4c8a-40ec-84b1-157349eb420a">‑autoprofile[=&lt;profile_database&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes vsim to automatically collect performance profile data without
requiring the use of profile commands. This argument also enables
the enhanced routines. (Does not collect memory profile data.) You
can specify a profile database name (optional):</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id270ebffe-1cbc-4bbc-8ca9-c163e354b90e"><p class="p Opt">[=&lt;profile_database&gt;]
— If you do not specify &lt;profile_database&gt;, then a name is created
from the date, time and process PID.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use
of -autoprofile disables the following profile commands: profile
interval, profile clear, profile on, profile off, and profile open.</p>
</div>
</li>
</ul>
<p class="p">Refer
to the individual profile commands reference entries and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Performance Profiling', 'questa_sim_user'); return false;">Performance Profiling</a>”
in the <span class="ph fmvar:ProductName">Questa SIM</span> <span class="ph FontProperty ManualTitle">User’s Manual</span> for
more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0c418791-d949-4df8-bbfe-55c92909754f">-autofindloop</dt>
<dd class="dd ArgumentDescription"><p class="p">Attempts to find a zero delay loop and define
it in a textual report when a simulation exceeds the iteration limit.
The report identifies active processes along with event and signal activity,
when possible. Reported results can vary, depending on design content, optimization
level, and design visibility. Enabled by default, but can be disabled
with -noautofindloop. For nonGLS designs, add vopt +acc=l to enhance
the zero delay loop report.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfe84c5ee-a63a-4674-9b75-3bf2738f30c7">-batch</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Runs scripted batch simulations using the -do argument to vsim.
Must be specified from a Windows command prompt or a UNIX terminal.
The simulator issues a warning if you use ‑batch with the -c, the
-gui, or the -i argument to vsim. You can edit the BatchMode <span class="ph FontProperty emphasis">modelsim.ini</span> variable
to automatically run in batch mode when -c, -gui, or -i are not
used. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'BatchMode', 'questa_sim_user'); return false;">BatchMode</a> in the User’s Manual.</p>
<p class="p">By default,
vsim -batch prevents automatic creation of a transcript file by
disabling the TranscriptFile <span class="ph FontProperty emphasis">modelsim.ini</span> variable
and sending transcript data to stdout. You can create a transcript
file by specifying the ‑logfile &lt;filename&gt; argument to vsim,
or by uncommenting the BatchTranscriptFile <span class="ph FontProperty emphasis">modelsim.ini</span> variable
(refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'TranscriptFile', 'questa_sim_user'); return false;">TranscriptFile</a> and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'BatchTranscriptFile', 'questa_sim_user'); return false;">BatchTranscriptFile</a> in the User’s Manual.)
You can also disable sending transcript data to stdout by specifying
vsim -nostdout, but you must then save transcript data to a file.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Batch Mode Simulation', 'questa_sim_user'); return false;">Batch Mode Simulation</a>” in the User’s
Manual for more information about saving transcript data. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide6b8553f-2efc-4a46-bb1b-592330f0b7a2">+bitblast[=[iopath | tcheck]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables bit-blasting of specify block iopaths and timing checks
(tchecks) with wide atomic ports. Without the optional qualifiers,
this argument operates on both specify paths and tchecks. The qualifiers
work as follows:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6044f1bc-2f3f-4242-beec-158525ee93c0"><p class="p Opt">+bitblast=iopath
— bit-blasts only specify paths with wide ports.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1322e173-41da-481e-8308-1fca1aaca0b1"><p class="p Opt">+bitblast=tcheck
— bit-blasts only tchecks with wide ports.</p>
</li>
</ul>
<p class="p">This argument
is intended for use with applications employing SDF annotation.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id44772e4b-c274-4d0c-82a7-deba88091d46">-c</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies to run the simulator in command-line mode. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'General Modes of Operation', 'questa_sim_user'); return false;">General Modes of Operation</a>”
in the User’s Manual for more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67cab8a3-c641-47b8-bcca-e16907b8431f">-capacity[=line]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables the fine-grain analysis display of memory capacity. (The
default is a coarse-grain analysis display.) The “=line” option
allows generation of the point of allocation along with the point
of declaration.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1b9bc65b-b1bd-49c1-8801-d9f723b5586a">-capstats[=&lt;args&gt;[,]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Generates the capstats report.
The possible args are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id73fbfcf9-6d12-4318-99e7-cf716a70c88f"><p class="p Opt">du[+summary|+details|+duname=&lt;duname&gt;]
| decl | line | eor | filename=&lt;filename&gt;</p>
</li>
</ul>
<p class="p">Specifying no arguments generates a summary report at the end
of the simulation. </p>
<p class="p">To generate a more detailed report for specific types, specify
a single argument or a comma-separated list of arguments. </p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id543f4dac-b09a-4baf-90fc-26d0768ed569"><p class="p">du — generates
a report that includes the memory usage of each design unit. You must
also specify the -capacity argument with vsim.</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf9697c6a-b26e-4570-8007-cbeccbb5eaf7"><p class="p">The +summary
argument provides a summary report of the memory usage within a
design unit. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id62514552-b234-4a53-bb13-df44618c1c6c"><p class="p">The +details
argument provides a more expansive report that includes details about
dynamic allocations. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id71607644-736f-4882-9d28-9187f156df7c"><p class="p">The +duname=&lt;duname&gt;
argument generates a report that covers only the specified design
unit, and you can enter the argument multiple times to specify multiple
design units. </p>
</li>
</ul>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id42b15f92-5925-4379-aead-289fa58a370a"><p class="p">decl — generates
a declaration-based report for SV dynamic objects. You must also specify
the -capacity argument with vsim.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idba66a2aa-f725-4082-98d6-a124cd340ed4"><p class="p">The line argument
generates a line-based report for SV dynamic objects. You must also
specify the -capacity=line argument with vsim.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id52d715b6-e050-4311-a184-526f604b34aa"><p class="p">eor — generates
a summary report at the end of each run command. </p>
<p class="p">filename=&lt;filename&gt; — prints the report to the specified file.
If you do not specify a filename, the report prints in the transcript
file.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id69cf7720-c353-422a-885a-713c89a5ba9f">-cellimmeval</dt>
<dd class="dd ArgumentDescription"><p class="p">Guarantees that optimized cell outputs update
at the same delta as input changes. Without this argument, the output
change will depend on the scheduling of the simulator which may introduce
delta between input and updates. This can resolve racing conditions
when moving from unoptimized cells (vopt +acc=c) to fully optimized
cells.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc710cad5-066e-4bd5-a903-955624f67882">-codelink=&lt;home_path&gt; | -nocodelink</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the home directory pathname for the CodeLink product.
This argument will override the current CODELINK_HOME environment
variable value, or you can use it instead of setting the environment
variable.</p>
<p class="p">Use the -nocodelink
argument to disable loading of the CodeLink user interface during
the simulation session.</p>
<p class="p">You can use
these arguments only when first invoking the vsim command, and not
later from a .do script.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">You cannot
use the -codelink= argument at the same time as an explicit -foreign codelink
argument. Use only one or the other — never both at the same time.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddd70d5d5-1e28-4e7f-ad94-06a004754417">-collapseall </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables additional optimizations
on signals with user-defined resolution functions. Use the -collapseall
argument only when the resolution function is associative and commutative.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7d58f41a-a1fd-4d3f-8bea-6af2a6fc32cb">-colormap new</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies that the window have a new private colormap, instead of
using the default colormap for the screen.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfbd04e1b-8974-4a4c-aa49-239c74a736bf">-coverage</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables code coverage statistics collection during simulation. </p>
<p class="p">Important:
You must use the +cover argument during compilation in order for
coverage to be collected and displayed.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id18c73990-e69d-437b-8184-7979d937ccc1">-coveranalysis</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Display alias toggle nodes in coverage reports and in the GUI, and
save those nodes in the UCDB files.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7a75a76e-c74e-482a-8f66-85a8eb53616e">-coverenhanced</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables non-critical functionality which might change the appearance
or content of coverage metrics. This argument only has an effect
in letter releases (10.0a, 10.0b, and so on). In major releases
(10.0, 10.1, and so on), all coverage enhancements present in previous letter
release streams are enabled by default, and -coverenhanced is no
longer necessary to enable these enhancements. Bug fixes important
to the correctness of coverage numbers are always enabled by default,
with no need for -coverenhanced. Since the exact nature of ‑coverenhanced
varies from release to release, the details of the enhancements
it enables are present in the product release notes rather than
in the Command Reference. For these details, search the release
notes using the string "coverenhanced".</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4761e310-0e6c-46cb-9e65-ae4d194e5d14">-coverstore &lt;dir_path&gt; -testname &lt;name&gt;|-ovmtestname|-uvmtestname [‑multicount[=‑a|b|c|-d|f|-g|s|t]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(required
to create a coverstore for a coverstore merge) Saves the coverage
data at the end of simulation, without need for coverage save command.
Requires the specification of ‑testname &lt;name&gt;, -ovmtestname,
or -uvmtestname, which is the name of the test whose coverage is
being saved. This mode of saving coverage is most useful where code
coverage remains unchanged for different tests in a regression run.
The result is a faster merge. All simulation runs in the regression
that use -coverstore must use the same directory path, and their
design hierarchy must be identical.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2809b6e9-f7e1-40b7-82fa-60d9c4e9a5c5"><p class="p Opt">-testname
&lt;name&gt;</p>
<p class="p">Name of the test whose coverage is being saved.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idafba3a6d-6d47-4bdd-b7e0-242f3144d3d7"><p class="p Opt">-ovmtestname</p>
<p class="p">Specifies that the +OVM_TESTNAME name is used both for the testnames
and for the names of the data files produced.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9ef6e6ff-0332-4355-9ef7-535f4bfe5264"><p class="p Opt">-uvmtestname</p>
<p class="p">Specifies that the +UVM_TESTNAME name is used both for the testnames
and for the names of the data files produced. </p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf4869f90-e496-46c7-9d25-410be12721a7"><p class="p Opt">-multicount[=-a|b|c|-d|f|-g|s|t]</p>
<p class="p">(optional)
Flips the coverage types to single-bit from multi-bit, or to multi-bit
from single-bit. Functional coverage types (assertions, cover directives,
and covegroups) are multi-bit by default, and are so indicated by
the prepended '-' . You can change them to single-bit with the -a,
-d, or -g modifiers. You can use multiple modifiers; if you do not
specify any modifiers, all coverage types are indicated.</p>
<p class="p">Example:
-multicount=f-gt </p>
<p class="p">This
turns the fsm and toggle coverage types (single-bit by default)
to multi-bit, and covergroup coverage type to single bit. All other
coverage types remain unchanged.</p>
</li>
</ul>
<div class="note caution"><span class="cautiontitle">CAUTION:</span> <p class="p">The
use of the vsim -coverstore automatically disables any "coverage
save" commands that are executed as part of scripts or interactively.
This ensures that storage space is not wasted on the writing of
duplicate data into a traditional UCDB file. The "coverage attribute"
commands can still be placed at the end of a simulation to modify
data that is stored by the auto-save. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idadbb563a-5b95-4202-81dd-a6b6ff294c67">-cppinstall &lt;[ gcc | g++ ] version&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the version of the desired GNU compiler supported and
distributed by Mentor Graphics. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9e6bd06c-36df-4929-aee0-1ce0c3ae52ad"><p class="p Opt">&lt;[
gcc | g++ ] version&gt; — The version number of the GNU compiler to
use. Use the same compiler version as specified on the <a class="xref fm:HeadingOnly" href="Command_Sccom_id16c2860f.html#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0__Command_Sccom_id16c2860f.xml#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0" title="Provides two different functions: sccom uses an external C/C++ compiler to compile SystemC source code into the work library, while sccom -link takes compiled source code and links the design.">sccom</a> command
line. For example:</p>
<pre class="pre codeblock leveled"><code>sccom -cppinstall 5.3.0</code></pre></li>
</ul>
<p class="p">When -dpicppinstall or -dpicpppath arguments are also present,
the order of
precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0ebadc46-d834-4063-a945-6725923fcf9a"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0c9070e8-2291-4387-8e77-5ce2afbe6b48"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8562bf51-4cb1-4857-bfd1-e7604a0e7605"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4900954c-3d1d-49e8-b9db-0b61056d3c39"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
<p class="p">Refer
to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Supported Platforms and Compiler Versions', 'questa_sim_user'); return false;">Supported Platforms and Compiler Versions”</a> in
the User’s Manual for a list of supported compilers. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3860945a-d44c-4b29-8881-454230903845">-cpppath &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the location of a g++ executable other than the default
g++ compiler installed with <span class="ph fmvar:ProductName">Questa SIM</span>.
Overrides the CppPath variable in the<span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CppPath', 'questa_sim_user'); return false;">CppPath</a> in the User’s Manual.</p>
<p class="p">When-dpicppinstall or -dpicpppath arguments are also present,
the order of precedence in determining the compiler path is the
following:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc666582b-e1dc-4563-a51f-520a69f8126e"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8755c7b9-b653-499d-873f-362c7900d488"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id474f3d66-dd52-4cb4-ae99-67e143e6724e"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id13208e52-6d26-4b4c-9e38-981da54b7725"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida050f707-5563-4b20-bd9e-872a2039a9e0">-debugdb=&lt;db_pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to
generate a database of connectivity information to use for post-sim
debug in the Dataflow and Schematic windows. The database pathname
should have a <span class="ph filepath italic">.dbg</span> extension.
If you do not specify a database pathname, <span class="ph fmvar:ProductName">Questa SIM</span> creates
a database file named <span class="ph filepath italic">vsim.dbg</span> in
the current directory. </p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> reuses the existing <span class="ph filepath italic">.dbg</span> file,
and prints a note to the transcript, when you specify -debugdb for
a design that has not changed since the creation of the database.</p>
<p class="p">Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Post-Simulation Debug Flow Details', 'questa_sim_user'); return false;">Post-Simulation Debug Flow Details</a>”
in the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idba1223e9-4e86-4f95-83af-df6aaf6b247d">-default_radix &lt;radix&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the default radix for the simulation and overrides the DefaultRadix preference
variable. &lt;radix&gt; can be any of the following: ascii, binary,
decimal, hexadecimal, octal, symbolic, unsigned. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DefaultRadix', 'questa_sim_user'); return false;">DefaultRadix</a> in the User’s Manual for more
information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id880362f5-5755-461c-94e8-cab82c644116">-defaultstdlogicinittoz</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the default VHDL initialization of std_logic to "Z" (high impedance)
for ports of type OUT and INOUT. IEEE Std 1076-1987 VHDL Language
Reference Manual (LRM) compliant behavior is for std_logic to initialize
to "U" (uninitialized), which is incompatible with the behavior
expected by synthesis and hardware.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfdea5b1e-d685-4149-b1f0-a586556e8255">-display &lt;display_spec&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the name of the display to use. Does not apply to Windows
platforms. </p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>-display :0</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id54a4b2da-7820-44eb-b38c-97c0ff55f488">-displaymsgmode both | tran | wlf | vhsupresswrite</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls the transcription of $display system task messages to the
transcript and/or the Message Viewer. Refer to “<a class="xref Link" href="../../questa_sim_gui_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Viewer Window', 'questa_sim_gui_ref'); return false;">Message Viewer Window</a>” in the User’s
Manual for more information.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6bbdb281-de91-48d0-babb-db5b56351882"><p class="p Opt">both —
outputs messages to both the transcript and the WLF file. </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5eb45486-1626-42eb-92ff-afce1a526ebd"><p class="p Opt">tran —
outputs messages only to the transcript; messages are not available
in the Message Viewer. Default behavior.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf555ef72-a5be-462a-adcd-8dc8f5a0695f"><p class="p Opt">wlf — outputs
messages only to the WLF file/Message Viewer; messages are not available
in the transcript.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id74b7596b-67f7-4cca-a7d9-c56f24171632"><p class="p Opt">vhsupresswrite
— suppresses transcript output from the write and writeline functions from
VHDL.</p>
</li>
</ul>
<p class="p">The system
tasks displayed with this functionality include: $display, $strobe,
$monitor, $write as well as the analogous file I/O tasks that write
to STDOUT, such as $fwrite or $fdisplay.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id37becc84-d643-4bfb-a12b-0bbc09b4ec73">-do “&lt;command_string&gt;” | &lt;do_file_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs vsim to use the command(s) specified by &lt;command_string&gt;
or the DO file named by &lt;do_file_name&gt;, rather than the startup
file specified in the <span class="ph filepath italic">.ini</span> file,
if any. You can specify multiple commands as a semi-colon (;) separated
list. You can also specify multiple instances of -do “&lt;command_string&gt;”
on the same command line. The commands are joined together in the
order specified.</p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>vsim -do "force clk 0 0, 1 10 -r 20" top -wlf top.wlf / </code></pre><pre class="pre codeblock leveled"><code>-do "testfile.do" -do "run -all" </code></pre><p class="p">will become
the following script: </p>
<pre class="pre codeblock leveled"><code>"force clk 0 0, 1 10 -r 20; do testfile.do; run -all"</code></pre><p class="p">You can include nested vsim -do operations.
A vsim command do-file that contains another vsim command with its
own do-file executes the nested do-file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id313b5dde-f53c-49a5-b09d-ff42ba15a33e">-donotcollapsepartiallydriven</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the collapse of partially driven and undriven output ports
during optimization. Prevents incorrect values that can occur if
the output ports collapse.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb3079672-cbea-48f8-a28d-2f492e1bb10d">+dumpports+collapse | +dumpports+nocollapse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Determines whether vectors (VCD id entries) in dumpports output
are collapsed or not. The default behavior is collapsed, but you
can change the default behavior by setting the DumpportsCollapse
variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DumpportsCollapse', 'questa_sim_user'); return false;">DumpportsCollapse</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc3f413c0-f2ef-42d4-a821-b2d06947b0a9">+dumpports+direction</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Modifies the format of extended VCD files to contain direction information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id25fcd6d4-80b0-4ea3-a45c-e908b10f14d7">+dumpports+no_strength_range</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Ignores strength ranges when resolving driver values for an extended
VCD file. This argument is an extension to the IEEE 1364 specification.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Resolving Values', 'questa_sim_user'); return false;">Resolving Values</a>” in the User’s Manual
for additional information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf3dcdd7e-d97f-496d-9c32-e816d0bd5eb3">+dumpports+unique</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates unique VCD variable names for ports in a VCD file, even
if those ports connect to the same collapsed net.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6e619eb3-ef7c-4c64-9227-b7aec4fe6d10">-elab &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Creates an elaboration file for use with -load_elab. Supports automatic
collection of performance profile data with -autoprofile. Refer
to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulating with an Elaboration File', 'questa_sim_user'); return false;">Simulating with an Elaboration File</a>”in
the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd576b55c-da23-4848-8119-1d00c8fe2d6e">-elab_cont &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Creates an elaboration file for use with -load_elab and then continues
the simulation. Supports automatic collection of performance profile
data with -autoprofile.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide5e60926-dff2-4aa2-84d6-9655ff7e099e">-elab_defer_fli</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Defers the initialization of FLI models until the load of the elaboration
file. Use this argument along with -elab to create elaboration files
for designs with FLI models that do not support checkpoint/restore.
Note that FLI models sensitive to design load ordering may still
not work correctly even if you use this argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc33bc1be-9516-4ced-80bc-8efaadaac953">-enabledpisoscb</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables DPI export calls from
the SystemC start_of_simualtion() callback. A side effect of using
this argument is that SystemC signal writes done in start_of_simulation() callback
do not reflect the updated value at time 0. Insert a delta cycle
using a wait statement in the processes to update these signals
to the correct value. Also, with mixed language simulation, process
execution order may change at time 0 with this argument. This argument overrides
the value of the EnableDpiSosCb <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'EnableDpiSosCb', 'questa_sim_user'); return false;">EnableDpiSosCb</a> in
the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide186002a-129f-4e12-8f03-a18c4abe6011">-enumfirstinit</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Initializes enum variables in SystemVerilog, using the leftmost
value as the default. You must also use the argument with the vlog
command in order to implement this initialization behavior. Specify
the EnumBaseInit variable as 0 in the <span class="ph filepath italic">modelsim.ini</span> file
to set this as a permanent default. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id12d4bc42-beb5-423e-a61f-77a041a670de">-error &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to error.
Edit the error variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2ae84f02-a76a-47a2-816e-a9d8b2cb9280">-evcddump</dt>
<dd class="dd ArgumentDescription"><p class="p">Mandatory when dumping EVCD using $dumpports,
or vcd dumpports or vcd add -dumpports (in -debug flow only).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id207070e5-99c4-489a-99aa-09f32b18625d">-extendedtogglemode 1|2|3</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the level of support for extended toggles for the simulation.
The levels of support are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idca47936c-30b1-4baa-86d2-fd88b3ce40de"><p class="p Opt">1 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; any one 'Z' transition (to/from 'Z')</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8cccb109-6282-4be1-b83e-2218b36da123"><p class="p Opt">2 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; one transition to 'Z' &amp; one transition from
'Z'</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf38b5cfa-2972-40b2-aa0f-61bc10e4ef2a"><p class="p Opt">3 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; all 'Z' transitions</p>
</li>
</ul>
<p class="p">Edit the
ExtendedToggleMode variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ExtendedToggleMode', 'questa_sim_user'); return false;">ExtendedToggleMode </a>in the User’s
Manual for more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd6a32d79-9251-4662-a722-620034566cf3">-f &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a file with more vsim command arguments. Enables you to
reuse complex argument strings without retyping.</p>
<p class="p">Refer to
"<a class="xref fm:HeadingOnly" href="Concept_ArgumentFiles_idd3a2021e.html#idd3a2021e-bd51-4fd7-887d-a6215cc88bbe__Concept_ArgumentFiles_idd3a2021e.xml#idd3a2021e-bd51-4fd7-887d-a6215cc88bbe" title="You can load additional arguments into some commands by using argument files, which are specified with the -f argument.">Argument Files</a>" for more
information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida5fa5927-6df5-4db0-921e-d669afd28d64">-fatal &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to fatal.
Edit the fatal variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2b051c0d-c136-40f4-a6ee-bb5c4f7f65e5">‑feccountlimit [&lt;n&gt; | 0 ]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Limits the number of counts that are tracked for Focused Expression
Coverage. When a bin reaches the specified count, coverage ignores
further tracking of the inputs linked to the bin.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Changing
this value from the default can affect simulation performance.</p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id428ff5be-4a03-432a-a231-4b4b22e7eb96"><p class="p Opt">&lt;n&gt;
— Specifies the count limit for FEC. The default is 1.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb89efa4e-4e93-43b0-84ff-bb7ec250e46d"><p class="p Opt">0 — Specifies
an unlimited count.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc6abe9c4-461b-4209-b34b-2089ca77c732">‑filemap_elab &lt;HDLfilename&gt;=&lt;NEWfilename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Defines a file mapping during -load_elab that lets you change the
stimulus. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulating with an Elaboration File', 'questa_sim_user'); return false;">Simulating with an Elaboration File</a>”
in the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7b1b5bd-d2cf-4b8d-a360-872cf8e54c58">‑fsmdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables visualization of FSMs in the GUI. You must specify this
argument to view FSM information the GUI. </p>
<p class="p">Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Viewing FSM Information in the GUI', 'questa_sim_user'); return false;">Viewing FSM Information in the GUI</a>”
in the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id03b617b8-544e-4e91-b29a-db74431bce6f">-g &lt;Name&gt;=&lt;Value&gt; …</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Assigns a value to all specified VHDL generics and Verilog parameters
that have not received explicit values in generic maps, instantiations,
or from defparams (such as top-level generics/parameters and generics/parameters
that would otherwise receive their default values). </p>
<p class="p">You can
enter multiple -g arguments, one for each generic/parameter, as
a space-separated list. </p>
<p class="p">&lt;Name&gt;
— Name of a generic/parameter, exactly as it appears in the VHDL
source (case is ignored) or Verilog source. You can prefix the name
with a relative or an absolute hierarchical path to select generics
in an instance-specific manner. For example, specifying -g/top/u1/tpd=20ns
on the command line would affect only the tpd generic on the /top/u1 instance,
assigning it a value of 20ns. Specifying ‑gu1/tpd=20ns affects the
tpd generic on all instances named u1. Specifying‑gtpd=20ns affects
all generics named tpd.</p>
<p class="p">&lt;Value&gt;
— Specifies a value for the declared data type of a VHDL generic,
or any legal value for a Verilog parameter. Any value you specify
for a VHDL generic must be appropriate for VHDL declared data types.
Integers are treated as signed values. For example, ‑gp=-10 overwrites
the parameter p with the signed value of ‑10.</p>
<p class="p">If more
than one -g argument selects a given generic the most explicit specification
takes precedence. For example,</p>
<pre class="pre codeblock leveled"><code>vsim -g/top/ram/u1/tpd_hl=10ns -gtpd_hl=15ns top</code></pre><p class="p">This command
sets tpd_hl to 10ns for the /top/ram/u1 instance. However, all other
tpd_hl generics on other instances will be set to 15ns.</p>
<p class="p">Limitation:
In general, you cannot set generics/parameters of composite type
(arrays and records) from the command line. However, you can set
string arrays, std_logic vectors, and bit vectors, if they can be
set using a quoted string. For example,</p>
<pre class="pre codeblock leveled"><code>-gstrgen="This is a string"
-gslv="01001110"</code></pre><p class="p">The
quotation marks (" ") must make it into vsim as part of the string
because the type of the value must be determinable outside of any
context. Therefore, when entering this command from a shell, add
single quotes ( ' ' ) around the string. For example:</p>
<pre class="pre codeblock leveled"><code>-gstrgen='"This is a string"'</code></pre><p class="p">If working
within the <span class="ph fmvar:ProductName">Questa SIM</span> GUI,
you would enter the command as follows:</p>
<pre class="pre codeblock leveled"><code>{-gstrgen="This is a string"}</code></pre><p class="p">You can
also enclose the value in escaped quotes (\"), for example:</p>
<pre class="pre codeblock leveled"><code>-gstrgen=\"This is a string\"</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd4f2d8b8-40eb-4a43-ad31-a24630d13c86">-G&lt;Name&gt;=&lt;Value&gt; …</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Same as -g (see above) except that -G also overrides generics/parameters
that received explicit values in generic maps, instantiations, or
from defparams. </p>
<p class="p">This argument
provides the only way for you to alter the generic/parameter, such
as its length, (other than its value) after the design has been
loaded.</p>
<p class="p">&lt;Name&gt;
— Name of a generic/parameter, exactly as it appears in the VHDL
source (case is ignored) or Verilog source. You can prefix the name
with a relative or absolute hierarchical path to select generics
in an instance-specific manner. For example, specifying ‑G/top/u1/tpd=20ns
on the command line would affect only the tpd generic on the /top/u1
instance, assigning it a value of 20ns. Specifying ‑Gu1/tpd=20ns
affects the tpd generic on all instances named u1. Specifying ‑Gtpd=20ns
affects all generics named tpd.</p>
<p class="p">&lt;Value&gt;
— Specifies an appropriate value for the declared data type of a
VHDL generic or any legal value for a Verilog parameter. The value
you specify for a VHDL generic must be appropriate for VHDL declared
data types. Integers are treated as signed values. For example,
‑Gp=-10 overwrites the parameter p with the signed value of ‑10.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf006366f-9bb0-43f8-9e42-38eed8360e89">-gblso &lt;shared_obj&gt;[,&lt;shared_obj&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Open the specified shared object(s) with global symbol visibility.
Essentially all data and functions are exported from the specified
shared object and are available for other shared objects to reference
and use. If you specify multiple, comma-separated, shared objects,
they are merged internally and then loaded as a single shared object. </p>
<p class="p">Enclose the
arguments within quotation marks (") if the shared object filenames
contain any special characters or you use a space after the comma
delimiter, for example:</p>
<pre class="pre codeblock"><code>-gblso "lib1.so, lib2.so"</code></pre><p class="p">You can
also specify this argument with the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'GlobalSharedObjectList', 'questa_sim_user'); return false;">GlobalSharedObjectList</a> variable in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8c583faa-134d-432f-9ae2-56d929b26bcb">-gblsoauto</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables global symbol visibility
when loading the vsim_auto_compile shared library.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaa5b8b78-1676-4171-a30a-7f854d8ccb72">-geometry &lt;geometry_spec&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the size and location of the main window. Where &lt;geometry_spec&gt;
is of the form:</p>
<pre class="pre codeblock leveled"><code>WxH+X+Y</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id72a3cd3b-de4a-46f8-a73d-93aa77c47908">-glsnegtchk [level0 | level1 | level2 | level3]</dt>
<dd class="dd ArgumentDescription"><p class="p">Defines which negative timing check solver
to use.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbdfc5c9e-b47f-44f3-8fe6-054505eae4f9"><p class="p Opt">level0</p>
<p class="p">Disables the solver, resulting in the simulator ignoring all
negative timing checks.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id57cb9f04-828d-4531-9696-ba8947211a68"><p class="p Opt">level1</p>
<p class="p">Enables the legacy solver, where the simulator calculates the
same value of rise and fall delays.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id20212e75-faac-4593-bbb2-bb94356ad7da"><p class="p Opt">level2</p>
<p class="p">(default) Enables the LRM-compliant solver, where the simulator
calculates difference values of rise and fall delays.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idea1e8c66-860c-4ede-8543-ef5341c15d82"><p class="p Opt">level3</p>
<p class="p">Enables the conditional delay net solver, where the simulator
calculates rise and fall delays for each condition. In cases where
several conditions are true, the simulator issues a warning and
the smallest delay is chosen.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id754ffc4f-feef-4381-9e1f-97df8ae5ed4b">-glspath simuconddc</dt>
<dd class="dd ArgumentDescription"><p class="p">Minimize the use of zero-delay output schedules
of gate-level cells without requiring the use of the ifnone construct. </p>
<p class="p">At the end of path selection, if the simulator does not find
an active path and simultaneous input changes have occurred, this
argument/value pair initiates the re-evaluation of the specify path
conditions, this time ignoring the values of the inputs that have
changed at this time. Specifically, the input values become don’t
cares for the purposes of the conditional evaluation. If the simulator
selects multiple active paths, it will schedule the path with the smallest
delay.</p>
<p class="p">The simulator generates a suppressible warning message (vsim-17424)
when this second evaluation does not select a path delay and the
output schedule is made in zero-delay.</p>
<p class="p">The simulator issues a warning (vsim-16072) and stops don’t care
evaluation if a module contains complex conditional operators, including
concatenation, replication or ternary.</p>
<p class="p">See <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Re-evaluation of Zero-Delay Output Schedules', 'questa_sim_user'); return false;">Re-evaluation of Zero-Delay Output Schedules</a> for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3f7dffa0-99c4-4809-8902-aa0e236f95ad">-gui</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Starts the <span class="ph fmvar:ProductName">Questa SIM</span> GUI
without loading a design and redirects the standard output (stdout)
to the GUI Transcript window.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8ab6aa4e-e586-4d7c-934f-24d26167064a">-help [all | category | &lt;option&gt; | &lt;command-line&gt; | &lt;category_list&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Provides online command help.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida8898529-d840-4a7c-b9ff-6f1a01c5c525"><p class="p Opt">all
— List all categories and options.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd2a9000d-6135-4a13-9cbc-aa0618310c24"><p class="p Opt">category
— List all command categories.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idae886c5a-1921-44e1-927a-c877a60258f7"><p class="p Opt">&lt;option&gt;
— Show help for the listed command option.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd6185dac-a091-4ffd-ab26-ee0e0799417e"><p class="p Opt">&lt;command-line&gt;
— List all options for a particular category. Vsim categories are: </p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id75df9d1e-2c78-47fa-9e87-c1453f87eace"><p class="p">General</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0fce0b0d-94e1-4847-be64-b5e979cff040"><p class="p">Coverage</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0bdbd53a-c87c-4371-a15f-74b1e7896124"><p class="p">Cpp</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idadaa3731-ea9d-447f-a17f-e0de13806614"><p class="p">Debug</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8211c19c-9c8d-4c4a-bc9d-ae1c3c9349fe"><p class="p">GLS</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id638c3d85-8e9f-4edd-90fd-b6bc604387c5"><p class="p">Language</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf781cb5d-638d-44bf-8234-16b376b51542"><p class="p">Library</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id219721b3-eedd-464a-8623-6b645899c4d1"><p class="p">License</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf8988894-3752-4476-9ac8-a87e9f9b69d9"><p class="p">Messages</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7d749f6c-5371-4438-a235-71b016dcd695"><p class="p">Multicore</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id370721ea-b687-47db-aea8-88f249fc6607"><p class="p">PA</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc25b3fde-e68b-4220-8fae-12007d191271"><p class="p">PDU</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida653026c-d874-4baa-8a19-19acba6cfd3c"><p class="p">Report</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfe4d7a1e-667f-4030-aab7-b3bee971ca4e"><p class="p">Solver</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id575dfa92-ac9d-4ae1-8e20-68f99ee4e299"><p class="p">Visualizer</p>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4aee7697-d18d-4385-aa1f-aec4159cfd8b">-i</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies that the simulator be run in interactive mode. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1da90fc9-6231-4f77-8eff-c221fa1c2b12">+initregNBA | +noinitregNBA</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls whether +initreg settings applied to registers of sequential
UDPs are non-blocking. This is useful when continuous assignments
overwrite register initialization.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id270c24b9-41ff-4601-8644-edb99d23448e"><p class="p Opt">+initregNBA
— (default) enables this functionality.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idebeb26a6-5e5f-4e3e-8d18-121752df62b0"><p class="p Opt">+noinitregNBA
— disables this functionality.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcccdbbdd-6e1b-40eb-b4c7-89ecdb8b7298">-installcolormap</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
For Linux only. Instructs vsim to use its own colormap for the display.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id686fd13f-3d39-4532-9c11-9bf0206f3b1d">+int_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Optimizes annotation of interconnect
delays. This argument causes optimized cells to preallocate/initialize
memory for delay elements (SIPD) that are used to implement interconnect
delays to cell input ports. The default is to allocate/initialize
this memory when the cell is annotated from SDF. Using +int_delays
allocates the delay element with a zero delay.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb8799803-870c-4e02-8482-a965e2c5cc34">-iterationlimit[=&lt;limit&gt;[k][m][g]] | [i[ncrease]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Sets the iteration limit; or,
enables a stepwise increase of the iteration limit as needed. The
iteration limit specifies the number of simulation kernel iterations
to allow before advancing time. The default iteration limit is 10
million, set by the IterationLimit variable of the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'IterationLimit', 'questa_sim_user'); return false;">IterationLimit</a> in
the User’s Manual.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id22bbd4dc-e1b8-4a91-b6d1-d06eab1368bf"><p class="p Opt">=&lt;limit&gt;[k][m][g]</p>
<p class="p">&lt;limit&gt; – An unsigned integer value that overrides the iteration
limit set by the IterationLimit variable. Use the “set IterationLimit
&lt;value&gt;” command to override this value.</p>
<p class="p">k – Designates units in thousands.</p>
<p class="p">m – Designates units in millions.</p>
<p class="p">g – Designates units in billions.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id225fa37d-fd38-4999-9b30-d4254689c71e"><p class="p Opt">=i[ncrease]</p>
<p class="p">Sets the simulator to automatically increase the iteration limit—if
the default iteration limit of 10 million is reached—and report
the final setting at the end of simulation. If the simulator reaches
the default limit of 10 million iterations, it issues a warning about
a possible zero delay loop, and sets a flag to report the final
iteration limit at the end of simulation. Each time the iteration
exceeds the new limit, the value is increased by 500 thousand. The
value that the simulator reports at the end of simulation is the
final iteration limit that was set, not the maximum simulator iterations
that were performed. The maximum allowed iteration limit value 4,294,967,000.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id61eab7fd-3ae5-4438-ba95-b79e983e64a3">-keeploaded</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the simulator from unloading/reloading any HDL interface
shared libraries when it restarts or loads a new design. The shared
libraries remain loaded at their current positions. User application
code in the shared libraries must reset its internal state during
a restart for this to work effectively.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id78307b89-06ea-48b5-9c4d-9d275d315ed0">-keeploadedrestart</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the simulator from unloading/reloading any HDL interface
shared libraries during a restart. The shared libraries remain loaded
at their current positions. User application code in the shared
libraries must reset its internal state during a restart for this
to work effectively.</p>
<p class="p">Use this
argument if you will be doing warm restores after a restart, and
the user application code has set callbacks in the simulator. If
you do not use this argument, and the shared library is loaded into
a new location, the callback function pointers might not be valid.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2bbe8040-7908-4a14-84ea-3eb78a896fd2">-keepstdout</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
For use with foreign programs. Instructs the simulator not to redirect
the stdout stream to the Main window. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6935079e-51d5-40d3-89bc-5f86ced1617f">-lineinfo </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Provides needed information in
vsim fatal messages, infinite loop detection, and the profiler.</p>
<p class="p">The recommended flow is to run vopt <span class="ph FontProperty emphasis">without</span> the
+acc=l argument and use vsim -lineinfo for those clients.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6a1e85f9-0480-466c-800a-cf2418d697b4">-logfile &lt;filename&gt; | -l &lt;filename&gt; | -nolog </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Controls saving of transcript
data during batch and regular simulations. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide9bb4d38-f363-479d-87ee-844e13439805"><p class="p Opt">-logfile
&lt;filename&gt; — Saves transcript data to &lt;filename&gt;. You can
use the abbreviation ‑l &lt;filename&gt;. Overrides the default transcript
file creation set with the TranscriptFile or BatchTranscriptFile <span class="ph FontProperty emphasis">modelsim.ini</span> variables.
You can also specify “stdout” or “stderr” for &lt;filename&gt;. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'BatchTranscriptFile', 'questa_sim_user'); return false;">TranscriptFile or BatchTranscriptFile</a> in the
User’s Manual.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id013c0d38-ee6a-491e-a7df-b52ace390673"><p class="p Opt">-nolog
— Disables transcript file creation. Overrides the TranscriptFile
or BatchTranscriptFile variables set in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</li>
</ul>
<p class="p">Use -appendlog to append simulation data to the log file.</p>
<p class="p">Refer to
“<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Batch Mode', 'questa_sim_user'); return false;">Batch Mode</a>” in the User’s Manual for
more information about saving transcript data.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0410c2d1-7a1b-49fe-aa5c-3abac18220fc">-ldflags &lt;"linkopts"&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies (in quotation marks) any options for linking auto compiled
DPI object files. Supports multiple occurrences.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idec103aa1-0948-4d29-8b0f-9d310e892a25">-learn &lt;root_file_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies that you want the simulator to generate control files
for retaining the proper level of visibility when performing an
optimized simulation. Generates the following files:</p>
<pre class="pre codeblock leveled"><code>top_pli_learn.acc</code></pre><pre class="pre codeblock leveled"><code>top_pli_learn.ocf</code></pre><pre class="pre codeblock leveled"><code>top_pli_learn.ocm</code></pre><p class="p">Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Preserving Design Visibility with the Learn Flow', 'questa_sim_user'); return false;">Preserving Design Visibility with the Learn Flow</a>” in the User’s Manual for more information.</p>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">Specifying this argument with -voptargs=+acc
enables as much visibility as possible to help ensure functional
correctness of your design.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9d713e8-a28b-41f7-bb81-6f1a342bb64f">-lib &lt;libname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the working
library in which vsim will look for the design unit(s). Default
is "work".</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3d1191c0-7780-4b81-87ed-58628c408d0d">-libverbose[=prlib]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables verbose messaging about
library search and resolution operations. The “=prlib” option prints
out the -L or -Lf argument that was used to locate each design unit loaded
by <span class="ph">vopt or </span>vsim. This information is printed to the right
of the existing “Loading design unit xyz. . .” messages.</p>
<p class="p">Libraries containing top design units that are not explicitly
present in the set of -L/-Lf arguments are implicitly promoted to
searchable libraries at the end of the library search order. They
appear as -Ltop in the output of the -libverbose argument. To stop
creation of -Ltop libraries, use the -noltop argument of <span class="ph">vopt or </span>vsim.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbb7cb6f0-de0c-4e10-a5c1-157489848ccb">&lt;license_option&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Restricts the search of the license manager. Use one of the license
options listed below.</p>
<p class="p">You can
specify a license option only when you invoke vsim from a UNIX/Linux
shell command line, DOS command shell command line, or a Target
for a Windows desktop shortcut. If you specify a license option
from the GUI (such as the GUI prompt, on Restart, or warm Restore)
it will not have the intended effect.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaff4fa89-9050-4ab7-baac-620617b7a6c3" class="table" frame="void" border="0" rules="none"><colgroup><col style="width:2.158in" /><col style="width:3.042in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry row-nocellborder default-entry" style="vertical-align:top;" id="d180565e3303"><p class="p">&lt;license_option&gt;</p>
</th>
<th class="entry row-nocellborder default-entry" style="vertical-align:top;" id="d180565e3306"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_lnl_only</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">check out msimhdlsim
license only</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_mixed_only</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">check out msimhdlsim/msimhdlmix licenses
only</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_no_lnl</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">exclude msimhdlsim license</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_no_mix</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">exclude msimhdlmix license</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_no_slvhdl</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">exclude qhsimvh license</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_no_slvlog</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">exclude qhsimvl license</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_noqueue</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">do not wait in queue
when license is unavailable</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_plus<a name="fnsrc_1" href="#fntarg_1"><sup>1</sup></a></p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">check out PLUS (VHDL
and Verilog) license immediately after invocation</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_vhdl<span class="ph FontProperty VariableSuperScript">1</span></p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">check out VHDL license
immediately after invocation</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3303 "><p class="p">-lic_vlog<span class="ph FontProperty VariableSuperScript">1</span></p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;" headers="d180565e3306 "><p class="p">check out VLOG license
immediately after invocation</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">You can
also specify these options with the License variable in the <span class="ph filepath italic">modelsim.ini</span> file
(refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'License', 'questa_sim_user'); return false;">License</a> in the User’s Manual).
As with the command line arguments, these settings affect only the
initial invocation of vsim and do not affect Restart or Restore.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Note
that settings made from the command line are additive to options
set in the License variable. </p>
</div>
<p class="p">For a
complete list of license features and descriptions, refer to “License
Feature Names” in the <span class="ph FontProperty ManualTitle">Installation and Licensing Guide</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67d4c030-51d2-495a-9d5c-a61e1958205b">-load_elab &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Loads an elaboration file that was created with -elab. Supports
automatic collection of performance profile data with -autoprofile.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulating with an Elaboration File', 'questa_sim_user'); return false;">Simulating with an Elaboration File</a>”
in the User’s Manual for more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6f91c906-ed8a-4f46-82e5-07f33ce55ca7">-L &lt;library_name&gt; …</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the library to search for top level design units instantiated
from Verilog, and for VHDL default component binding. Prints a list
of all visible top level libraries, if a top level design unit cannot
be found. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Library Usage', 'questa_sim_user'); return false;">Library Usage</a>” in the User’s Manual
for more information. If you specify multiple libraries, each must
be preceded by the -L argument. Libraries are searched in the order
in which they appear on the command line.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1168361d-d2b2-4db0-9e67-72d847fdc4fd">-Ldir &lt;pathname&gt; [&lt;pathname&gt; ...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Passes one or more container
folders for libraries specified by either vsim -L or vsim -Lf. Once
you specify a container folder (pathname), you can directly reference
the libraries in this folder using their logical names. You can
specify multiple values for pathname. <span class="ph fmvar:ProductName">Questa SIM</span> searches
multiple paths in the order in which you specify them on the command
line. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> searches
the current working directory ($cwd) before any pathnames you specify
for ‑Ldir, as if there was an implicit vsim -Ldir . specified first
on the command line.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id06b32ea4-a35f-4924-8418-c9b68ec2265e">-Lf &lt;library_name&gt; …</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Same as -L but libraries are searched before `uselib directives.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Library Usage', 'questa_sim_user'); return false;">Library Usage</a>” in the User’s Manual
for more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id138de1bf-12ae-4948-91c0-b2f266cfccb8">-L mtiPA</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Use library of precompiled Power Aware behavioral models. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0f4a5f3f-a9b7-456e-b758-dfb8cc58975f">-mlopt</dt>
<dd class="dd ArgumentDescription"><p class="p">Improves
the optimization of mixed-language nets that cross Verilog-VHDL
language boundaries. This primarily impacts areas where a large
number of highly active nets, such as clocks, cross Verilog-VHDL
language boundaries multiple times. </p>
<p class="p">In some
situations, differences in simulation results can occur. The differences
primarily relate to initial values on mixed-language nets. The most
common difference is VHDL nets that may have an initial value of
'X' instead of 'U'. </p>
<p class="p">Limitations:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf5d36054-7faa-4e21-81c4-fcb700a81dd4"><p class="p">SDF
annotation of interconnect and port delays onto mixed-language nets
is not supported. Attempting to annotate delays when -mlopt is specified
results in errors. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida9c59c58-fd86-4204-9a3a-53bfb31fc271"><p class="p">This
argument is only supported for VHDL std_logic and std_ulogic based
types (including arrays where the elements are of these types),
and Verilog logic types.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3c99d8c9-aefb-4a83-9589-287ba8277fb3"><p class="p">VHDL
type conversions and conversion functions are not allowed on a mixed language
net when -mlopt is specified. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc402b521-68fe-46bb-b780-1cfdfb910660"><p class="p">This
argument is ignored if the design has analog components. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id55d29fec-4072-4a89-9f19-a93e037cfb23"><p class="p">This argument
is ignored when doing Power Aware simulation.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7fe34b5-ba2c-4b36-b7cd-a8349579f7e7">-modelsimini &lt;path/modelsim.ini&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Loads an alternate initialization file that replaces the current
initialization file. Overrides the file path specified for the MODELSIM
environment variable. Specifies either an absolute or relative path
to the initialization file, including the filename. On Windows systems,
use a forward slash (/) for the path separator character. </p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">Do not use this argument in a file
specified with the vsim ‑f argument. <span class="ph fmvar:ProductName">Questa SIM</span> will display
an error message. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb5eadfa6-9810-4c70-966f-156103d59afa">-msgfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Designates an alternative file for recording error messages. You
can also specify an alternate file with the Error File modelsim.ini
variable. By default, error messages are output to the file specified
by the TranscriptFile variable in the <span class="ph filepath italic">modelsim.ini </span>file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ErrorFile', 'questa_sim_user'); return false;">ErrorFile </a>and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'TranscriptFile', 'questa_sim_user'); return false;">TranscriptFile</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8e8b9312-c458-433f-82a7-a923ccf264b8">-msglimit {error | warning | all[,-&lt;msgNumber&gt;,...] | none[,+&lt;msgNumber&gt;,...] | &lt;msgNumber&gt;,[msgNumber,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Limits messages to the default message limit count of five. Use
the ‑msglimitcount argument to change the default message limit
count. Specify multiple messages as a comma-separated list.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb6a5a7dc-1f7c-40bf-8db3-d79fcba6f4b9"><p class="p Opt">error
— Stops the run when the total number of errors reaches the default
count.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3d1ef04e-118f-4481-ba8f-af1eeca705c3"><p class="p Opt">warning
— Stops the run when the total number of warnings reaches the default
count.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5b6c8cf3-2f5e-4bbd-bc01-36cbed8aff9b"><p class="p Opt">all
— Limits all messages to the default count except those you specifically
exclude. To exclude messages from the limit, supply a comma-separated
list of message numbers, each preceded by a minus sign (-), for
example “all,‑&lt;msgNumber1&gt;,-&lt;msgNumber2&gt;,...”.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1a7965fc-943a-4ffc-bd5d-ccd5a1779737"><p class="p Opt">none
— Excludes all messages from the default count except those you
specifically include. To include messages to limit to the default
count, supply a comma-separated list of message numbers, each preceded
by a plus sign (+), for example “none,+&lt;msgNumber1&gt;,+&lt;msgNumber2&gt;,...”.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2dbedc07-f606-4410-b035-8950e511d17a"><p class="p Opt">&lt;msgNumber&gt;[,&lt;msgNumber&gt;,…]
— Specifies messages to limit to the default count.</p>
</li>
</ul>
<p class="p">Examples:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1dedccdf-baf4-4d8d-a704-08d39f2d4725"><p class="p">Stop the
run when the total number of errors reaches the default count:</p>
<pre class="pre codeblock"><code>-msglimit error</code></pre></li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id06f64eb4-5d7d-4891-a594-8b7e9b8cb2b0"><p class="p">Stop the run
when the total number of warnings reaches the default count:</p>
<pre class="pre codeblock"><code>-msglimit warning</code></pre></li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3d03d21b-2cbd-4248-9288-583271222cd4"><p class="p">Specifically
limit messages 2374 and 2385 to the default count:</p>
<pre class="pre codeblock"><code>-msglimit 2374,2385</code></pre></li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7f9f7c1f-5be5-4a15-9eba-24e0cae8e33f"><p class="p">Limit all messages
to the default count, except messages 2374 and 2385:</p>
<pre class="pre codeblock"><code>-msglimit all,-2374,-2385</code></pre></li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida2fe59ae-1763-4ea4-a42b-5ed50abe9296"><p class="p">Limit only
messages 2374 and 2385 to the default count:</p>
<pre class="pre codeblock"><code>-msglimit none,+2374,+2385</code></pre></li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id125a0364-fe03-4c6d-8331-f08949be6b38">-msglimitcount &lt;limit_value&gt; -msglimit [all, | none,] &lt;msgNumber&gt;[, &lt;msgNumber&gt;...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Limits the reporting of listed messages to user-defined limit_value.
Overrides the MsgLimitCount variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MsgLimitCount', 'questa_sim_user'); return false;">MsgLimitCount</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf83a9af0-7be9-4d97-b21e-1f6362773c7b">-msglimitcount &lt;limit_value&gt; -msglimit [error|warning]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Stops the run when the total
number of reported errors/warnings reaches the user-defined limit_value.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ideae26c7b-5ce9-4632-908f-cec569af0a93">-msgmode both | tran | wlf</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the location(s) for the simulator to output elaboration
and runtime messages.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2c975411-c16a-450e-b8f6-953806dd4e6c"><p class="p Opt">both —
Outputs messages to both the transcript and the WLF file.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8bd01c22-86fe-407d-93dc-6bd8dfee5637"><p class="p Opt">tran — (default)
Outputs messages only to the transcript, therefore they are not
available in the Message Viewer <span class="ph">or the Results Analysis window</span>. </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4e80d0f8-78b1-4bbc-b3f0-92fa00723d63"><p class="p Opt">wlf — Outputs
messages only to the WLF file/Message Viewer <span class="ph">and Results Analysis windows</span>,
therefore they are not available in the transcript.</p>
</li>
</ul>
<p class="p">Refer to
"<a class="xref Link" href="../../questa_sim_gui_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Viewer Window', 'questa_sim_gui_ref'); return false;">Message Viewer Window</a>" in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddf760fe5-51e8-4dcd-9f17-196e86ef8aea">-msgsingleline</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Displays each message in a single
line.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida44c43f2-1b3b-4af9-a926-528ecc00b13e">-multisource_delay min | max | latest</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls the handling of multiple PORT or INTERCONNECT constructs
that terminate at the same port. By default, the Module Input Port
Delay (MIPD) is set to the max value encountered in the SDF file.
Alternatively, you can choose the min or latest of the values. If
you have a Verilog design and want to model multiple interconnect
paths independently, use the +multisource_int_delays argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5a299b0d-aa18-43b0-81dc-7b78da784a75">+multisource_int_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables multisource interconnect delay with pulse handling and transport
delay behavior. Works for both Verilog and VITAL cells. </p>
<p class="p">Use this
argument when you have interconnect data in your SDF file, and you
want the delay on each interconnect path modeled independently.
Pulse handling is configured using the +pulse_int_e and +pulse_int_r
arguments (described below).</p>
<p class="p">You cannot
use the +multisource_int_delays argument if you compiled using the
‑novital argument to vcom. The -novital argument instructs vcom
to implement VITAL functionality using VHDL code instead of accelerated
code, and multisource interconnect delays cannot be implemented
purely within VHDL.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6ca632c8-d06c-4593-bdbf-1df069c3a910">-mvchome &lt;path&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(required
for use of Questa Verification IPs, unless path is specified in <span class="ph filepath italic">modelsim.ini </span>file) Specifies
the location where the Questa Verification IPs are installed. Overrides
any path set with the MvcHome <span class="ph filepath italic">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MvcHome', 'questa_sim_user'); return false;">MvcHome</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaaa11f1a-7ebb-437f-bdb9-4b2d4887cfa7">-name &lt;name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the application name used by the interpreter for send
commands. This does not affect the title of the window.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd405fb4c-78d7-46b7-a189-9b84598e8fc8">-noassertdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables assertion pass reporting and debug options, such as assertion
thread viewing (ATV), HDL failed expression analysis, extended count
information, and causality traceback. You can also specify this
argument with the AssertionDebug variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AssertionDebug', 'questa_sim_user'); return false;">AssertionDebug</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0ecb8ff7-1355-4356-8211-f06286ff28b7">-noassume</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables simulation of PSL and SystemVerilog assume directives.
You can also specify this argument with the SimulateAssumeDirectives
variable in the <span class="ph filepath italic">modelsim.ini</span> file. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SimulateAssumeDirectives', 'questa_sim_user'); return false;">SimulateAssumeDirectives</a> and
“<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Processing Assume Directives', 'questa_sim_user'); return false;">Processing Assume Directives</a>”
for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id726664ec-7f8c-48e4-a9af-c8b485255f6d">-no_autoacc</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents vsim from automatically passing the +acc argument to vopt.
Specifying this argument to prevents vopt from opening any Verilog
PLI modules for accessibility. You can pass specific +acc options
to vopt by using the -voptargs argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5131fabe-f910-406c-91c0-53aef12b54d3">-noautofindloop</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables -autofindloop.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb551418d-4cd7-4727-afa7-92654505b8f1">-noautoldlibpath</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the default internal setting of LD_LIBRARY_PATH, enabling
you to set it yourself. Use this argument to make sure that LD_LIBRARY_PATH
is not set automatically while you are using the GUI. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id10c10721-6ea4-416a-8b30-ef59811532ff">-nocapacity</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the display of both coarse-grain and fine-grain analysis
of memory capacity. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9333866a-c07e-4e32-b1a0-d1ff48ce97fc">-nocompress</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes VSIM to create uncompressed checkpoint files. You can also
specify this argument with the CheckpointCompressMode variable in
the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CheckpointCompressMode', 'questa_sim_user'); return false;">CheckpointCompressMode</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbce579d6-cd48-460d-b5e8-e20fd6faa47b">-nocrossautobins[=[cond|uncond]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the automatic generation of cross bins for covergroups.
Cross bins are excluded from coverage computation and coverage reports.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9b405cdf-fb4e-491a-b610-906034327bc6"><p class="p Opt"><span class="ph FontProperty HeadingLabel">cond</span> —
When "cond" is specified, the auto cross bins are not generated
only if there are one or more coverable user defined cross bins. </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfe27ad92-8bc3-4380-9025-5aaef77903a9"><p class="p Opt"><span class="ph FontProperty HeadingLabel">uncond</span> —
When "uncond" is specified, the auto cross bins generation are always skipped. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd26d2f0b-6f13-463e-a202-859cb7183213">-noimmedassert</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls the simulation of immediate assertions (Verilog and VHDL).
By default, immediate assertions are simulated. Use the -noimmedassert
argument to disable simulation of immediate assertions. If you disable
simulation of immediate assertions, they do not show up in assertion
browser or reports. </p>
<p class="p">You can
also specify this argument with the SimulateImmedAsserts variable
in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SimulateImmedAsserts', 'questa_sim_user'); return false;">SimulateImmedAsserts</a> in the User’s
Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9aa83589-6f61-4151-a5e0-e51a0e86cc9e">-noimmedca</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes Verilog event ordering to occur without enforced prioritization—continuous
assignments and primitives are not run before other normal priority
processes scheduled in the same iteration. Use this argument to
prevent the default event ordering, where continuous assignments
and primitives are run with “immediate priority.” You can also set
even ordering with the ImmediateContinuousAssign variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ImmediateContinuousAssign', 'questa_sim_user'); return false;">ImmediateContinuousAssign</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5ed2d2d4-90c6-43df-9569-65305b407f74">-noltop</dt>
<dd class="dd ArgumentDescription"><p class="p">Stops creation of -Ltop libraries. Libraries
containing top design units that are not explicitly present in the
set of -L/-Lf arguments are implicitly promoted to searchable libraries,
and placed at the end of the library search order. They appear as
-Ltop in the output of the -libverbose argument unless you use the
-noltop argument. See the <a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3d1191c0-7780-4b81-87ed-58628c408d0d">-libverbose[=prlib]</a> option.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idadab1d75-bbda-4ef6-8c0e-1411abfba6a0">+no_notifier</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables the
toggling of the notifier register argument of all timing check system tasks.
By default, the notifier toggles when there is a timing check violation,
and the notifier usually causes a UDP to propagate an X. This argument
suppresses X propagation in both Verilog and VITAL for the entire
design.</p>
<p class="p">You can suppress
X propagation on individual instances using the <a class="xref fm:HeadingOnly" href="Command_TcheckSet_id1ca1f52f.html#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c__Command_TcheckSet_id1ca1f52f.xml#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c" title="Works in tandem with tcheck_status to report on and enable/disable individual timing checks. Modifies either a check's reporting or X-generation status, and reports the new setting in the Transcript window.">tcheck_set</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9ae6dc15-d90c-44ca-a87c-db6752a64f1f">-nopsl</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to
ignore any PSL temporal directives (assertions, covers, endpoints)
that were compiled with the design. Any HDL code present in the
PSL code remains active. (By default vsim automatically invokes
the PSL assertion engine at runtime if any assertions were compiled
with the design.)</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcaf45f98-9557-4293-ab2a-09daf1266664">+nospecify</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables specify path delays and timing checks in Verilog. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id64d5d109-6487-48fb-9599-85bb0aa73693">-nostdout</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Directs all output to the transcript only when in command line and
batch mode. Prevents duplication of I/O between the shell and the
transcript file. Has no affect on interactive GUI mode. Refer to
“<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Batch Mode Simulation', 'questa_sim_user'); return false;">Batch Mode Simulation</a>” in the User’s
Manual for information about batch mode usage.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id141d917f-1be3-4e99-89a3-80050df39166">-nosva</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to
ignore any SystemVerilog concurrent assertions that were compiled
with the design. By default, vsim automatically invokes the assertion
engine at runtime if any assertions were compiled with the design.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id24f44ec5-5330-4b9b-b7bb-de56c81cc374">+no_tchk_msg</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables error messages generated when timing checks are violated.
For Verilog, it disables messages issued by timing check system
tasks. For VITAL, it overrides the MsgOn arguments and generics. </p>
<p class="p">Notifier
registers are still toggled, and may result in the propagation of
Xs for timing check violations.</p>
<p class="p">You can disable
individual messages using the <a class="xref fm:HeadingOnly" href="Command_TcheckSet_id1ca1f52f.html#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c__Command_TcheckSet_id1ca1f52f.xml#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c" title="Works in tandem with tcheck_status to report on and enable/disable individual timing checks. Modifies either a check's reporting or X-generation status, and reports the new setting in the Transcript window.">tcheck_set</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaccee792-ed4c-4e9e-bcb6-4a83f9397f9a">-note &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "note."
Edit the note variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'note', 'questa_sim_user'); return false;">note</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5c887306-c845-40b6-8902-f57ce9d5aaa0">+notifier_ondetect</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes X output values generated by timing check notifier toggles
to be scheduled with zero delay. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idae8e29f1-66e4-42ff-a90f-1f4080dece5d">+notiftoggle01[+&lt;seed&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Uses the metastable UDP evaluation of enabled Verilog cells in simulation. Default
seed value is 0. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Approximating Metastability', 'questa_sim_user'); return false;">Approximating Metastability</a> in the User’s
Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd006d761-acb8-47a4-ac8c-a8ea5b705af8">+notimingchecks | +ntcnotchks</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Removes
Verilog timing checks and disables VITAL timing checks for all instances
in the specified design (This option sets the generic TimingChecksOn
to FALSE for all VHDL Vital models with the Vital_level0 or Vital_level1
attribute. Does not affect generics with the name TimingChecksOn
on non-VITAL models.) By default, Verilog timing check system tasks
($setup, $hold,…) in specify blocks are enabled. For VITAL, the ASIC
or FPGA vendor controls the timing check default, but most default
to enabled.</p>
<p class="p">If you are using the three-step flow, pass +notimingchecks to
vopt instead of vsim.</p>
<p class="p">Additionally,
+ntcnotchks maintains the delay net delays that negative timing
check limits make necessary. For this reason when using +ntcnotchks
it is necessary to SDF annotate all timing check values.</p>
<p class="p">You can use
the <a class="xref fm:HeadingOnly" href="Command_TcheckSet_id1ca1f52f.html#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c__Command_TcheckSet_id1ca1f52f.xml#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c" title="Works in tandem with tcheck_status to report on and enable/disable individual timing checks. Modifies either a check's reporting or X-generation status, and reports the new setting in the Transcript window.">tcheck_set</a> command
to disable individual checks.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf0dd94ec-7d6d-406a-8e83-63ff93366b4d">-notogglealias</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the storage of alias toggle nodes in the UCDB during the
coverage save from simulation. By default, coverage save stores
alias toggle nodes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3e111cb0-3588-4104-835e-bb28dfa7cf53">-notogglevhdlrecords</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
By default, VHDL records are automatically included in code coverage
metrics. The -notogglevhdlrecords argument disables the inclusion
of VHDL records, and overrides any setting made with the ToggleVHDLRecords <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleVHDLRecords', 'questa_sim_user'); return false;">ToggleVHDLRecords</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc1d08f30-0720-41a7-a1b0-8c1c7860b35b">-nowiremodelforce</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Restores the <a class="xref fm:HeadingOnly" href="Command_Force_idc73e0ed3.html#idc73e0ed3-9d4e-4d18-835c-9316f8eeaef7__Command_Force_idc73e0ed3.xml#idc73e0ed3-9d4e-4d18-835c-9316f8eeaef7" title="Enables you to apply stimulus interactively to VHDL signals, Verilog nets and registers, and SystemC boundary types.">force</a> command
to the previous usage model (prior to version 10.0b), where an input
port cannot be forced directly if it is mapped at a higher level
in VHDL and mixed models. Signals must be forced at the top of the
hierarchy connected to the input port.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id23982ffc-3e9b-4f2f-9d15-76d2ba083573">-optionset &lt;optionset_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Calls an optionset
as defined in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to “<a class="xref fm:HeadingOnly" href="Concept_Optionsets_id32287ea1.html#id32287ea1-a28a-4bb3-afe5-9c31c0495fdd__Concept_Optionsets_id32287ea1.xml#id32287ea1-a28a-4bb3-afe5-9c31c0495fdd" title="By defining and calling optionsets, you can easily use and combine common command line options.">Optionsets</a>” in the Reference
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3c3d2975-9f97-4774-b164-2938de6b66d5">-OVMdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables the creation of information for using the OVM-aware debugging windows
in the GUI. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'OVM-Aware Debug', 'questa_sim_user'); return false;">OVM-Aware Debug</a>” in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6129f41b-8bd7-4637-b470-a0cedd4eee73">+OVM_TESTNAME=&lt;testname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the testname to be used for OVM designs.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id49549afc-eab1-476a-adb8-971ea6b1e24b">-pa</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Performs the simulation in Power Aware mode. Refer to the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id71e0d3de-c9ac-4fb2-a7c2-7d02a0673a6c">-pa_allowtimezeroevent[=all]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables corruption, isolation,
or release of signals at time 0 for some or all events. Use the
-pa_disabletimezeroevent argument with or without the =all option:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7b838b32-2466-42dc-8b47-f99b0431e809"><p class="p Opt">With the
=all option — Enables corruption, isolation, or release of signals
at time 0 for all named events in Power Aware. Refer to “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Named Events in Power Aware', 'pa_user'); return false;">Named Events in Power Aware</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8cd0667d-6b43-4a2d-bf19-2fddeb2e1b8e"><p class="p Opt">Without
the =all option — Enables corruption, isolation, or release of signals
at time 0 for the following events: pa_corrupt_register, pa_iso_on,
and pa_iso_off. This functionality is on by default, but you can
disable it with the -pa_disabletimezeroevent argument.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7d13345-d03a-4784-b62d-38e275edd04d">-pa_debugdir &lt;directory&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
the location of post-simulation debug information for Power Aware
simulation. Refer to “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Simulation Debug', 'pa_user'); return false;">Power Aware Simulation Debug</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span> for
more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id13de3f04-e826-4a5f-adb2-98d2235a5395">-pa_disabletimezeroevent</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables corruption, isolation, or release of signals at time 0
for the following events: pa_corrupt_register, pa_iso_on, and pa_iso_off.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id89905130-648a-4039-839e-17609cba3132">-pa_excludedefaultps</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Excludes DEFAULT_NORMAL and DEFAULT_CORRUPT
power states in the coverage report.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd70860c2-d43e-4671-9ed7-431a4c6292f6">-pa_gls &lt;testbench_top&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables gate-level simulation for Power Aware, performed on the
top-of-design test bench (testbench_top). </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">This argument is deprecated.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7b3b4c0a-1115-4328-a54d-8f0f9ce8ab80">-pa_highlight</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables visual indication (highlighting) of power states of signals
viewed in the Wave window. A highlighted segment of a waveform indicates
an interval when the waveform was corrupted, isolated, or biased. </p>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">To enable highlighting in the Wave window,
you must also use -pa_enable=highlight to enable highlighting in
the vopt run.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id08bc60f1-bf54-40a4-a305-028069101f09">-pa_includeundefined</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Includes UNDEFINED power states
in the coverage report.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd02998bc-62bc-40b4-964c-303d8d3e59a3">-pa_lib &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the library location in which to store the Power Aware
information from the vopt run. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id00b1a47d-2ee2-401f-bf2a-a3d0a940d78a">-pa_loadimdb</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Loads the contents of the Power
Aware database that was dumped with the vopt ‑pa_dumpimdb command.
This database is loaded from either the current working directory or
from the library location you specified with the vopt ‑pa_lib command.
Loading this database for simulation makes the Power Aware information
model available for UPF query commands in the UPF file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb4465176-bf3a-4f09-a35a-27c5b786d85e">-pa_logfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Redirects the Power Aware messages
to &lt;filename&gt;. By default, these messages are displayed in the
transcript window.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id312d640a-d69d-428a-a797-b1d54f673f70">-pa_togglelimit=&lt;integer&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Discontinues reporting an error (8906) for each signal that toggles
more than the toggle limit (set by <var class="keyword varname">integer</var>) during
power off and issues note (8922) instead. The default value of <var class="keyword varname">integer</var> is
5. This argument affects your simulation only if you used ‑pa_checks=t
or -pa_checks=it with your vopt command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id10374692-3df6-4128-8eaf-8029dc253b6a">-pa_top &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><div class="note note"><span class="notetitle">Note:</span> <p class="p">You
do not need to use this vsim argument when you run the vopt ‑pa_defertop command,
though using them together is supported for backward compatibility. </p>
</div>
<p class="p">(optional)
Changes the hierarchical prefix to the DUT of a Power Aware analysis
at simulation, where <var class="keyword varname">pathname</var>is the full path
to the Verilog or VHDL design element under test. You can then use
this argument to change <span class="ph fmvar:ProductName">Questa SIM</span> Power
Aware simulation at runtime without having to rerun vopt on the
same DUT. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id17b0d4a5-86f4-4af7-92f4-0a8c44a9e6ad">-pduignore[=&lt;instpath&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Ignore Preoptimized
Design Unit (black-box). If you do not specify &lt;instpath&gt;, all
PDUs found in compiled libraries are ignored. Otherwise, the PDU
specified by &lt;instpath&gt; is ignored. You can specify this argument
multiple times using different values of &lt;instpath&gt;. Equivalent
to the deprecated -ignore_bbox argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9b9b7836-900e-4338-9c33-932f6cfdb76f">-pdupath[=&lt;lib_path&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies library path for a
preoptimized design unit (PDU) when the library is moved after top
level optimized design unit creation. If you do not specify &lt;lib_path&gt;,
the library path is the current working directory.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id204f75f5-5d64-4048-a886-18ea0fd7264d">-permissive </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Allows messages in the LRM group of error messages to be downgraded
to a warning. </p>
<p class="p">You can
produce a complete list of error messages by entering the following
command:</p>
<pre class="pre codeblock leveled"><code>verror -kind vsim -permissive</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idac9bb4ba-1f50-4991-a21c-f666b51171bc">-postsimdataflow</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Makes Dataflow window available for post simulation debug operations.
By default, the Dataflow window is not available for post-sim debug.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9056282f-facd-4fcb-a3af-5465154be513">-printforces</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prints a transcript message (vsim-16110) for QIS flows (vopt -access)
with the source, language, object name, time, and value for forces/releases
from all sources: SystemVerilog, VHDL, SystemC, TCL (do file and
VSIM prompt), VPI, FLI, UVM, and Signal Spy. The transcript message
displays the forces/releases information as a “Note” in the following
format: </p>
<pre class="pre codeblock"><code># ** Note: (vsim-16110) Time &lt;Time&gt; : &lt;SourceType&gt; &lt;FileName&gt;(&lt;FileLineNumber&gt;) &lt;force/release&gt; (&lt;Force Type&gt;) on &lt;SignalName&gt; &lt;Value&gt;</code></pre><p class="p">For example:</p>
<pre class="pre codeblock"><code><span class="ph FontProperty P9"># ** Note: (vsim-16110) Time 5 ns : verilog src/pdu/tb.sv(76) force on /top/bot/b 0101
# ** Note: (vsim-16110) Time 11 ns : fli force (deposit) on /top/vh1/bit_in 1
# ** Note: (vsim-16110) Time 11 ns : vpi release on /top/bot/b</span></code></pre><pre class="pre codeblock"><code><span class="ph FontProperty P9"># ** Note: (vsim-16110) Time 30 ns : tcl force (deposit) on /top/m/i 1
# ** Note: (vsim-16110) Time 50 ns : tcl force (freeze) on /top/m/b/io 1
# ** Note: (vsim-16110) Time 50 ns : tcl force (freeze) on /top/m/b/o 1</span></code></pre><pre class="pre codeblock"><code><span class="ph FontProperty P9"># ** Note: (vsim-16110) Time 50 ns : signal_force src/pdu_accessrw/tb.v(10) force (freeze) on /tb/top/clk 1
# ** Note: (vsim-16110) Time 50 ns : signal_force src/pdu_accessrw/tb.v(9) force (freeze) on /tb/top/clk 0
# ** Note: (vsim-16110) Time 60 ns : signal_force src/pdu_accessrw/tb.v(10) force (freeze) on /tb/top/clk 1
# ** Note: (vsim-16110) Time 60 ns : signal_force src/pdu_accessrw/tb.v(9) force (freeze) on /tb/top/clk 0</span></code></pre><pre class="pre codeblock"><code><span class="ph FontProperty P9"># ** Note: (vsim-16110) Time 90 ns : fli src/test01/tb.vhd force (deposit) on /tb/dut/sig1 0</span></code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id57150d9b-c030-4d05-81ff-8d42df40464e">-printsimstats[=[&lt;val&gt;][v]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prints the output of the <a class="xref fm:HeadingOnly" href="Command_Simstats_id6504b9c6.html#id6504b9c6-0196-48d9-90fe-3e794641faff__Command_Simstats_id6504b9c6.xml#id6504b9c6-0196-48d9-90fe-3e794641faff" title="Returns performance-related statistics about elaboration and simulation with the data for each statistic on a separate line.">simstats</a> command
to the transcript at the end of simulation, before exiting. &lt;val&gt;
is 0 - disables simstats, 1(default) - prints stats at the end of simulation,2
- prints out stats at the end of each run command and simulation.
v- prints out verbose statistics, including the checkout time. </p>
<p class="p">Each performance
statistic is printed with its related units on a separate line.
Edit the PrintSimStats variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set the simulation to print the simstats data by default. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'PrintSimStats', 'questa_sim_user'); return false;">PrintSimStats</a> in the User’s Manual.</p>
<p class="p">The command
vsim -printsimstats=v is equivalent to vsim -stats=perf+verbose.
The command vsim -printsimstats=2v is equivalent to vsim -stats=perf+verbose+eor.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id75c1858a-6164-45f5-8bf2-4dafcdd57061">-psloneattempt</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Force a single attempt to start at the beginning of simulation in
order to test PSL directives with top level "always/never" properties.
As per strict 1850-2005 PSL LRM, an always/never property can either
pass or fail. However, by default, QuestaSim reports multiple passes
and/or failures, corresponding to multiple attempts made while executing
a top level "always/never" property. With this argument, the directive
will either match (pass), fail, or vacuously-match (provided it
is not disabled/aborted). If the "always/never" property fails,
the directive is immediately considered a failure and the simulation
will not go further. If there is no failure (or disable/abort) until
end of simulation then a match (pass) is reported. You can turn
this feature on permanently with the PslOneAttempt variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'PslOneAttempt', 'questa_sim_user'); return false;">PslOneAttempt</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8588d85a-4a10-4fef-a268-1ed15d3637d3">-pslinfinitethreshold=&lt;integer&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the number of clock ticks that represent infinite clock
ticks. Affects only the PSL strong operators; eventually!, until!
and until_!. At the end of simulation, if an active strong-property
has not clocked this number of clock ticks, neither pass nor fail
(that is, vacuous match) is returned; else, respective fail/pass
is returned. The default value is '0' (zero), which effectively
does not check for clock tick condition. You can also turn on this feature
with the PslInfinityThreshold in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'PslInfinityThreshold', 'questa_sim_user'); return false;">PslInfinityThreshold</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6d2a98d3-ed71-4261-83c5-2e18f282f241">+pulse_int_e/&lt;percent&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls how pulses are propagated through interconnect delays,
where &lt;percent&gt; is a number between 0 and 100 that specifies
the error limit as a percentage of the interconnect delay. Used
in conjunction with +multisource_int_delays (see above). This option
works for both Verilog and VITAL cells, though the destination of
the interconnect must be a Verilog cell. The source may be VITAL
or Verilog.</p>
<p class="p">A pulse
greater than or equal to the error limit propagates to the output
in transport mode (transport mode allows multiple pending transitions
on an output). A pulse less than the error limit and greater than
or equal to the rejection limit (see +pulse_int_r/&lt;percent&gt; below)
propagates to the output as an X. If you do not specify the rejection
limit, it defaults to the error limit. For example, consider an
interconnect delay of 10 along with a +pulse_int_e/80 option. The
error limit is 80% of 10 and the rejection limit defaults to 80% of
10. This results in the propagation of pulses greater than or equal
to 8, while all other pulses are filtered.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67d7acd1-d27a-419f-98d6-b849093c4918">+pulse_int_r/&lt;percent&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls how pulses are propagated through interconnect delays,
where &lt;percent&gt; is a number between 0 and 100 that specifies
the rejection limit as a percentage of the interconnect delay. This
option works for both Verilog and VITAL cells, though the destination
of the interconnect must be a Verilog cell. The source can be VITAL
or Verilog.</p>
<p class="p">A pulse
less than the rejection limit is filtered. If you do not specify
the error limit with +pulse_int_e, it defaults to the rejection
limit. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddb9154a9-79bd-4706-8dd7-b50674a582ba">-quiet</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables 'Loading' messages during batch-mode simulation. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide0dc0d60-8bcf-4c2f-a70f-9942ee258fc9">+questa_mvc_core+wlf_disable &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables the creation of a WLF
file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id30465df9-ced7-47c2-897c-8445815fd15f">-qwavedb[=+&lt;option&gt;[+&lt;option&gt;+...]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Creates the waveform database file required to run Visualizer Debug Environment. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4c73ccb7-c330-4c4d-a729-17678ead7a91"><p class="p Opt">+&lt;option&gt;</p>
<p class="p">A selection of options controlling the information in the <span class="ph filepath">qwave.db</span> file. </p>
<p class="p">Refer to the “<span class="ph FontProperty ManualTitle">Mentor Visualizer Debug Environment Command Reference Manual</span>” for
a list of all available &lt;option&gt; values.</p>
<p class="p">Specify
arguments as a string without spaces. You can specify -qwavedb and <a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67d4c030-51d2-495a-9d5c-a61e1958205b">-load_elab &lt;filename&gt;</a> together
on the vsim command line to load a previously generated elaboration
file. </p>
</li>
</ul>
<div class="note note" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddc4ab508-6552-4e21-88aa-a2fb01cd7c8f"><span class="notetitle">Note:</span> <p class="p">Specifying
vsim -qwavedb disables WLF file generation and is incompatible with
all WLF arguments and commands.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida1b318a8-4145-4b0a-8a59-3138ad712fb4">-restore &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies that vsim is to restore a simulation saved with the <a class="xref fm:HeadingOnly" href="Command_Checkpoint_idda8de92c.html#idda8de92c-91f3-417a-9e45-fbcb60d7bd76__Command_Checkpoint_idda8de92c.xml#idda8de92c-91f3-417a-9e45-fbcb60d7bd76" title="Saves the state of your simulation as a checkpoint file that you can restore.">checkpoint</a> command.</p>
<p class="p">You must restore
vsim under the same environment in which you did the checkpoint, including
the same type of machine and OS, at least the same memory size,
and also the same vsim environment such as GUI vs. command line
mode.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf99e0a44-36ab-427b-9b46-419c7f73d231">-rngtrace[=&lt;filename&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables Random Number Generator
(RNG) trace reporting feature.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id74ba2a86-32a8-4823-aa23-3f398332a7b1"><p class="p Opt">&lt;filename&gt;
— Directs the RNG trace related output to the specified file.</p>
</li>
</ul>
<p class="p">If no filename is specified, the trace information is written
to the transcript.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id05556f10-084f-4b9f-99b6-c422e5b6f753">-rngtracebuffersize= &lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Sets the size of the output buffer
used in automatic filtering of RNG trace operations preceding a
reset of an RNG randstate. Setting a size less than 2 disables RNG trace
file buffering and filtering.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9800f7fd-7dd5-4596-839b-746a122a31ce">-rngtraceopt=[+|-]&lt;option_string&gt;[,[+|-]&lt;option_string&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies configuration options
for the RNG trace generated output.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc529923d-e31d-46ae-801c-7a51859dbd6b"><p class="p Opt">+
— Enables the <var class="keyword varname">option_string</var></p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb4c9e718-9400-4586-9b22-47c3efef3dbb"><p class="p Opt">-
— Disables the <var class="keyword varname">option_string</var></p>
</li>
</ul>
<p class="p">If you do not specify either a “+” or “-”, the command assumes
you are enabling the specified <var class="keyword varname">option_string</var>.</p>
<p class="p">Following are the valid values of <var class="keyword varname">option_string</var>.
By default, the options are disabled.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd96771ad-016d-4896-9046-39b8048ef589"><p class="p Opt">guiprocessnames
— Instructs RNG Trace feature to report process names the same as reported
elsewhere in the GUI. The GUI format may include address values
which may vary from run to run. By default, a more stable format
based on the initial seed value is used.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2e7e9116-9275-4bef-b906-ecd3bf4b3b91"><p class="p Opt">nosuppress
— Skips automatic filtering of the RNG operation preceding a reset
of the randstate.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id82ec45ab-ed0d-4ac0-a205-b32c0025e211"><p class="p Opt">showciid
— Displays the ciid of class instances.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id13b714a6-0da9-43fc-a914-a2394dde97bc"><p class="p Opt">shownonrandclass
— Reports 'class initialize' operations that have a 0 seed value.
By default RNG Trace does not report these operations.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> initializes
the RNG state of a non-random class instance using a 0 seed value.</p>
</div>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1de0db3c-510f-48df-a89c-3cbcdb797cff"><p class="p Opt">showsimtime
— Displays the simulation time.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida9693e86-bb48-4d10-9c3e-20b715d7418f"><p class="p Opt">showthreadinit
— Reports ‘thread initialize’ operations to the trace file. By default, RNG
Trace does not report ‘thread initialize’ operations.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4445b106-914c-4010-a4ec-41914227d4dc"><p class="p Opt">showtrivialset
— Reports ‘set_randstate’ operations where the old_rand_state and new_rand_state
are the same. By default, RNG Trace does not report ‘set_randstate’ under
these conditions.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id50d074f4-692c-4639-aba3-2aa14e0c08c6">-rngtraceclassfilter=&lt;class_filter_string&gt;[,&lt;class_filter_string&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Restricts the RNG trace generated
output for class instance changes to the class instances that match
one of the specified <var class="keyword varname">class_filter_string</var> strings.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">A <var class="keyword varname">class_filter_string</var> of <span class="ph FontProperty emphasis">TFoo</span> matches
the class types <span class="ph FontProperty emphasis">TFoo</span>, <span class="ph FontProperty emphasis">TFoo__1</span>, <span class="ph FontProperty emphasis">TFooBar</span>,
and so on. To match all types of a parameterized class <span class="ph FontProperty emphasis">TBar</span>,
specify a prefix, <span class="ph FontProperty emphasis">TBar__</span>.</p>
</div>
<p class="p">Allows POSIX-style regular expressions. (Not supported on Windows
platforms.)</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfabd686c-56c1-4a70-9ef2-e2ad76281434">-rngtracemax=&lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Limits the number of operations written
to the trace file (or transcript) to &lt;value&gt;. This can limit
the size of the trace files (when the first difference is expected
in the first &lt;value&gt; operations).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddf9a7214-2e64-49d8-999f-ff83b62edcc4">-rngtraceprocessfilter=&lt;scope_filter_string&gt;[,&lt;scope_filter_string&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Restricts the RNG trace generated
output for process and class instance changes to the processes that
match one of the specified scopes.</p>
<p class="p">Allows POSIX-style regular expressions. (Not supported on Windows
platforms.)</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id76f4c44d-02cc-4c14-bb2c-7d807bd1aef8">-rngtraceskip=&lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Skips writing the first &lt;value&gt; of RNG
operations to the trace file. This can be useful in the comparison
of RNG trace files where no differences are expected in the first
&lt;value&gt; operations.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1eda009d-f37c-420f-b0dd-b7760cf7f9f9">-runinit </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Initializes non-trivial static SystemVerilog variables, for example
expressions involving other variables and function calls, before
displaying the simulation prompt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4c40c5eb-9d84-4c18-9d7b-2bc76efe9288">+sdf_iopath_to_prim_ok</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents vsim from issuing an error when it cannot locate specify
path delays to annotate. If you specify this argument, IOPATH statements
are annotated to the primitive driving the destination port when
a corresponding specify path is not found. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SDF to Verilog Construct Matching', 'questa_sim_user'); return false;">SDF to Verilog Construct Matching</a>” in
the User’s Manual for additional information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id727fd4b4-16c2-4e00-9b43-3b1ad039fc5a">-sdfallowvlogescapeport</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables SystemVerilg language extension
related to SDF annotation. Matches port name in RTL (“\&lt;portname&gt;[0]”)
with either of the following in SDF file:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddf573662-7777-411a-8dca-d502c4ab5110"><p class="p">non-escaped
port name (“&lt;portname&gt;[0]”)</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6ec8ded8-46fd-4718-869d-99d27db23da1"><p class="p">escaped port
name (“\&lt;portname&gt;[0]”)</p>
</li>
</ul>
<p class="p">Allows for matching bit-blasted scalar port names in RTL with
normal non-escaped port names in SDF.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7e7a0625-7c53-4a2f-9c27-7d31057a0cc1">-sdfannotatepercentage</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Produces a report in the transcript
containing annotation percentage for path delays and timing checks
defined in specify blocks.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id120fee1b-db60-4c64-aad1-28b7e7c96708">-sdfmin | -sdftyp | -sdfmax[@&lt;delayScale&gt;] [&lt;instance&gt;=]&lt;sdf_filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Annotates VITAL or Verilog cells in the specified SDF file (a Standard
Delay Format file) with minimum, typical, or maximum timing. Can
also specify instances under VHDL generates as the SDF back-annotation
point.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id82c6ef51-1d56-4588-b832-6815140b5a30"><p class="p Opt">@&lt;delayScale&gt;
— Scales all values by the specified value. For example, if you
specify ‑sdfmax@1.5, all maximum values in the SDF file are scaled
to 150% of their original value.</p>
<p class="p">Do not
use this option if you scaled the SDF file while using the <a class="xref fm:HeadingOnly" href="Command_Sdfcom_id5dd46946.html#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d__Command_Sdfcom_id5dd46946.xml#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d" title="Compiles the specified SDF file.">sdfcom</a> command.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0413886e-46d4-47f0-822d-403c795b3dd7"><p class="p Opt">&lt;instance&gt;=
— A specific instance for the associated SDF file. Use this when
not performing backannotation at the top level.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id31f97eb8-e37b-4cf5-92b7-06532c9fbc35"><p class="p Opt">&lt;sdf_filename&gt;
— The file containing the SDF information.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id151d98ed-c0d8-4ea3-9a33-74da6de41acf">-sdfminr | -sdftypr | -sdfmaxr[@&lt;delayScale&gt;] [&lt;instance&gt;=]&lt;sdf_filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies when an instance, optimized with an associated default
SDF file, is to be re-annotated with minimum, typical, or maximum
timing from the newly specified SDF file. Note that the “r” in the
argument name stands for “replace”.</p>
<p class="p">When you use these arguments to specify a replacement SDF file,
you can change the following information only from the initial SDF
file used during a previous optimization:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id41bb3131-a2e5-438e-8e92-e04f82ff0ada"><p class="p">SDF IO
path delay values</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc4ffef50-bd80-439d-8a7b-83d13f0469b1"><p class="p">SDF Port delay
values</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5d71d928-e60b-44d5-a5c8-97d9e9cc94d7"><p class="p">SDF Device
delay values</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id47e4f597-8b27-4bb9-842e-7d6d15265e97"><p class="p">SDF interconnect
delay values</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id62daa6fc-99f3-4b93-9328-779748806b89"><p class="p">SDF timing
check limit values</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7615dd3-5712-42a4-a7d4-cc0b688142b4"><p class="p">The SDF min/typ/max
selection </p>
</li>
</ul>
<p class="p">You cannot add or delete any statements between SDF versions.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The simulator
assumes that the instance/timing object hierarchy in the new SDF
file is compatible with the SDF file specified with the previous
optimization.</p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id041f4de6-b463-4769-88f4-45778ab2daf5"><p class="p Opt">@&lt;delayScale&gt;
— Scales all values by the specified value. For example, if you
specify ‑sdfmax@1.5, all maximum values in the SDF file are scaled
to 150% of their original value.</p>
<p class="p">Do not
use this option if you scaled the SDF file while using the <a class="xref fm:HeadingOnly" href="Command_Sdfcom_id5dd46946.html#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d__Command_Sdfcom_id5dd46946.xml#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d" title="Compiles the specified SDF file.">sdfcom</a> command.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc54a024f-65ed-4a4e-9975-a268998b627a"><p class="p Opt">&lt;instance&gt;=
— A specific instance for the associated SDF file. Use this when
not performing back-annotation at the top level.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id27410ea6-e4db-4f98-9a7b-aea1c625c0bb"><p class="p Opt">&lt;sdf_filename&gt;
— The file containing the SDF information.</p>
</li>
</ul>
<p class="p">The following
is a simple usage flow:</p>
<p class="p">Assume that the
module top contains three instances (u1, u2, and u3) of a design
unit named pduMod.</p>
<pre class="pre codeblock leveled"><code>vlib work
vlog pduMod.v</code></pre><p class="p">Optimize pduMod
and annotate with a generic SDF file<span class="ph filepath italic">sdf1</span>. </p>
<pre class="pre codeblock leveled"><code>vopt -pdu pduMod -o pduMod_opt -sdfmin pduMod=sdf1
vlog top.v</code></pre><p class="p">At simulation,
use the default SDF file <span class="ph filepath italic">sdf1</span> for
the design unit instance of u1, but override the SDF for u2 and
u3.</p>
<pre class="pre codeblock leveled"><code>vsim top +sdf_verbose -sdftypr /top/u2=sdf2 -sdfmaxr /top/u3=sdf3
run -all</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id16ae1b85-9081-495a-8ac2-ea8828bed8bc">-sdfmaxerrors &lt;n&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Controls
the number of Verilog SDF missing instance messages to generate before
terminating vsim. &lt;n&gt; is the maximum number of missing instance
error messages. The default number is 5.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id481462d7-d78b-4c5f-8e77-caa9bd49abd7">-sdfnoerror</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Changes SDF errors to
warnings so that the simulation can continue. Errors issued by the
SDF annotator while loading the design prevent the simulation from continuing,
whereas warnings do not.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id737bd6f0-78e6-451e-9c3d-e7741dc31b49">-sdfnowarn</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables warnings from
the SDF reader. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'VHDL Simulation', 'questa_sim_user'); return false;">VHDL Simulation</a>” in the User’s Manual
for an additional discussion of SDF.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5cb1c2eb-af9a-4b95-ac90-1bd007bb69ba">-sdfreport=&lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Produces a report at the location of &lt;filename&gt; containing information
about unannotated and partially-annotated specify path objects,
specifically path delays and timing checks. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Reporting Unannotated Specify Path Objects', 'questa_sim_user'); return false;">Reporting Unannotated Specify Path Objects</a>”
in the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide118d79a-2c08-472f-a5e3-1bfaeaa54047">+sdf_report_unannotated_insts</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables error messages for any un-annotated Verilog instances with
specify blocks or VHDL instances, with VITAL timing generics that
are under regions of SDF annotation.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idea4866ff-abbc-46fb-87d2-b079c917e03a">+sdf_verbose</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns on the verbose mode during SDF annotation. The Transcript
window provides detailed warnings and summaries of the current annotation,
as well as information including the module name, source file name,
and line number. When you also specify the <a class="xref fm:HeadingOnly" href="#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5a299b0d-aa18-43b0-81dc-7b78da784a75">+multisource_int_delays</a> argument, the
+sdf_verbose argument adds more detail to the output of the <a class="xref fm:HeadingOnly" href="Command_WriteTiming_id0829f1c5.html#id0829f1c5-afd6-4a91-8878-b04908b3d208__Command_WriteTiming_id0829f1c5.xml#id0829f1c5-afd6-4a91-8878-b04908b3d208" title="Displays path delays and timing check limits, unadjusted for delay net delays, for the specified instance.">write timing</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcaa3e2f6-bf1d-4b20-bc1d-68c2eec31783">-stackcheck</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables runtime stack
usage sanity checking. This argument enables vsim to add additional
instrumentation at runtime to monitor the system stack usage. If
the usage exceeds the reserved stack limit, vsim will report a fatal
error. An uncaught stack overflow can lead to a random downstream
crash.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb526a940-722c-490e-a8db-96bb3bc2efe4">-stats [=[+ | -]&lt;feature&gt;[,[+ | -]&lt;mode&gt;] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls display of statistics sent to a logfile, stdout, or the
transcript. Specifying -stats without options sets the default features
(cmd, msg, and time). </p>
<p class="p">When using
the Two-Step Flow, the statistics results from the vopt subprocess
are automatically integrated into the vsim stats report. You can
obtain detailed -stats output by passing the -stats=* option to
-voptargs="" along with the -vopt_verbose argument to vsim. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Two-Step Flow', 'questa_sim_user'); return false;">Two-Step Flow</a> in the User’s Manual.</p>
<p class="p">Specify
multiple features and modes for each instance of -stats as a comma-separated
list. You can specify ‑stats multiple times on the command line,
but only the final instance takes effect. </p>
<p class="p">You can
specify -printsimstats and -stats on the same command line, however
-stats always overrides -printsimstats, regardless of the order
in which you specify the options. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1b4a693f-a4ba-41b7-a69f-7759be6b9a46"><p class="p Opt">[+ | -]
— Controls activation of the feature or mode. The plus character
( + ) enables the feature, and the minus character ( - ) disables
the feature. You can also enable a feature or mode by specifying
it without the plus (+) character. Setting this argument adds or
subtracts features and modes from the default settings "cmd,msg,time".</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id50603c88-2cbb-4102-9a2a-4e0190cca92d"><p class="p Opt"><var class="keyword varname">feature</var></p>
<p class="p">all —
Display all statistics features (cmd, msg, perf, time). Mutually
exclusive with none option. When specified in a string with other
options, all is applied first.</p>
<p class="p">cmd —
(default) Echo the command line.</p>
<p class="p">msg —
(default) Display error and warning summary at the end of command execution.</p>
<p class="p">none
— Disable all statistics features. Mutually exclusive with all option.
When specified in a string with other options, none is applied first.</p>
<p class="p">perf
— Display time and memory performance statistics.</p>
<p class="p">time
— (default) Display Start, End, and Elapsed times. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use -stats=perf+verbose to display information about the
operating system and host machine.</p>
</div>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb28da928-ffb8-4ef8-9796-47a9cf3c6fcf"><p class="p Opt"><var class="keyword varname">mode</var></p>
<p class="p">You can set modes for a specific feature, or globally for all
features. To add or subtract a mode for a specific feature, use
the plus (+) or minus (-) character with the feature, for example,
vcover dump -stats=cmd+verbose,perf+list. To add or subtract a mode
globally for all features, specify the modes in a comma-separated
list, for example, vcover dump -stats=time,perf,list,-verbose. You
cannot specify global and feature specific modes together. </p>
<p class="p">eor — Print performance statistics at the end of each run command.
Valid for use only with perf feature (-stats=perf+eor); it is invalid
with other features.</p>
<p class="p">kb — Print statistics in kilobyte units with no auto-scaling.</p>
<p class="p">list — Display statistics in a Tcl list format when available.</p>
<p class="p">verbose — Display verbose statistics information when available.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">By default,
vsim prints the command line with the '-f filename' option. Prior
to 10.3c, behavior was to print the command line with expanded arguments
from '-f filename'. To enable the previous behavior, specify -stats=cmd+verbose. </p>
</div>
</li>
</ul>
<p class="p">Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Tool Statistics Messages', 'questa_sim_user'); return false;">Tool Statistics Messages</a> in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id32fb52f8-ce58-4a04-aef6-a5dc154bc4d2">-suppress {&lt;msgNumber&gt; | &lt;msgGroup&gt;} [,[&lt;msg_number&gt; | &lt;msgGroup&gt;] ,...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the specified message(s) from displaying. You cannot suppress
Fatal or Internal messages. Edit the suppress variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'suppress', 'questa_sim_user'); return false;">suppress</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7fbd5146-518b-4649-a6df-3a98a8e4c670"><p class="p Opt">&lt;msgNumber&gt;</p>
<p class="p">A specific message number</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id81ecd42f-5e0f-4ec2-bd38-6dc9b659639e"><p class="p Opt">&lt;msgGroup&gt;</p>
<p class="p">A value identifying a predefined group of messages, based on
area of functionality. These groups suppress only notes or warnings.
The valid arguments are:</p>
<p class="p">All, GroupNote, GroupWarning, GroupFLI, GroupPLI, GroupSDF, GroupVCD, GroupVital,
GroupWLF, GroupTCHK, GroupPA, GroupLRM</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id45f00f46-c411-4511-bab8-a717bbf5e374">-sync</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Executes all X server commands synchronously, so that errors are
reported immediately. Does not apply to Windows platforms.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcf5f9703-5f4e-4471-9e53-0f3eea419c05">-syncio | -nosyncio</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls buffering of text output to console and logfile. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1dbd4768-afc3-4b8c-bb10-e5b38bdf5bbd"><p class="p Opt">-syncio
— (default) I/O is synchronous with simulation activity, always
up-to-date.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id17f80342-92d3-41b7-989f-faee61276a75"><p class="p Opt">-nosyncio
— Disables I/O synchronization. This enables vsim to run faster
by buffering (delaying) output.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd4c69815-88e3-4d28-a2a2-5a9c9bafef01">-t [&lt;multiplier&gt;]&lt;time_unit&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the simulator time resolution. &lt;time_unit&gt; must be
one of the following: </p>
<pre class="pre codeblock leveled"><code>fs, ps, ns, us, ms, sec</code></pre><p class="p">The default
is 1ns; the optional &lt;multiplier&gt; can be 1, 10 or 100. </p>
<p class="p">Do not put
a space between the multiplier and the unit (for example, 10fs,
not 10 fs). </p>
<p class="p">If you omit
the -t argument, the default simulator time resolution depends on
design type: </p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida1cd079e-d29b-400e-8e81-fae6dff167c4"><p class="p">VHDL design
— Uses the value specified for the Resolution variable in modelsim.ini. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6ff370b1-bc61-460c-9a3d-aa1855a55378"><p class="p">Verilog
design with ‘timescale directives — Uses the minimum specified time precision
of all directives. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb0ca4ddf-e8f7-4464-a810-98b3c3392b35"><p class="p">Verilog
design with no ‘timescale directives — Uses the value specified
for the Resolution variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Variables99Resolution', 'questa_sim_user'); return false;">Resolution</a> in the User’s Manual. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6891539e-c917-4f87-9fef-ee3fd59517d5"><p class="p">Mixed
design with VHDL on top — Uses the value specified for the Resolution variable
in the <span class="ph filepath italic">modelsim.ini</span> file. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id32f86a5c-65a2-4fb7-a198-0366a7c70f39"><p class="p">Mixed
design with Verilog on top:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idea68c004-878a-4d6a-9863-5169dcdf172a"><p class="p">For Verilog
modules not under a VHDL instance — Uses the minimum value specified
for their ‘timescale directives. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9fdf1134-bebe-4182-94aa-33122f3dbc23"><p class="p">For Verilog
modules under a VHDL instance — Ignores all ‘timescale directives (uses
the minimum value for ‘timescale directives in all modules not under
a VHDL instance). </p>
</li>
</ul>
<p class="p">If there are no ‘timescale directives in the design, uses the
value specified for the Resolution variable in modelsim.ini. </p>
</li>
</ul>
<p class="p">For
SystemC designs, refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulation of SystemC Designs', 'questa_sim_user'); return false;">Simulation of SystemC Designs</a>”
in the User’s Manual for more information.</p>
<p class="p">For
mixed-language designs with SystemC, refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulator Resolution Limit', 'questa_sim_user'); return false;">Simulator Resolution Limit,</a>”
in the User’s Manual for more information.</p>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">After
you have started a simulation, you can view the current simulator
resolution by entering <a class="xref fm:HeadingOnly" href="Command_Report_id3b64237e.html#id3b64237e-7b0e-4034-ab76-f5a0459b01ae__Command_Report_id3b64237e.xml#id3b64237e-7b0e-4034-ab76-f5a0459b01ae" title="Displays information relevant to the current simulation.">report</a> simulator
state. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id62f2e5c4-6224-439c-ac90-ec34d05f91f8">-tab &lt;tabfile&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the location of a Synopsys VCS “tab” file (.tab), which
the simulator uses to automate the registration of PLI functions
in the design. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4e463d7b-4963-47d6-8b1d-685f743f3622"><p class="p Opt">&lt;tabfile&gt;
— The location of a <span class="ph filepath italic">.tab</span> file
contains information about PLI functions. The tool expects the <span class="ph filepath italic">.tab</span> file
to be based on Synopsys VCS version 7.2 syntax. Because the format
for this file is non-standard, changes to the format are outside
of the control of Mentor Graphics.</p>
</li>
</ul>
<p class="p">If you specify
the location of a <span class="ph filepath italic">.tab</span> file,
you do not need to use the -no_autoacc argument to prevent vopt
from opening PLI modules for accessibility.</p>
<p class="p">If you are
using the Two-step optimization flow, the tool passes this information automatically
to vopt, which uses the file to improve accessibility rules.</p>
<p class="p">If you are
using the Three-step optimization flow, you must specify this argument
on both the vopt and vsim command lines.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id749b157f-f8e3-4704-952e-ae31412aaa16">-tag &lt;string&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a string tag to append to foreign trace filenames. Used
with the ‑trace_foreign &lt;int&gt; option. Used when running multiple
traces in the same directory.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id802a1349-a812-4ccc-829b-ccbec63e01c1">-tbxhvllint</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional.
For use with Veloce emulator and TestBench-Xpress (TBX) verification accelerator)
Enables TBX to identify delays that are encountered at runtime.
Refer to the <span class="ph FontProperty ManualTitle">TBX User’s Guide</span> for
more detailed usage information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4a2f8ed6-ec02-44b9-8e92-db1a15fecfe2">-title &lt;title&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the title
to appear for the <span class="ph fmvar:ProductName">Questa SIM</span> Main
window. If you omit this argument, the window title is the current <span class="ph fmvar:ProductName">Questa SIM</span> version. Useful
when running multiple simultaneous simulations. Text strings with
spaces must be in quotes (for example, "my title").</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcb5cf0d0-39a9-49d4-aee4-82fc47963e82">-togglecountlimit &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the global toggle coverage count limit for toggle nodes
in an entire simulation. Overrides the global value set by the ToggleCountLimit <span class="ph FontProperty emphasis">modelsim.ini</span> variable (refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleCountLimit', 'questa_sim_user'); return false;">ToggleCountLimit</a> in the User’s
Manual). Provides default limit values for any design units not
compiled with either <a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__Command_Vlog_id6ce6948b.xml#id6ce6948b-9797-4c41-a3f7-83f74066bca3" title="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib).">vlog</a> ‑togglecountlimit
or <a class="xref fm:HeadingOnly" href="Command_Vcom_idfaefa4ca.html#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77__Command_Vcom_idfaefa4ca.xml#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77" title="Compiles VHDL source code into a specified working library (or to the work library by default).">vcom</a> –togglecountlimit. After
reaching the limit, the simulator ignores further activity on the
node for toggle coverage. All possible transition edges must reach
this count for the limit to take effect. For example, if you are
collecting toggle data on 0-&gt;1 and 1-&gt;0 transitions, both transition counts
must reach the limit. If you are collecting "full" data on 6 edge
transitions, all 6 must reach the limit. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Any design units compiled with vlog ‑togglecountlimit or
vcom –togglecountlimit use those values during simulation unless
you use the <a class="xref fm:HeadingOnly" href="Command_ToggleAdd_id6d760675.html#id6d760675-2635-4ddf-818d-0118e2534bf0__Command_ToggleAdd_id6d760675.xml#id6d760675-2635-4ddf-818d-0118e2534bf0" title="Enables collection of toggle statistics for the specified nodes.">toggle add</a> –countlimit
command to override the values.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id39974dae-8a8f-4360-a672-c5bbe3c232b3">-togglewidthlimit &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the maximum width of signals, &lt;int&gt;, that are automatically
added to toggle coverage with the -cover t argument for vcom or
vlog. Overrides the global value set by the ToggleWidthLimit <span class="ph FontProperty emphasis">modelsim.ini </span>variable
(refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleWidthLimit', 'questa_sim_user'); return false;">ToggleWidthLimit</a> in the User’s
Manual). Provides default limit values for any design units not
compiled with vlog –togglewidthlimit or vcom –togglewidthlimit. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idad8097a8-a695-4100-96dc-0b7fc235f4d9">-trace_foreign &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Creates two kinds of foreign interface traces: a log of what functions
were called, with the value of the arguments, and the results returned;
and a set of C-language files to replay the actions of the foreign
interface side. </p>
<p class="p">The purpose
of the logfile is to aid the debugging of your PLI/VPI code. The
primary purpose of the replay facility is to send the replay file
to MTI support for debugging co-simulation problems, or debugging
problems for which it is impractical to send the PLI/VPI code. </p>
<p class="p">This also
applies to FLI. See the <span class="ph fmvar:ProductName">Questa SIM</span><span class="ph FontProperty ManualTitle"> FLI Reference</span> for
more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id639dd07e-951f-41f4-a8aa-3773bbe0a19a">-ucdbteststatusmsgfilter &lt;TCL_subtext&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a regular expression which — if matched when compared
against all messages of severity level Failure/Fatal, or Error —
prevents the status of that message from being propagated to the
UCDB TESTSTATUS. &lt;TCL_subtext&gt; is a TCL style regular expression.
If subtext contains spaces, you must surround the text in quotes.
You can use a file variable to set the command for multiple simulations.
Valid for use with both VHDL and Verilog designs. If you have VHDL
assertions that use “failure” to stop the simulation, you can use
this command to keep them from being the worst severity in the simulation.
For further information on the application of this argument, see
the <span class="ph FontProperty ManualTitle">Verification Management User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id105c5e1e-251a-4d27-9f76-173bec6ebff9">‑undefsyms={&lt;args&gt;}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Manages the undefined symbols in the shared libraries currently
being loaded into the simulator. You can also manage undefined symbols
with the UndefSyms <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'UndefSyms', 'questa_sim_user'); return false;">UndefSyms</a> in the User’s Manual.</p>
<p class="p">{&lt;args&gt;}</p>
<p class="p">You must
specify at least one argument.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6e688ed1-8603-4111-be1f-9e2c1ff61be4"><p class="p Opt">on — (default)
Enables automatic generation of stub definitions for undefined symbols, and
permits loading of the shared libraries despite the undefined symbols.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4285abea-5e13-4a6d-bfed-1920476203f7"><p class="p Opt">off — Disables
loading of undefined symbols. Undefined symbols trigger an immediate shared
library loading failure.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide389f794-e2c7-48d6-9855-953a9e61e64e"><p class="p Opt">verbose
— Permits loading to the shared libraries, despite the undefined
symbols, and reports the undefined symbols for each shared library.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc36ccde5-74c4-4ef3-a5fb-3bb3892943a6">-usenonstdcoveragesavesysf </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Replaces implementation of the built-in, IEEE 1800 compliant system
function with the non-standard variant, and thus affects all calls
to $coverage_save(). The action of this argument is global. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc0ce2236-1f3f-4755-bcce-4976f088814a">-uvmcontrol={&lt;args&gt;}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls UVM-Aware debug features. These features work with either
a standard Accelera-released open source toolkit or the pre-compiled
UVM library package in <span class="ph fmvar:ProductName">Questa SIM</span>.</p>
<p class="p">{&lt;args&gt;}</p>
<p class="p">You must
specify at least one argument. You can enable or disable some arguments
by prefixing the argument with a dash (-). Refer to the argument
descriptions for more information.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id966beebf-c8a0-4e76-8119-ef6d572741a9"><p class="p Opt">all — Enables
all UVM-Aware functionality and debug options except disable and verbose.
You must specify verbose separately. </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd83e430e-914e-4f17-abef-1551a1f32003"><p class="p Opt">certe —
Enables the integration of the elaborated design in the Certe tool.
Disables Certe features when specified as -certe.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id58c31b76-6f24-4082-afff-a70e34364ad4"><p class="p Opt">disable
— Prevents the UVM-Aware debug package from being loaded. Changes
the results of randomized values in the simulator.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5ccfbd68-840b-4d64-9750-b0939d9fc762"><p class="p Opt">msglog
— Enables messages logged in UVM to be integrated into the Message
Viewer. You must also enable wlf message logging by specifying tran
or wlf with vsim ‑msgmode. Disables message logging when specified
as -msglog</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3c935841-35a9-4bd8-bea4-b46344084b6e"><p class="p Opt">none —
Turns off all UVM-Aware debug features. Useful when multiple -uvmcontrol options
are specified in a separate script, makefile or alias and you want
to be sure all UVM debug features are turned off.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida7c47d75-c035-405a-9c13-d4e692a4f552"><p class="p Opt">reseed
— Disables behavior of UVM simulation, where if you reseed the simulation,
the random sequences generated by UVM will change.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida53fa355-9915-4241-a7f2-91accbff48b0"><p class="p Opt">struct
— (default) Enables UVM component instances to appear in the Structure window.
UVM instances appear under “uvm_root” in the Structure window. Disables Structure
window support when specified as -struct.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id874d3042-cf51-4fdc-8c72-9a67da1a4b47"><p class="p Opt">trlog —
Enables or disables UVM transaction logging. Logs UVM transactions
for viewing in the Wave window. Disables transaction logging when
specified as -trlog.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8bf5b77f-4066-4abb-8e8d-e70e22b93f3f"><p class="p Opt">verbose
— Sends UVM debug package information to the transcript. Does not
affect functionality. Must be specified separately. </p>
</li>
</ul>
<p class="p">You can
specify arguments as multiple instances of -uvmcontrol. Specify
multiple arguments as a comma-separated list, without spaces. For
example, </p>
<pre class="pre codeblock leveled"><code>vsim -uvmcontrol=all,-trlog </code></pre><p class="p">enables
all UVM features except UVM transaction logging. Where arguments
are in conflict, the final argument overrides earlier arguments
and a warning is issued. </p>
<p class="p">You can
also control UVM-Aware debugging with the UVMControl modelsim.ini
variable. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'UVMControl', 'questa_sim_user'); return false;">UVMControl</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id486a9038-7f77-43fc-9442-c13337c6218d">+UVM_TESTNAME=&lt;testname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Defines the +UVM_TESTNAME test name to be used for UVM designs.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id881f9534-51c5-433d-8580-0e42b5f3cce5">-vcdstim [&lt;instance&gt;=]&lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a VCD file from which to re-simulate the design.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">You must have an existing VCD file to use this command.
To create aVCD file, you must first execute the +dumpports+nocollapse
or +dumpports+collapse options in a <span class="ph fmvar:ProductName">Questa SIM</span> simulation,
then execute the <a class="xref fm:HeadingOnly" href="Command_VcdDumpports_idb98097b4.html#idb98097b4-f6a6-46e5-98bf-e3ab23199d4a__Command_VcdDumpports_idb98097b4.xml#idb98097b4-f6a6-46e5-98bf-e3ab23199d4a" title="Creates a VCD file that includes port driver data.">vcd dumpports</a> command.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Using Extended VCD as Stimulus', 'questa_sim_user'); return false;">Using Extended VCD as Stimulus</a>” in the
User’s Manual for more information.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id881f9534-51c5-433d-8580-0e42b5f3ccg7">-verboseprofile</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables enhanced kernel routines that simulate with additional data
to improve performance profiler data collection.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id91993811-909a-4576-a299-6704a657a141">-version</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Returns the version of the simulator as used by the licensing tools.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf8628249-05cf-41c2-baf2-a8165a94ef34">-view [&lt;alias_name&gt;=]&lt;WLF_filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a wave log format (WLF) file for vsim to read. Enables
you to use vsim to view the results from an open simulation (<span class="ph filepath italic">vsim.wlf</span>)
or an earlier saved simulation. You can open the Structure, Objects,
Wave, and List windows to look at the results stored in the WLF
file (other <span class="ph fmvar:ProductName">Questa SIM</span> windows
do not show any information when you are viewing a dataset). </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6cdf8b31-c54d-4b7f-a2a4-ae3e186be520"><p class="p Opt">&lt;alias_name&gt;
— Specifies an alias for &lt;WLF_file_name&gt; where the default is
to use the prefix of the WLF_filename. Allows wildcard characters.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0a6f70fd-aa30-454c-afa0-2c43fd23ff70"><p class="p Opt">&lt;WLF_file_name&gt;
— Specifies the pathname of a saved WLF file. </p>
</li>
</ul>
<p class="p">See additional
discussion in the Examples.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbbb9ebbd-54ba-4775-85f8-1463280270cf">-viewcov [&lt;dataset_name&gt;=]&lt;UCDB_filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(required
for Coverage View mode) Invokes vsim in the Coverage View mode to
display UCDB data. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0fd8f2bf-0a2a-4c91-9d2c-e0ebc6f3fc8a">-visual &lt;visual&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the visual to use for the window. Does not apply to Windows
platforms.</p>
<p class="p">Where &lt;visual&gt;
can be:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0a7bcf27-9746-4fe8-8ff8-d55dff946f8b"><p class="p Opt">&lt;class&gt;
&lt;depth&gt; — One of the following:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idda58912a-395e-42fe-bb40-11cb55964638"><p class="p Opt">{directcolor
| grayscale | greyscale | pseudocolor | staticcolor | staticgray
| staticgrey | truecolor}</p>
</li>
</ul>
<p class="p">followed
by:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc8dc1a67-a86b-48a2-8968-3ce47edb707e"><p class="p Opt">&lt;depth&gt;
— Specifies the number of bits per pixel for the visual.</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id391e4908-dd2a-4c1b-9987-9f7984e6525e"><p class="p Opt">default
— Instructs the tool to use the default visual for the screen</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id912e3623-5987-42b6-a5cc-21c229194f51"><p class="p Opt">&lt;number&gt;
— Specifies a visual X identifier.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id544945db-17fd-4024-a44c-fdf40f115180"><p class="p Opt">best &lt;depth&gt;
— Instructs the tool to choose the best possible visual for the
specified &lt;depth&gt;, where:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf773d85f-911c-4542-a14f-cc7f80ba09da"><p class="p Opt">&lt;depth&gt;
— Specifies the number of bits per pixel for the visual.</p>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7c1b193f-09ed-40cd-b53b-e0bf28e809b5">+vlog_retain_on | +vlog_retain_off</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables or disables SDF RETAIN delay processing. +vlog_retain_on
is the default behavior. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Retain Delay Behavior', 'questa_sim_user'); return false;">Retain Delay Behavior</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc0b74b3b-6b17-4b6a-9bad-e0d94ac64298">+vlog_retain_same2same_on | +vlog_retain_same2same_off</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables or disables SDF RETAIN delay processing of X insertion on
outputs that do not change, but the causal inputs change. +vlog_retain_same2same_on
is the default behavior. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Retain Delay Behavior', 'questa_sim_user'); return false;">Retain Delay Behavior</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide16b81ef-7bfe-498e-9612-f41012e5008d">-voptargs="&lt;args&gt;"</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the arguments for vsim to pass to vopt when running vopt automatically.
Specify multiple arguments as a space-separated list.</p>
<p class="p">The primary
purpose of this argument is to pass +acc arguments to vopt; you
cannot use the vopt ‑o &lt;name&gt; option.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6838d8e5-050f-43d3-bfd8-edef8bf8caa3">-vopt_verbose</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Displays vopt messages in the Transcript window. By default, these
messages are not displayed or saved when you run vopt using vsim.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id82bd528d-b07e-41bb-8c2a-51222ac69cdc">-vpicompatcb</dt>
<dd class="dd ArgumentDescription"><p class="p">Reverts to pre-10.5 functionality for how
PLI/VPI applications are involved in the simulation. Specifically,
when multiple PLI/VPI applications are involved, different applications
may register the same kind of callbacks, such as an end of compile
callback. The ordering of callbacks between PLI and VPI can become
nondeterministic and can be affected by the addition/removal of
some other irrelevant PLI/VPI application. Default functionality
removes this aspect of nondeterminism.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9e7cd3e6-accd-421c-a7eb-ddd199ca37fe">-vv</dt>
<dd class="dd ArgumentDescription"><p class="p">Prints to stdout the C/C++ compile and link
subprocess command line information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcfc2dd49-27cd-48b9-8d6f-d2ce4013ea70">-warning &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "warning."
Edit the warning variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'warning', 'questa_sim_user'); return false;">warning</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id53e00b1f-4ceb-4d27-b7ec-1b1f956d9e69">-warning error</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Reports all warnings as errors. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide506393b-f780-4b74-8191-997c27a44b9f">-wlf &lt;file_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the name of the wave log format (WLF) file to create.
The default file name is <span class="ph filepath italic">vsim.wlf</span>.
You can also specify this option with the WLFFilename variable in
the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFFilename', 'questa_sim_user'); return false;">WLFFilename</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9dbb635-020b-4583-a16f-c818cc408840">-wlfcachesize &lt;n&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the size in megabytes
of the WLF reader cache. By default the cache size is set to zero.
WLF reader caching caches blocks of the WLF file to reduce redundant file
I/O. This can be beneficial in slow network environments. You can
also specify this option with the WLFCacheSize variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFCacheSize', 'questa_sim_user'); return false;">WLFCacheSize</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf054452f-b216-4134-b936-843a2466fb42">-wlfcollapsedelta</dt>
<dd class="dd ArgumentDescription"><p class="p">(default)
Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to
record values in the WLF file only at the end of each simulator
delta step, and ignore any sub-delta values. Can reduce WLF file
size. You can also specify this option with the WLFCollapseMode
variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFCollapseMode', 'questa_sim_user'); return false;">WLFCollapseMode</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf155bd45-834d-4c07-96de-41d521268e7c">-wlfcollapsetime</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to record values in the WLF
file only at the end of each simulator time step, and ignore delta
or sub-delta values. Can reduce WLF file size. You can also specify
this option with the WLFCollapseMode variable in the <span class="ph filepath italic">modelsim.ini</span> file. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8c2fb28e-1257-4058-a16f-af90277bef1f">-nowlfcollapse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to preserve all events for each
logged signal, and their event order, to the WLF file. Can result
in relatively larger WLF files. You can also specify this option
with the WLFCollapseMode variable in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4d03bb20-9e29-49b4-9c23-67c2fd276dcb">-wlfcompress</dt>
<dd class="dd ArgumentDescription"><p class="p">(default)
Creates compressed WLF files. Use -nowlfcompress to turn off compression.
You can also specify this option with the WLFCompress variable in
the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFCompress', 'questa_sim_user'); return false;">WLFCompress</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9422c72b-af5e-4449-8671-b30c0c603703">-nowlfcompress</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes vsim to create uncompressed WLF files. The default is to
compress WLF files to reduce file size. This can slow simulation
speed by one to two percent. Disabling compression speeds up simulation,
and can help if you are experiencing problems with faulty data in
the compressed WLF file. You can also specify this option with the WLFCompress
variable in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id93a126fd-eff5-47e1-9578-970de00bfe70">-wlfdeleteonquit</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Deletes the current simulation WLF file (<span class="ph filepath italic">vsim.wlf</span>)
automatically when the simulator exits. You can also specify this
option with the WLFDeleteOnQuit variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFDeleteOnQuit', 'questa_sim_user'); return false;">WLFDeleteOnQuit</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id81a49627-7a87-4315-aa65-c0cc2d59e439">-nowlfdeleteonquit</dt>
<dd class="dd ArgumentDescription"><p class="p">(default)
Preserves the current simulation WLF file (vsim.wlf) when the simulator
exits. You can also specify this option with the WLFDeleteOnQuit
variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFDeleteOnQuit', 'questa_sim_user'); return false;">WLFDeleteOnQuit</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4d1fd781-09e6-4e93-b146-82bf26c8408c">-wlflock</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Locks a WLF file. An invocation of <span class="ph fmvar:ProductName">Questa SIM</span> will
not overwrite a WLF file that is being written by a different invocation.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8203b687-b9b7-40c4-aa1b-af5cbf77a820">-nowlflock</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables WLF file locking. This prevents vsim from checking whether
a WLF file is locked prior to opening it, and prevents vsim from
attempting to lock a WLF once it has been opened.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2d8443b1-7c5d-4b82-ad27-674474c387eb">-wlfopt</dt>
<dd class="dd ArgumentDescription"><p class="p">(default, optional) Optimizes
the WLF file. Enables faster display of waveforms in the Wave window
when the display is zoomed out to display a larger time range. You
can also specify this option with the WLFOptimize variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Limiting the WLF File Size', 'questa_sim_user'); return false;">Limiting the WLF File Size</a>”
in the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id196b8988-6e62-42db-9156-b314774b2727">-nowlfopt</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables optimization of waveform display in the Wave window. You
can also specify this option with the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFOptimize', 'questa_sim_user'); return false;">WLFOptimize</a> variable in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id34cd0670-9175-4c3e-ac7d-d045134ab70c">-wlfsimcachesize &lt;n&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the size in megabytes of the WLF reader cache for the
current simulation dataset only. By default, the cache size is set
to zero. This enables you to set one size for the WLF reader cache
used during simulation, and a different size for the caches used
during post-simulation debug. WLF reader caching caches blocks of
the WLF file to reduce redundant file I/O. If you do not specify
the -wlfsimcachesize argument or the WLFSimCacheSize <span class="ph FontProperty equationvariable">modelsim.ini</span> variable,
the -wlfcachesize argument or the WLFSimCacheSize <span class="ph FontProperty emphasis">modelsim.ini</span> variable
settings are used. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFSimCacheSize', 'questa_sim_user'); return false;">WLFSimCacheSize</a> and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFCacheSize', 'questa_sim_user'); return false;">WLFCacheSize</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id60590507-5d98-4edb-be35-6a142b24662a">-wlfslim &lt;size&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a size restriction for the event portion of the WLF file.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2952a1d3-ed3f-4c75-b141-28cabddd5abf"><p class="p Opt">size —
An integer, in megabytes, where the default is 0, which implies
an unlimited size.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Note that
a WLF file contains event, header, and symbol portions. The size
restriction is placed on the event portion only. Consequently, the
resulting file will be larger than the specified size.</p>
</div>
</li>
</ul>
<p class="p">If used
in conjunction with -wlftlim, the more restrictive of the limits
takes precedence.</p>
<p class="p">You can
also specify this option with theWLFSizeLimit variable in the <span class="ph filepath italic">modelsim.ini</span> file. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFSizeLimit', 'questa_sim_user'); return false;">WLFSizeLimit</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Limiting the WLF File Size', 'questa_sim_user'); return false;">Limiting the WLF File Size</a>” in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3717127d-6239-490d-850b-b026e3d408c0">-wlftlim &lt;duration&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the duration of simulation time for WLF file recording.
The default is infinite time (0). The &lt;duration&gt; is an integer
of simulation time at the current resolution; optionally, you can
specify the resolution by placing curly braces around the specification. For
example,</p>
<pre class="pre codeblock leveled"><code>{5000 ns}</code></pre><p class="p">sets the
duration at 5000 nanoseconds regardless of the current simulator
resolution.</p>
<p class="p">The time
range begins at the current simulation time, and moves back in simulation
time for the specified duration. For example,</p>
<pre class="pre codeblock leveled"><code>vsim -wlftlim 5000 </code></pre><p class="p">writes at
most the last 5000ns of the current simulation to the WLF file (the
current simulation resolution in this case is ns).</p>
<p class="p">If used
in conjunction with -wlfslim, the more restrictive of the two limits
takes effect.</p>
<p class="p">You can
also specify this option with the WLFTimeLimit variable in the <span class="ph filepath italic">modelsim.ini</span> file. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'WLFTimeLimit', 'questa_sim_user'); return false;">WLFTimeLimit</a> in the User’s Manual.</p>
<p class="p">The -wlfslim
and -wlftlim arguments are intended to limit WLF file sizes for
long or heavily logged simulations. If you use small values for
these arguments, they may be overridden by the internal granularity
limits of the WLF file format. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Limiting the WLF File Size', 'questa_sim_user'); return false;">Limiting the WLF File Size</a> in the User’s
Manual.</p>
</dd>
</dl>
</div>
<div class="section ArgumentSet" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc0e8ebae-4ee6-4189-b351-b075ec311a65"><h2 class="title Subheading sectiontitle">VHDL
Arguments </h2><dl class="dl ArgumentList" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd8a1cfd4-5c1e-41bc-9a62-fa51b88275ce"><dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb2130070-e8c1-49c5-b6dd-11e6d097d636">-absentisempty</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies to treat any VHDL files as empty that, when opened for
read, target non-existent files. Keeps <span class="ph fmvar:ProductName">Questa SIM</span> from
issuing fatal error messages.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6b94b915-09ab-4a5a-a9f9-92c0d995e298">-accessobjdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables logging of VHDL access type variables—both the variable
value and any access object that the variable points to during the
simulation. Also changes the default form of display-only names
(such as [10001]) to a different form that you can use as input
to any command that expects an object name. </p>
<p class="p">By default,
logging is turned off. This means that while access variables themselves
can be logged and displayed in the <span class="ph fmvar:ProductName">Questa SIM</span> display
windows, any access objects that they point to will not be logged. </p>
<p class="p">Overrides
the setting for the AccessObjDebug variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AccessObjDebug', 'questa_sim_user'); return false;">AccessObjDebug</a> in the User’s Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9c88494-2051-46ee-b3a2-2f76d394a8ea">-foreign &lt;attribute&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the foreign module to load. &lt;attribute&gt; is a quoted
string consisting of the name of a C function and a path to a shared
library. For example,</p>
<pre class="pre codeblock leveled"><code>	vsim -foreign "c_init for.sl"</code></pre><p class="p">You can
load up to ten foreign modules, for example,</p>
<pre class="pre codeblock leveled"><code>	vsim -foreign "c_init for.sl" -foreign "c_init for2.so"</code></pre><p class="p">Syntax
for the C function and shared library is further described in the
Introduction chapter of the <span class="ph fmvar:ProductName">Questa SIM</span><span class="ph FontProperty ManualTitle"> FLI Reference</span>. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id165d4289-cb5a-4ebb-9df2-4be73ef9bfa6">-noaccessobjdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables logging of VHDL access type variables, which is the default
setting. This means that while access variables themselves can be
logged and displayed in the <span class="ph fmvar:ProductName">Questa SIM</span> display
windows, any access objects that they point to will not be logged. </p>
<p class="p">Overrides
the setting for the AccessObjDebug variable in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id72bbb75c-f176-4ba3-95ec-4e593bd769f1">-nocollapse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the optimization of internal port map connections.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida475b38a-c15e-4d38-80ef-7428ff80e067">-nofileshare</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns off file descriptor sharing. By default <span class="ph fmvar:ProductName">Questa SIM</span> shares a file descriptor for all
VHDL files opened for write or append that have identical names.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfeff9395-3425-43a1-a3ed-ed44eefda51f">-noglitch</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables VITAL glitch generation.</p>
<p class="p">Refer to
“<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'VHDL Simulation', 'questa_sim_user'); return false;">VHDL Simulation</a>” in the User’s Manual
for additional discussion of VITAL.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1be493d9-e4d9-46fa-8d0f-71462d698a03">+no_glitch_msg</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disable VITAL glitch error messages.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd4f99ad9-3d78-4219-abd7-f46a90702f96">-notoggleints</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Excludes VHDL integer values from toggle coverage. Overrides the ToggleNoIntegers <span class="ph FontProperty emphasis">modelsim.ini</span> variable
default behavior of on(1). Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleNoIntegers', 'questa_sim_user'); return false;">ToggleNoIntegers</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1be493d9-e4d9-46fa-8d0f-71462d698gh3">-noverboseprofile</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the routines when used with -autoprofile argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8dd01725-bb7c-40e4-ad26-b701ceed406d">-novhdlvariablelogging</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns off the ability to log recursively or add process variables
to the Wave or List windows. Refer to -vhdlvariable logging. Refer
also to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'VhdlVariableLogging', 'questa_sim_user'); return false;">VhdlVariableLogging</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id83502c43-e53c-4920-b3b7-aa28f5ac028b">-std_input &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the file to use for the VHDL TextIO STD_INPUT file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8970b7bb-abe5-4d93-a0ca-1046e55851ee">-std_output &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the file to use for the VHDL TextIO STD_OUTPUT file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcb93b752-3528-4dee-b8b0-759cfcb52779">-strictvital</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies to exactly match the VITAL package ordering for messages
and delta cycles. Useful for eliminating delta cycle differences
caused by optimizations not addressed in the VITAL LRM. Using this
argument negatively impacts simulator performance.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf8387e83-5506-4df1-8729-127b6492aee7">-togglemaxintvalues &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the maximum number of VHDL integer values to record for
toggle coverage. This limit variable can be changed on a per-signal
basis. The default value of &lt;int&gt; is 100 values.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ideed23491-c4ff-452e-bfab-1062d1f2137f">+transport_int_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects transport mode with pulse control for single-source nets
(one interconnect path). By default, interconnect delays operate
in inertial mode (pulses smaller than the delay are filtered). In
transport mode, narrow pulses are propagated through interconnect
delays. </p>
<p class="p">This option
works for both Verilog and VITAL cells, though the destination of
the interconnect must be a Verilog cell. The source can be VITAL
or Verilog. This option works independently from +multisource_int_delays.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9514b384-edd7-4839-82b0-7e30125d134a">+transport_path_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects transport mode for path delays. By default, path delays
operate in inertial mode (pulses smaller than the delay are filtered).
In transport mode, narrow pulses are propagated through path delays.
Note that this option affects path delays only, and not primitives.
Primitives always operate in inertial delay mode.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1105dbc7-62a9-426a-8eb9-c1e77f01c730">+typdelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(default)
Selects the typical value in min:typ:max expressions. Has no effect
if you specified the min:typ:max selection at compile time.</p>
<p class="p">If you specify
the +mindelays, +typdelays, or +maxdelays flag with vopt, and specify
a different flag with vsim, the simulation will be able to use the
delay value based upon the flag specified with vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id96cdc189-fd9f-4584-a96b-35bec8fbb21a">-unattemptedimmed</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies to consider any unexecuted immediate assertions in the
coverage calculations for Total Coverage that are displayed in the
GUI or in the coverage report. By default, the displayed calculations
do not include unexecuted immediate assertions. You can set this
functionality for all simulations through the UnattemptedImmediateAssertions <span class="ph filepath italic">modelsim.ini</span> file
variable. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'UnattemptedImmediateAssertions', 'questa_sim_user'); return false;">UnattemptedImmediateAssertions</a> in
the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9833020b-ffb1-4ef4-a4ad-b318a0694b57">-vcd=[+&lt;option&gt;[+&lt;option&gt;+...]]</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies VCD logging-related option settings.
Options are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2ed2f616-eb3f-4334-992a-8ad6bf8d82da"><p class="p Opt">multid
— Enable logging for multi-dimensional arrays.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id44c0d82f-df18-4354-8cea-5a4b1b085d9b"><p class="p Opt">maxmultid=&lt;max-limit&gt;
— Override limit on size of multi-dimensional arrays that are logged.
The default size limit is 1024 elements.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id928264f3-9110-4870-9fee-16df1fcfd9ce"><p class="p Opt">vhvar
— Enables VHDL variable dumping; the supported types for variables
are the same as for signals. To dump multi-dimensional arrays, specify
the vhar option along with the multid option, just as for signals.
This option works in the -debug flow, and also enables VHDL variable
dumping using the $dumpvars system task in mixed language designs.</p>
</li>
</ul>
<p class="p">Example of VHDL variable dumping:</p>
<pre class="pre codeblock"><code>vsim -c t -vcd=+vhar -do "vcd file new.vcd; vcd add -r*; run 100; q -f"</code></pre><p class="p">Example of VHDL variable dumping with multi-dimensional arrays:</p>
<pre class="pre codeblock"><code>vsim -c t -vcd=+vhar+multid -do "vcd file new.vcd; vcd add -r*; run 100; q -f"</code></pre><p class="p">Example of VHDL variable dumping in mixed design with $dumpvars:</p>
<pre class="pre codeblock"><code>$dumpfile(“dump.vcd”); $dumpvars(0,top);</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaf5df979-eef6-4909-bf68-31b031595c91">-vcdread &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Simulates the VHDL top-level design from the specified VCD file.
This argument is included for backwards compatibility. Consider
using the -vcdstim argument instead. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulating with Input Values from a VCD File', 'questa_sim_user'); return false;">Simulating with Input Values from a VCD File</a>”
in the User’s Manual for more details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1d704d72-b60b-44a9-afd0-3de00bbb3d23">-vhdlmergepdupackage</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns off sharing of one package between two PDUs. Each PDU will
have a separate copy of the package. You can also specify this option
with the VhdlSeparatePduPackage variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'VhdlSeparatePduPackage', 'questa_sim_user'); return false;">VhdlSeparatePduPackage</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id11b0e3dc-14e9-4f24-85a9-a2f55c453c46">-vhdlseparatepdupackage</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional,
default) Turns on sharing of packages between two or more PDUs. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcdd1e0f5-a6b1-4456-b95e-47e8afcfe181">-vhdl_seq_nba</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables the scheduling of identified VHDL
clocked processes in the NBA region instead of the Active Region.
This is a non-LRM approach that avoids certain race conditions in
mixed language designs. In contrast, the LRM signal assignment behavior
executes processes in the Active Region.</p>
<p class="p">Use this argument carefully, as it may result in glitches and
delta differences in simulation results, and it is possible that
the simulator will still execute some clocked processes in the active
region, even when using -vhdl_seq_nba.</p>
<p class="p">The simulator ignores -vhdl_seq_nba for pure VHDL designs.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id074483ba-65e5-4b22-a049-206ac8af7980">-vhdlvariablelogging</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Allows process variables to be logged recursively or added to the
Wave and List windows (process variables can still be logged or
added to the Wave and List windows explicitly with or without this
argument). </p>
<p class="p">For example,
if you specify this vsim argument, log -r /* will log process variables,
as long as vopt is specified with +acc=vand the variables are not
filtered out by the WildcardFilter (by using the "Variable" entry). </p>
<p class="p">You can
disable this argument with -novhdlvariablelogging. Refer to -vhdlvariable
logging. Refer also to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'VhdlVariableLogging', 'questa_sim_user'); return false;">VhdlVariableLogging</a> in the User’s Manual.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Logging
process variables decreases simulation performance. The recommended procedure
is to not log or add process variables to the Wave and List windows. However,
if debugging does require logging them, you can use this argument
to minimize the performance decrease. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9cc47790-8e1a-46af-ac66-f5dd541822ad">-vital2.2b</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects SDF mapping for VITAL 2.2b (default is VITAL 2000). </p>
</dd>
</dl>
</div>
<div class="section ArgumentSet" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id417d07d3-0b7b-4011-8168-043e80934e8f"><h2 class="title Subheading sectiontitle">Verilog
Arguments</h2><dl class="dl ArgumentList" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idea642455-c507-49b6-9e10-59113f2fa3f1"><dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfd6620cf-8f93-4465-bafc-64904591dcc8">+alt_path_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Configures path delays to operate in inertial mode by default. In
inertial mode, a pending output transition is canceled when a new
output transition is scheduled. The result is that an output can
have no more than one pending transition at a time, and that pulses narrower
than the delay are filtered. The delay is selected based on the
transition from the canceled pending value of the net to the new
pending value. The +alt_path_delays option modifies the inertial
mode such that a delay is based on a transition from the current
output value rather than the canceled pending value of the net.
This option has no effect in transport mode (see +pulse_e/&lt;percent&gt;
and +pulse_r/&lt;percent&gt;).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida2e45c8f-81c0-4b34-b827-08b92f70e52a">-checkvifacedrivers</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns off/on checks for multiple-driver analysis in assignments
made through virtual interfaces.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc06f6067-b66c-4481-a561-7e1fffc80ce0">-classdebug | -noclassdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables/disables visibility into class instances, and includes SystemVerilog queues,
dynamic arrays, and associative arrays for class and UVM debugging.
You can also enable visibility into class instances by setting the
ClassDebug modelsim.ini variable to 1. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ClassDebug', 'questa_sim_user'); return false;">ClassDebug</a> in the User’s Manual. Refer
also to the <a class="xref fm:HeadingOnly" href="Command_ClassinfoFind_id1c0e3e0f.html#id1c0e3e0f-5cc2-4042-8497-e17bf93166e8__Command_ClassinfoFind_id1c0e3e0f.xml#id1c0e3e0f-5cc2-4042-8497-e17bf93166e8" title="Reports on the current state of a specified class instance; whether it exists, has not yet been created, or has been destroyed.">classinfo find</a> command. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id153306b6-7f36-449b-8ffb-f18dbe495c6a">-cvgbintstamp</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Records the simulation time step (timestamp) at which a covergroup
bin was first covered during a simulation run. When you use this
arguement in simulations, resulting coverage reports will include
two additional columns of data: one for timestamp value, and another
for the test name which covered the bin. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', '99Timestamps and UCDB Modification or Merging', 'questa_sim_user'); return false;">Timestamps and UCDB Modification or Merging</a>”
in the User’s Manual for usage details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8b8a7fdc-6a7a-44c4-8203-a55acd3e3a38">‑cvgcollapseembeddedinstances</dt>
<dd class="dd ArgumentDescription"><p class="p">Collapses
embedded covergroup instances of the same type, when: </p>
<ol class="ol"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id79339363-63c1-4689-a916-2071153478ea"><p class="p">option.per_instance
is set to 0 </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7473bd84-53d9-42fd-8a1b-ee961a8f1304"><p class="p">coverage sub-space
(coverpoint bin) shape is instance independent. </p>
</li>
</ol>
<p class="p">Both conditions
must be met for collapsing to occur. This provides memory capacity optimization
when coverage data is not required to be collected at each instance
level.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9bf7c742-98c7-4c15-b970-9ffca659ad6a">-cvghaltillbin</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes the simulation to halt whenever an illegal coverpoint or
cross bin is hit during sampling.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id721c5ebb-920d-44a3-973d-f45109faa0ca">-cvgmaxrptrhscross</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies maximum limit for the number of cross bin products in
a coverage report and UCDB. This overrides the setting of the MaxReportRhsSVCrossProducts variable
in the <span class="ph filepath italic">modelsim.ini</span> file.
The default value is 0. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MaxReportRhsSVCrossProducts', 'questa_sim_user'); return false;">MaxReportRhsSVCrossProducts</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf85f8f28-9c2d-4393-913e-ab2e5962ac6c">-cvgmergeinstances</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets any type_option.merge_instances control to 1 if there is no
user-provided default assignment in the source. Overrides the SVCovergroupMergeInstancesDefault variable
in the <span class="ph filepath italic">modelsim.ini</span> file.
This option takes effect only on covergroups that do not have any
explicit assignment to type_option.merge_instances in user code.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SVCovergroupMergeInstancesDefault', 'questa_sim_user'); return false;">SVCovergroupMergeInstancesDefault</a> and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'IEEE Std 1800-2009 Option Behavior', 'questa_sim_user'); return false;">“IEEE Std 1800-2009 Option Behavior</a>”
in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbcbde7cb-8b56-472c-b2f3-982649ba71c8">-cvgopt[=[+|-]&lt;mode&gt;[,[+|-]&lt;mode&gt;]...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables the covergroup optimization modes. Valid modes are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id85165c86-32cf-409b-ba5f-14b174eb937a"><p class="p Opt">minhitcnt
— Stops sampling coverpoint/cross when it is fully covered.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id467552d5-3d3f-4341-8420-5744fdece0d4">-cvgperinstance</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the option.per_instance control in all covergroup declarations
to 1, to enable the debugging of covergroups, overriding the user’s
setting. This option takes effect on all coverage objects in the
design, regardless of whether you explicitly assign a value to option.per_instance.
For more information on coverage related to per_instance, refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'IEEE Std 1800-2009 Option Behavior', 'questa_sim_user'); return false;">“IEEE Std 1800-2009 Option Behavior</a>”
in the User’s Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id28c09278-3d72-49e5-b530-eb35413349ea">-cvgprecollect &lt;ucdb_file&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the UCDB file to use for optimization control in the current
simulation. You can use this argument multiple times on the same
command line. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Controlling Functional Coverage Collection', 'questa_sim_user'); return false;">Controlling Functional Coverage Collection</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0e03a9e1-35b4-4f5e-ade9-0667b9705370">-cvgsingledefaultbin</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Collapses a default array bin to a scalar bin. By default, a default
array bin is modeled as a sparse array and the sub-bins are reported
only when there are one or more samples. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcbe9e8fc-b68f-4f93-be75-04f918acc816">-cvgzwnocollect &lt;1 | 0&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turn on/off the coverage data collection of any zero-weight coverage
items. When turned off, zero-weight coverage items are not displayed
in any coverage report and do not contribute to any coverage score
computation.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id05254b69-3f7f-4db4-abce-c043c9b7e30e">+delayed_timing_checks</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes timing checks to be performed on the delayed versions of
input ports (used when there are negative timing check limits).
By default, <span class="ph fmvar:ProductName">Questa SIM</span> automatically detects
and applies +delayed_timing_checks to cells with negative timing
checks. To turn off this feature, specify +no_autodtc with vsim.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7b4d04f7-6a77-4c37-b423-89d0a511d6c1">-dpicppinstall &lt;[gcc | g++] version&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the version of the GNU compiler supported and distributed
by Mentor Graphics to use for the DPI exportwrapper compilation. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0c1b57c9-63da-4a67-bc5a-41c65108d493"><p class="p Opt">&lt;[gcc
| g++] version&gt; — The version number of the GNU compiler to use.
For example:</p>
<pre class="pre codeblock leveled"><code>vsim -dpicppinstall 5.3.0</code></pre><p class="p">This overrides the DpiCppInstall variable in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</li>
</ul>
<p class="p">When -cppinstall or -cpppath arguments are also present, the order
of precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5f6a6158-3d98-4a57-b698-844cb9341e4e"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id630a52ac-bf8f-4787-9f29-9fba8a2e9141"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9e42c4bc-155e-47c3-bec7-2b686165e4d1"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd8ae30a9-7c0b-4d8e-8ac8-94d33186253e"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf0e5f4fe-3137-433d-acec-0f949aac7953">‑dpicpppath &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the explicit path to a gcc compiler to use with automatically
generated DPI exportwrappers. Ensures that the argument points directly
to the compiler executable. This overrides the DpiCppPath variable
in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DpiCppPath', 'questa_sim_user'); return false;">DpiCppPath</a> in the User’s Manual.</p>
<p class="p">When-cppinstall or -cpppath arguments are also present, the order
of precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1b9b67ba-a4c5-4a58-ac5f-a503dd758564"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide6b0ddf2-cd3e-4c6b-9fd6-df512f921cd6"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id50ad4f7a-2e1f-4c83-8749-359d3235e5d4"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3c892878-2328-4e81-87dd-7a20b15d6c3e"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7df6fe31-2614-474f-b251-01bfa98f8c12">-dpiforceheader</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Forces the generation of a DPI header file even if it will be empty
of function prototypes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id643913ca-0779-4f16-8863-cf83d89b457c">-dpiheader</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates a header file that can then be included in C source code
for DPI import functions. Simulation quits after generation of the
header file. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DPI Use Flow', 'questa_sim_user'); return false;">DPI Use Flow</a>” in the User’s Manual for
additional information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide75f7d43-b272-4e5a-bb7f-4d2dd2ee73c2">-dpilib &lt;libname&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the design library name that contains DPI exports and
automatically compiled object files. If you do not set the -dpilib
argument, vsim loads export symbols from all libraries accessible
using vsim arguments -L, -Lf, and -lib. Multiple occurrences of -dpilib
are supported.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id58eb1f00-1905-4e12-8f3d-43da770cde06">‑dpioutoftheblue 0 | 1 | 2</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs vsim to allow DPI out-of-the-blue calls from C functions.
The C functions must not be declared as import tasks or functions.</p>
<p class="p">0 — Support
for DPI out-of-the-blue calls is disabled.</p>
<p class="p">1 — Support
for DPI out-of-the-blue calls is enabled, but debugging support
is not available.</p>
<p class="p">2 —
Support for DPI out-of-the-blue calls is enabled with debugging
support for a SystemC thread.</p>
<p class="p">Debugging
support for DPI out-of-the-blue calls from a SystemC method requires
two vsim arguments entered together at the command line: ‑dpioutoftheblue
2 and ‑scdpidebug. Refer to ‑scdpidebug for more information.</p>
<p class="p">Refer
also to the related <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DpiOutOfTheBlue', 'questa_sim_user'); return false;">DpiOutOfTheBlue</a> <span class="ph filepath italic">modelsim.ini</span> file
variable in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd25a2e5a-01a5-4f6c-b629-4ebd4e20e8ce">-gconrun | -nogconrun</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables/disables garbage collector execution after each simulation <a class="xref fm:HeadingOnly" href="Command_Run_id08533d64.html#id08533d64-2b24-44d7-be6f-8fd331a7be5d__Command_Run_id08533d64.xml#id08533d64-2b24-44d7-be6f-8fd331a7be5d" title="Advances the simulation by the specified number of timesteps.">run</a> command completes. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9d8e4e9-6c59-4a44-ae9d-fcafb6583c16">-gconstep | -nogconstep</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables/disables garbage collector execution after each step when
stepping through your simulation. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd1a9add7-c324-4aba-94dd-3380176ea3af">-gcthreshold &lt;n&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the maximum amount of memory in megabytes allocated for storage
of class objects. When the threshold is reached, the garbage collector
runs to delete unreferenced objects. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd5f0ec6c-7932-4652-8750-f732fcd6a9ef"><p class="p Opt">&lt;n&gt;
— Any positive integer where &lt;n&gt; is the number of megabytes.
The default size is 100 megabytes. </p>
</li>
</ul>
<p class="p">Refer to
the related <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'GCThreshold', 'questa_sim_user'); return false;">GCThreshold </a>and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'GCThresholdClassDebug', 'questa_sim_user'); return false;">GCThresholdClassDebug</a> <span class="ph filepath italic">modelsim.ini</span> file
variables.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id80ed0ef7-8e4d-444a-8b94-5a5eb96071bc">-hazards</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables event
order hazard checking in Verilog modules (Verilog only). You must
also specify this argument when you compile your design with <a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__Command_Vlog_id6ce6948b.xml#id6ce6948b-9797-4c41-a3f7-83f74066bca3" title="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib).">vlog</a>.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Hazard 99Detection', 'questa_sim_user'); return false;">Hazard Detection</a>” in the User’s Manual
for more details.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Using
-hazards implicitly enables the -compat argument. As a result, using
this argument may affect your simulation results. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id18e5218e-633d-443d-859a-7d32898b8bb4">-ignoreinilibs</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Ignore the libraries specified in the LibrarySearchPath variable
in the vsim section of the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LibrarySearchPath', 'questa_sim_user'); return false;">LibrarySearchPath</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide3dda166-6661-4ab4-924c-4c70e3664e2d">+initmem+&lt;seed&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the seed value to be used by random initialization for
Verilog designs. Random initialization (of only 0 or 1) occurs at
runtime for memories compiled by vlog with the +initmem argument
without specifying a modifier (+{0 | 1 | X | Z}).</p>
<p class="p">If you
do not specify +initmem on the vsim command line, a random seed
of 0 is used during initialization. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7a9417f4-26aa-42ab-80ad-39c4daf0fb7b"><p class="p Opt">+&lt;seed&gt;
— any signed 32-bit integer (-2147483648 to +2147483647).</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb0e87d20-d22c-4fc5-a3a6-bca754076837">+initreg+&lt;seed&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the seed value to be used by random initialization for
Verilog designs. Random initialization (of only 0 or 1) occurs at
runtime for registers compiled by vlog with the +initreg argument
when a modifier is not specified (+{0 | 1 | X | Z}). </p>
<p class="p">If you
do not specify +initreg on the vsim command line, a random seed
of 0 is used during initialization. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc0f78db3-373a-4ff7-bcdd-71a93a4dc639"><p class="p Opt">+&lt;seed&gt;
— any signed 32-bit integer (-2147483648 to +2147483647).</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idef958b01-1d55-4463-b8ef-2b3cbc760b4c">-initreport &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Saves a report of the initial seed values generated by vlog<span class="ph">, or vopt,</span> +initmem/+initreg
to a file. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd05d034b-ce95-44f3-83f7-a2da74cd0fe3"><p class="p Opt">&lt;filename&gt;
— (required) A string specifying the name for the report.</p>
</li>
</ul>
<p class="p">Output
is displayed in the following format:</p>
<pre class="pre codeblock leveled"><code>scope:
&lt;type&gt; &lt;name&gt; &lt;N : N&gt; &lt;value&gt; </code></pre><p class="p">where</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf96e78aa-914d-457a-a183-463b2f7d8e9c"><p class="p Opt">scope
is the relative path to the scope for the registers and memories
that follow.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb1fe0ecb-255d-47c1-a53f-7f47b3471005"><p class="p Opt">&lt;type&gt;
— is the type of object modified by +initmem or +initreg.</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide229b4cf-2817-4683-81e7-77f0b5e882ff"><p class="p">m —
indicates a memory</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1822939b-baf1-4138-8506-e825d3fd5084"><p class="p">r —
indicates a register</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc786678c-cb90-4b43-88b9-91fd319cc0b4"><p class="p">u —
indicates an initialized UDP</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id05c70f11-e56a-4680-a037-5daacf817978"><p class="p Opt">&lt;name&gt;
— is the name of the object.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idffd996be-4ab2-4255-bad0-356fe673d982"><p class="p Opt">&lt;N
: N&gt; — is the dimension of the register or memory.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4fc6a163-643e-4d8e-aea2-58fd5eba88e0"><p class="p Opt">&lt;value&gt;
— is the seed value set by +initmem or +initreg.</p>
</li>
</ul>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>scope: /tb_qctest/i_qctest_top/i_qctest_256k/i_kfla
m ram_model [1:0] : [0:262143] '0</code></pre><pre class="pre codeblock leveled"><code>r dout [1:0] '0</code></pre><pre class="pre codeblock leveled"><code>r ua [0:0] '0 </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddc3747c3-30b4-428f-b25b-42f6ba902425">+maxdelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects the maximum value in min:typ:max expressions. The default
is the typical value. Has no effect if you specified the min:typ:max
selection at compile time.</p>
<p class="p">If you specify
the +mindelays, +typdelays, or +maxdelays flag with vopt, and specify
a different flag with vsim, the simulation can use the delay value
based upon the flag you specify with vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id228ff7f6-d19c-4acc-be75-3a53a1a8281f">+mindelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects the minimum value in min:typ:max expressions. The default
is the typical value. Has no effect if you specified the min:typ:max
selection at compile time.</p>
<p class="p">If you specify
the +mindelays, +typdelays, or +maxdelays flag with vopt, and specify
a different flag with vsim, the simulation can use the delay value
based upon the flag you specify with vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide1e6edd5-dfb7-433e-a65a-20a56bd7e57a">-noappendclose</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Simulator does not immediately close files opened in APPEND mode.
Designed to override the AppendClose <span class="ph FontProperty emphasis">modelsim.ini</span> variable
when it is set to one (On). Subsequent calls to file_open in APPEND
mode will therefore not require operating system interaction, resulting
in faster performance. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AppendClose', 'questa_sim_user'); return false;">AppendClose</a> in
the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida489343e-3753-48f4-85d8-35e1d63c04b8">+no_autodtc</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns off auto-detection of optimized cells with negative timing
checks and auto-application of +delayed_timing_checks to those cells.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0b987d78-6b32-46fa-9a1e-c7fecfb7c1de">+no_cancelled_e_msg</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables negative pulse warning messages. By default vsim issues
a warning and then filters negative pulses on specify path delays.
You can drive an X for a negative pulse using +show_cancelled_e.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id553a9a93-b93d-4707-b239-e52dbf61c184">-no_compress_elab</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies not to compress
elaboration files upon creation. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulating with an Elaboration File', 'questa_sim_user'); return false;">Simulating with an Elaboration File</a>”
in the User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc8ba6007-b2be-4414-8f7f-398d238bdf39">+no_neg_tchk</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables negative timing check limits by setting them to zero. By
default negative timing check limits are enabled. This is the opposite
of Verilog-XL, where negative timing check limits are disabled by
default, and are enabled with the +neg_tchk argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8dd5ca21-29f0-4afc-b541-42bdc9917016">+no_notifier</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the toggling of the notifier register argument of all timing
check system tasks. By default, the notifier is toggled when there
is a timing check violation, and the notifier usually causes a UDP
to propagate an X. This argument suppresses X propagation on timing
violations for the entire design.</p>
<p class="p">You can suppress
X propagation on individual instances with the <a class="xref fm:HeadingOnly" href="Command_TcheckSet_id1ca1f52f.html#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c__Command_TcheckSet_id1ca1f52f.xml#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c" title="Works in tandem with tcheck_status to report on and enable/disable individual timing checks. Modifies either a check's reporting or X-generation status, and reports the new setting in the Transcript window.">tcheck_set</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ideececb2a-d3ee-4a3a-b177-d01b0fa35bf9">-no_notifier_on_disable</dt>
<dd class="dd ArgumentDescription"><p class="p">Prevents notifier toggling when timing check
warnings are disabled via the $enable_warnings system task. By default,
notifier toggling occurs whenever a timing check violation is encountered,
even if the timing check warning is disabled.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3f60103f-2bd5-411d-93cd-525b3fd2ec4a">+no_path_edge</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes <span class="ph fmvar:ProductName">Questa SIM</span> to ignore
the input edge specified in a path delay. The result is that all
edges on the input are considered when selecting the output delay.
Verilog-XL always ignores the input edges on path delays.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id71d94e9f-f000-4f98-82da-89c26cdb6dba">+no_pulse_msg</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the warning message for specify path pulse errors. A path
pulse error occurs when a pulse propagated through a path delay
falls between the pulse rejection limit and pulse error limit set
with the +pulse_r and +pulse_e arguments. A path pulse error results
in a warning message, and the pulse is propagated as an X. The +no_pulse_msg argument
disables the warning message, but the X is still propagated.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5dbae310-567f-4bb2-9365-fbf983c6a406">-no_risefall_delaynets</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables the default rise/fall
delay net delay negative timing check algorithm. This argument is
returns <span class="ph fmvar:ProductName">Questa SIM</span> to
older behavior, where violation regions must overlap in order to
find a delay net solution. Beginning with Release 6.0, this argument
is unnecessary, because <span class="ph fmvar:ProductName">Questa SIM</span> uses
separate rise/fall delays, so violation regions need not overlap
for a delay solution to be found. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7aa99b85-ebe0-48ee-bd4d-02da5f0afa13">+no_show_cancelled_e</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Filters negative pulses on specify path delays so they do not show
on the output. Default. Use +show_cancelled_e to drive a pulse error
state.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id63d08701-2f99-40ac-b5e8-12a18c4b43fc">+no_tchk_msg</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables error messages issued by timing check system tasks when
timing check violations occur. Notifier registers are still toggled
and may result in the propagation of Xs for timing check violations.</p>
<p class="p">You can disable
individual messages with the <a class="xref fm:HeadingOnly" href="Command_TcheckSet_id1ca1f52f.html#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c__Command_TcheckSet_id1ca1f52f.xml#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c" title="Works in tandem with tcheck_status to report on and enable/disable individual timing checks. Modifies either a check's reporting or X-generation status, and reports the new setting in the Transcript window.">tcheck_set</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2321e890-0927-4834-b47e-0fc5ac0d2ac5">-nocvg</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables covergroup object construction. Also removes the ability
to run builtin covergroup methods during simulation. If you set
this argument, simulation will fail if there is any hierarchical
access to covergroup option variables. This runtime argument is
to assist in determining if simulation performance is being impacted
by covergroup explosion; however, in so determining, it fully disables
the SystemVerilog functional coverage feature. </p>
<p class="p">Using this argument can potentially result in null handle access
if covergroup instance handles are referenced.</p>
<p class="p">Covergroup
does not require the svverification license when -nocvg is used
in the simulation. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id80c6ce18-7197-43c4-ad90-a7b5d4ae6aba">-nocvgmergeinstances</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets any option.merge_instances control to 0, if there is no user-provided
default assignment in the source. Overrides the SVCovergroupMergeInstancesDefault
variable in the <span class="ph filepath italic">modelsim.ini</span> file
when the variable is set to 1. (Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SVCovergroupMergeInstancesDefault', 'questa_sim_user'); return false;">SVCovergroupMergeInstancesDefault</a> in
the User’s Manual.) This argument takes effect only on covergroups
that do not have any explicit assignment to option.merge_instances
in user code. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc97e7ff2-22f0-4c25-908b-33e705bfb4ed">-nodpiexports </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to
not generate C wrapper code for DPI export task and function routines
found at elaboration time. Does not generate the exportwrapper.so
shared object file. </p>
<p class="p">For a description
of when you should use this argument, refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Deprecated Legacy DPI Flows', 'questa_sim_user'); return false;">Deprecated Legacy DPI Flows</a>” in the
User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id255051ed-33dc-4fc7-bbd7-7465337edf3a">-noexcludehiz</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs <span class="ph fmvar:ProductName">Questa SIM</span> to
include truth table rows that contain Hi-Z states in the coverage
count. Without this argument, these rows are automatically excluded. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7c061ff5-b5d0-4a02-96fb-089afa81fee5">-noexcludeternary</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the automatic exclusion of UCDB coverage data rows resulting
from ternary expressions for the entire design. Normal operation
for code coverage is to include rows corresponding to the case where
two data inputs are the same, and the select input is a “don’t care”.
You can use “vlog ‑noexcludeternary &lt;design_unit&gt;” to disable
this automatic exclusion for a specific design unit only.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id930d9336-5c47-4b09-b6e6-3fbe80ceffc0">-noimplicitcoverpoint </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Avoids collecting coverage for implicit coverpoints. By default,
coverage is collected for coverpoints implicitly defined in a cross.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbfaae67b-a83c-432c-baf4-6cff58b2b6ff">+nosdferror</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Errors issued by the SDF annotator while loading the design prevent
the simulation from continuing, whereas warnings do not. Changes
SDF errors to warnings so that the simulation can continue.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id48de4bd2-066b-4555-99e4-6112a7138cb2">+nosdfwarn</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables warnings from the SDF annotator.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idecf1732a-54b8-4096-a34b-2705f7ab0ba3">+nospecify</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables specify path delays and timing checks. Pass this argument
to vopt instead of vsim when using the three-step flow.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9a18d2f2-75d6-4711-b9db-4cf30d8da316">+nowarnBSOB </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables run-time warning messages for bit-selects in initial blocks
that are out of bounds. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0e33783c-b854-432b-bc99-9ffd4a56da4d">+nowarn&lt;CODE | number&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables warning messages
in the category specified by a warning code or number. Warnings
that can be disabled include the code name in square brackets in
the warning message. For example:</p>
<pre class="pre codeblock leveled"><code>** Warning: (vsim-3017) test.v(2): [TFMPC] - Too few port connections. Expected &lt;m&gt;, found &lt;n&gt;.</code></pre><p class="p">The warning
code for this example is TFMPC, and the warning number is 3017.
Therefore, this warning message can be disabled with +nowarnTFMPC
or +nowarn3017.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id81b6a228-72f2-4163-8a7d-25aa554ea91c">+ntc_warn</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables warning messages from the negative timing constraint algorithm.
By default, these warnings are disabled. </p>
<p class="p">This algorithm
attempts to find a set of delays for the timing check delayed net
arguments, such that all negative limits can be converted to non-negative
limits with respect to the delayed nets. If there is no solution
for this set of limits, then the algorithm sets one of the negative
limits to zero and recalculates the delays. This process repeats
until a solution is found. A warning message is issued for each
negative limit set to zero. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7239bb94-413e-4235-8fc8-f3ed4f8d0aef">+ntcnotchks</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Instructs vsim not to simulate timing checks, but to still consider
negative timing check limits for the calculation of delayed input
delays.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2f2cc315-1949-4e3f-b769-944dc90cc8ce">-oldvhdlforgennames</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables the use of a previous style of naming in VHDL for … generate
statement iteration names in the design hierarchy. The GenerateFormat
value controls the previous style. The default behavior is to use
the current style names. This argument duplicates the function of
the OldVhdlForGenNames variable in modelsim.ini, and overrides the
setting of that variable if it specifies the current style. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'GenerateFormat', 'questa_sim_user'); return false;">GenerateFormat</a>, “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Naming Behavior of VHDL for Generate Blocks', 'questa_sim_user'); return false;">Naming Behavior of VHDL For Generate Blocks</a>,”
and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'OldVhdlForGenNames', 'questa_sim_user'); return false;">OldVhdlForGenNames</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3eeb853c-3df6-45e6-a182-2302edddd9de">-onElabError [&lt;value&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Directs the simulator to take different
actions based on the given <var class="keyword varname">value</var>. Possible values are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide0d2945e-1f52-4b2d-b9e8-80d57f2342d3"><p class="p Opt">exit
— The simulator exits after receiving an elaboration error.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf316d7d7-30e4-41f3-a91b-e5265e130e06"><p class="p Opt">stop
— The simulator stops and returns control to the user. If a <span class="ph filepath italic">do</span> file
script is executing at the time of the error, the script will pause.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id997f8fab-3784-46ac-86d0-5a4fe5e74c70"><p class="p Opt">resume
— The simulator returns control to the running <span class="ph filepath italic">do</span> script.
If the -do argument was given on the command line and has not yet
started executing, vsim will run the <span class="ph filepath italic">do</span> script.
If no <span class="ph filepath italic">do</span> script is given,
control returns to the user.</p>
</li>
</ul>
<p class="p">The default behavior when no -onElabError <var class="keyword varname">value</var> is
specified, is to “exit” when running in -c mode, and to “stop” when
running in -i or -gui mode.</p>
<p class="p">You can also specify this argument using lowercase: -onelaberror.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc1e0fb92-0052-4397-abbc-2d80b7fafb71">-onfinish ask | stop | exit | final</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Customizes
the simulator shutdown behavior when it encounters $finish or sc_stop() in the design: </p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1c1d9d1c-e02e-4c4c-8a53-7e05d823ce03"><p class="p">ask —</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5b0ffe24-bec4-476a-bf19-2d5fd2b96557"><p class="p">In batch
mode, the simulation exits. </p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide8f467c2-09b0-42bd-92c4-9370241dd547"><p class="p">In GUI
mode, a dialog box pops up and asks you to confirmation whether
to quit the simulation.</p>
</li>
</ul>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc518fbe8-aba0-4a87-bb99-5336da8fcb96"><p class="p">stop —
Stops simulation and leaves the simulation kernel running.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6c386ccf-052a-478f-872c-1fd25706f65f"><p class="p">exit —
Exits out of the simulation without a prompt.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id305265b7-7467-4761-8d15-27848562bbed"><p class="p">final —
Executes all final blocks then exits the simulation.</p>
</li>
</ul>
<p class="p">By default,
the simulator exits in batch mode, and prompts you in GUI mode.
Edit the OnFinish variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set the default operation of $finish. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'OnFinish', 'questa_sim_user'); return false;">OnFinish</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0332a846-1078-4347-af1b-dc3f036e6980">-pedanticerrors </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Forces display of an error message (rather than a warning) on a
variety of conditions. </p>
<p class="p">You can
view a complete list of errors by executing the command:</p>
<pre class="pre codeblock leveled"><code>verror -kind vsim -pedanticerrors</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idefe707e5-f8b7-47fd-9304-6afd2e3de051">-permit_unmatched_virtual_intf</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables vsim to elaborate designs that have virtual interface declarations,
but do not have actual interface instances that are compatible with
the declarations. Such virtual interface declarations are considered
"unmatched" since there is no matching or compatible interface instance.
By default, unmatched virtual interfaces prevent vsim from elaborating the
design. For further information on this design situation, see "Unmatched
Virtual Interface Declarations" in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id18379949-765c-4a38-a66d-4092495f46e8">-pli "&lt;object list&gt;"</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Loads a comma- or space-separated list of PLI shared objects. The
list must be enclosed in quotes if it contains more than one object.
This is an alternative to specifying PLI objects in the Veriuser
entry in the <span class="ph filepath italic">modelsim.ini</span> file.
(Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'modelsimini Variables', 'questa_sim_user'); return false;">modelsim.ini Variables</a> in the User’s
Manual.) You can use environment variables as part of the path.</p>
<p class="p">Optionally, a shared object file entry can contain an initialization
function specifier:</p>
<p class="p BlockIndent"><var class="keyword varname">filename</var>:<var class="keyword varname">init_function</var></p>
<p class="p">Use a colon (:) to separate the shared object filename from the
initialization function name. Windows systems interpret a colon
in the first 3 characters of the &lt;filename&gt; as a volume designator.
In UNIX, a colon is not reserved and can be specified in the <var class="keyword varname">filename</var>,
but a colon is not allowed in the <var class="keyword varname">init_function</var>.
For this reason, the rightmost ':' is interpreted to be the separator.</p>
<p class="p">To allow any number of ':' characters in the <var class="keyword varname">filename</var>,
a terminating ':' must be added to designate a separator to the
end of the argument.</p>
<p class="p">For example, a UNIX directory named "my:dir" containing a shared
library named "mypli.sl" is specified as:</p>
<p class="p BlockIndent">-pli my:dir/mypli.sl</p>
<p class="p">Or the same shared library with an initialization function named
"myinit" is specified in UNIX as:</p>
<p class="p BlockIndent">-pli my:dir/mypli.sl:myinit</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3169678b-8262-4d13-bd00-6e29e4590293">-plicompatdefault [latest | 2009 | 2005 | 2001]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the VPI object model behavior within vsim. This argument
applies globally, not to individual libraries.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6b0e2273-4a4d-4110-870d-a4550a31fa6e"><p class="p Opt">latest —
This is equivalent to the "2009" argument. This is the default behavior
if you do not specify this argument, or if you specify the argument
without an option.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1d727093-a129-422b-a0bb-47b4f065cdb0"><p class="p Opt">2009 — Instructs
vsim to use the object models as defined in IEEE Std P1800-2009 (unapproved
draft standard). You can also use "09" as an alias.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8c711c2f-31e7-4ec9-9f6d-57b8e322db41"><p class="p Opt">2005 — Instructs
vsim to use the object models as defined in IEEE Std 1800-2005 and IEEE
Std 1364-2005. You can also use "05" as an alias.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id66dbef82-aea1-41e9-8629-ffee36bca5e6"><p class="p Opt">2001 — Instructs
vsim to use the object models as defined in IEEE Std 1364-2001. When
you specify this option, SystemVerilog objects will not be accessible.
You can also use "01" as an alias.</p>
</li>
</ul>
<p class="p">You can also
control this behavior with the PliCompatDefault variable in the
modelsim.ini file, where the -plicompatdefault argument overrides
the PliCompatDefault variable. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'PliCompatDefault', 'questa_sim_user'); return false;">PliCompatDefault</a> in the User’s Manual.</p>
<p class="p">Note that
there are cases where the 2005 VPI object model is incompatible
with the 2001 model, which is inherent in the specifications.</p>
<p class="p">Refer to "<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Verilog Interfaces to C', 'questa_sim_user'); return false;">Verilog Interfaces to C</a>" in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9d736cc1-28e6-4eb5-8f77-d33bd899f01e">+&lt;plusarg&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Makes the argument following the plus sign (+) accessible to the
Verilog PLI routine mc_scan_plusargs(). All plusarg argument values
can be overridden in -restore mode and will take effect when simulation
resumes after restoring the design.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf815f986-f25e-490f-b77b-db4619b852b7">+pulse_e/&lt;percent&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Controls how pulses
are propagated through specify path delays, where &lt;percent&gt; is
a number between 0 and 100 that specifies the error limit as a percentage
of the path delay.</p>
<p class="p">A pulse
greater than or equal to the error limit propagates to the output
in transport mode (transport mode allows multiple pending transitions
on an output). A pulse less than the error limit and greater than
or equal to the rejection limit (see +pulse_r/&lt;percent&gt;) propagates
to the output as an X. If you do not specify the rejection limit,
it defaults to the error limit. For example, consider a path delay
of 10 along with a +pulse_e/80 option. The error limit is 80% of
10 and the rejection limit defaults to 80% of 10. This results in
the propagation of pulses greater than or equal to 8, while all
other pulses are filtered. Note that you can force specify path
delays to operate in transport mode by using the +pulse_e/0 option.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd7b2eb68-0134-48c2-a135-c4c1df65217d">+pulse_e_style_ondetect</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects the "on detect" style of propagating pulse errors (see +pulse_e).
A pulse error propagates to the output as an X, and the "on detect"
style is to schedule the X immediately, as soon as it has been detected
that a pulse error has occurred. The "on event" style is the default
for propagating pulse errors (see +pulse_e_style_onevent).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id68d50da7-c073-49da-9bfc-dbc5217ba78f">+pulse_e_style_onevent</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects the "on event" style of propagating pulse errors (see +pulse_e).
Default. A pulse error propagates to the output as an X, and the
"on event" style is to schedule the X to occur at the same time
and for the same duration that the pulse would have occurred if
it had propagated through normally. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id41eba7da-b567-4ff1-a3b8-dff6d922f09c">+pulse_r/&lt;percent&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls how pulses are propagated through specify path delays,
where &lt;percent&gt; is a number between 0 and 100 that specifies
the rejection limit as a percentage of the path delay. </p>
<p class="p">A pulse
less than the rejection limit is suppressed from propagating to
the output. If the error limit is not specified by +pulse_e then
it defaults to the rejection limit.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcacf1414-674a-47fd-8bbc-d77433f2e7a0">+sdf_nocheck_celltype</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the error check a for mismatch between the CELLTYPE name
in the SDF file and the module or primitive name for the CELL instance.
It is an error if the names do not match.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide2d10959-ab01-472b-82d5-02849d8e7eb9">+show_cancelled_e</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Drives a pulse error state (’X’) for the duration of a negative
pulse on a specify path delay. By default <span class="ph fmvar:ProductName">Questa SIM</span> filters
negative pulses.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide7307908-fb08-4c5f-bfdc-34e5c6f90f3c">-showlibsearchpath</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Returns to the transcript all libraries that will be searched for
precompiled modules. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id16ad71d4-b458-407d-924b-5fbe4872edc2">-solvebeforeerrorseverity=&lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Modifies the severity of suppressible index, out-of-bounds, null-dereference, solve/before
constraint errors. You can edit the SolveBeforeErrorSeverity variable
in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default value. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SolveBeforeErrorSeverity', 'questa_sim_user'); return false;">SolveBeforeErrorSeverity</a> in
the User’s Manual.</p>
<p class="p">Valid values:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id933fc4e8-5e6f-45ee-8a76-13365b1529b8"><p class="p Opt">0 — No
error</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7e8134da-7de4-4bdb-b17e-e88b7d887bcb"><p class="p Opt">1 — Warning</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2591bb62-feaa-4bed-afa3-b28b6cb2f5a1"><p class="p Opt">2 — Error</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide4c0eb90-5869-4aa2-aa63-fdb1517b25b8"><p class="p Opt">3 — Failure
(default)</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idef29a803-fe0f-4f4f-a325-4d2450814c56"><p class="p Opt">4 — Fatal</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1d324a2a-eeff-4707-80ca-eecac3e53e5e">-solveengine {auto | bdd | act} </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects a solver “engine” to use for constrained random generation.
Overrides the setting for the SolveEngine variable in the <span class="ph filepath italic">modelsim.ini</span> file.
(Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SolveEngine', 'questa_sim_user'); return false;">SolveEngine</a> in the User’s Manual.) The
following values for this argument are case-insensitive (for example, you
can specify BDD or bdd).</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id34e94845-cead-4ad2-9e28-352c8699cb04"><p class="p Opt">auto — (default)
Automatically selects the best engine for the current randomization operation. </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id90583cf4-faef-4ded-8ab0-ea62ba84d2f1"><p class="p Opt">bdd — Evaluates
all randomization operations, using the Binary Decision Diagram (BDD)
solver engine. The BDD-based solver can be more efficient with sets
of constraints involving certain bit-wise logical relationships.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id27be6f1c-3c98-4043-8ee9-81c2e132eac1"><p class="p Opt">act — Evaluates
all randomization operations, using the Arithmetic Constraint Tree (ACT)
solver engine. The ACT-based solver can exhibit superior performance
with constraints that entail heavy use of arithmetic operators (+,
-, *, /). </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1eab776c-c8a4-4322-b1fb-9b4b315744b5">-solvefaildebug=&lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables/Enables SystemVerilog randomize() failure debugging. Randomize failure
debugging is on by default.Overrides the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SolveFailDebug', 'questa_sim_user'); return false;">SolveFailDebug</a> <span class="ph FontProperty emphasis">modelsim.ini</span> variable.</p>
<p class="p">When a randomize()
failure is detected during simulation and the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SolveFailSeverity', 'questa_sim_user'); return false;">SolveFailSeverity</a> <span class="ph FontProperty emphasis">modelsim.ini</span> variable
is set to a non-zero value, <span class="ph fmvar:ProductName">Questa SIM</span> generates
a constraint contradiction report for randomize() calls that fail
due to having no solutions. The report displays the minimum set
of constraints that caused the randomize() call to fail. The simulator
excludes information about the protected variables and constraints
from the constraint contradiction report, and the report contains
the <span class="ph FontProperty emphasis">&lt;protected&gt;</span> keyword
instead. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Solver Reports', 'questa_sim_user'); return false;">Solver Reports</a>”.</p>
<p class="p">Valid <var class="keyword varname">value</var>:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfc9bae64-d7dd-4b42-93b1-28530757b929"><p class="p Opt">0 — Disable
solvefaildebug.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id152f7c92-21c1-4a82-a70a-ab82bec22683"><p class="p Opt">1 — (default)
Basic debug (provides a testcase and prints contradicting constraints
with no performance penalty).</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf5f909d3-90ec-42ca-a57a-b1a91b323580"><p class="p Opt">2 — Enhanced
debug (provides constraints in more original form with a runtime performance
penalty).</p>
</li>
</ul>
<p class="p">If no value
is specified, basic debug (1) is enabled.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id979645c0-c520-4057-90c7-f6991ae6b59b">-solvefailseverity=&lt;value1&gt;[&lt;value2&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Defines message severity when
randomize() and randomize(null) failures are detected. When you
specify a single argument, the severity applies to both randomize()
and randomize(null). When you specify two arguments (no space between
them), the first applies to randomize() and the second applies to
randomize(null).</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb12b390f-6d75-4b37-a7e9-c61543956ab2"><p class="p Opt">0
— No error</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id05deffb6-1a6a-43dd-9fca-98f13beb0d87"><p class="p Opt">1
— Warning (default) </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3fa0eb38-eb3e-4d48-8626-c229db31c367"><p class="p Opt">2
— Error</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id70ce1388-f3fe-47f9-aff9-986eaa32f572"><p class="p Opt">3
— Failure</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0408d974-d1e0-4533-a212-ddb7c5b30fb6"><p class="p Opt">4
— Fatal</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3485f7b2-8963-43a9-bc77-ba0bfca8a674">‑solvefailtestcase[=&lt;filename&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates a simplified testcase when a randomize() failure is encountered,
and outputs the testcase to the specified file. If you do not specify
a filename, the testcase is written to the Transcript. Testcases
for 'no-solution' failures are produced only if you have enabled
'-solvefaildebug'.</p>
<p class="p">The simulator excludes information about the protected variables
and constraints from the testcases, and the testcases contains the <span class="ph FontProperty emphasis">&lt;protected&gt;</span> keyword
instead.</p>
<p class="p">For example:</p>
<pre class="pre codeblock"><code>class TFoo;
    // &lt;protected&gt;
endclass</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id96e03c23-5eb7-4001-9c2d-8c93dd6a6e55">-solveinfo[=&lt;option&gt;[,&lt;option&gt;…]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables and specifies solver
debug output configuration. If you do not specify any option, the
simulator enables debug verbosity level 1.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf585d3d8-cd41-4d94-8636-f1564e130896"><p class="p Opt">1—
(default) Specifies the least verbosity level of the output. </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id94e7cc75-24bc-4949-bfe1-bc11418c6374"><p class="p Opt">2
— Specifies the most verbosity level of the output.</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0103545c-b32f-455a-b89d-810fba80f5ce"><p class="p Opt">gentc
— Dumps testcase for randset immediately before attempting to solve.</p>
</li>
</ul>
<p class="p">For example:</p>
<pre class="pre codeblock"><code>vsim -solveinfo</code></pre><pre class="pre codeblock"><code>vsim -solveinfo=2</code></pre><pre class="pre codeblock"><code>vsim -solveinfo=1,gentc</code></pre><p class="p">The simulator excludes information about the protected variables
and constraints from the report, and the report contains the <span class="ph FontProperty emphasis">&lt;protected&gt;</span> keyword
instead.</p>
<p class="p">For example:</p>
<pre class="pre codeblock"><code>class TFoo;
    // &lt;protected&gt;
endclass</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc6788cd2-f2e5-4ae8-a811-b13425f39c80">-solveinfoclassfilter=&lt;class_name_prefix&gt;[,&lt;class_name_prefix&gt; ...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Restricts the -solveinfo and
-solveverbose output to class::randomize() calls if the name of
the class type being randomized matches with one of the specified <var class="keyword varname">class_name_prefix</var> strings.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use the -solveinfoclassfilter argument in conjunction with
the -solveinfo or ‑solveverbose argument.</p>
</div>
<p class="p">For example:</p>
<pre class="pre codeblock"><code>vsim -solveinfo -solveinfoclassfilter=TFoo</code></pre><pre class="pre codeblock"><code>vsim -solveinfo=2,gentc -solveinfoclassfilter=TBar,TBaz</code></pre><div class="note note"><span class="notetitle">Note:</span> <p class="p">A <var class="keyword varname">class_name_prefix</var> string, <span class="ph FontProperty emphasis">“TFoo”,</span> matches
with class types “<span class="ph FontProperty emphasis">TFoo”</span>,
“<span class="ph FontProperty emphasis">TFoo__1</span>”, <span class="ph FontProperty emphasis">“TFooBar”</span>,
and so on. To match all types of a parameterized class, <span class="ph FontProperty emphasis">“TBar</span>”,
specify a prefix, <span class="ph FontProperty emphasis">“TBar__</span>”.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id46806566-7c67-457f-992c-69c46ee44f06">‑solverev &lt;version&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies random sequence generation compatibility with a prior
letter release for the SystemVerilog solver. (It does not apply
to the SystemC/SCV solver.) You can use this argument to get the
same random sequences during simulation as in a prior letter release. The
&lt;version&gt; is a string of a release number and letter, such as
6.2a. (-solverev 6.2a). Only prior letter releases (within same
number release) are allowed. For example, for Relase 6.2b you can
specify "-solverev 6.2" or "-solverev 6.2a", but you cannot specify
"-solverev 6.1f". Refer also to the <span class="ph FontProperty emphasis">modelsim.ini</span> "<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SolveRev', 'questa_sim_user'); return false;">SolveRev</a>" variable in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb250c93e-6f34-4e51-8f89-d53c7e21120c">-solverecord[=filename]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Records randomize() results to
a solver recording file, &lt;filename&gt;. If you do not specify &lt;filename&gt;,
the tool writes to <span class="ph filepath">solver.dat</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idaa6e40be-5cf0-4beb-a6d1-69057f5212a7">-solvereplay[=filename]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Replays randomize() results from
a solver recording file &lt;filename&gt;. If you do not specify &lt;filename&gt;,
the tool reads from <span class="ph filepath">solver.dat</span> file. Once the
solver replay executes all the randomize() calls recorded in the
solver recording file, it evaluates any subsequent randomize() calls
in a normal (non-replay) manner.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide5a77559-c28f-4c3f-8c4e-ab7315195a40">-solvereplayopt[[+|-]=opt]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies solver replay options.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8313c695-71c5-42b3-b9be-bd7f7aad6a44"><p class="p Opt">validate
— Checks for invalid cases where non-random variables may have changed during
solver replay.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1e15c5bf-dc55-4a93-b2cc-644398f40ce3">-solvetimeout &lt;val&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the solver timeout threshold (in seconds). Used to improve
the handling of randomize() timeouts. A randomize() call will fail
if the CPU time required to evaluate any randset exceeds the specified
timeout. Default: 500. A value of 0 disables the timeout feature.
Refer also to the <span class="ph FontProperty emphasis">modelsim.ini</span> "<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SolveTimeout', 'questa_sim_user'); return false;">SolveTimeout</a>" variable in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4167aa1f-835d-4adf-9f82-a4918464f6d5">‑solveverbose</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Reports information about randomize() call processing.</p>
<p class="p">The simulator excludes information about the protected variables
and constraints from the report, and the report contains the <span class="ph FontProperty emphasis">&lt;protected&gt;</span> keyword
instead.</p>
<p class="p">For example:</p>
<pre class="pre codeblock"><code>Random Variables:
    bit [31:0] blue_wt (priority=1)
    &lt;protected&gt;
    &lt;protected&gt;</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4ef38c3b-8299-4708-8f55-c0ccc40dc6d2">‑sv_lib &lt;shared_obj&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(required
for use with DPI import libraries) Specifies the name of the DPI
shared object with no extension. Can be used with -load_elab to
include DPI shared import libraries at elaboration. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DPI Use Flow', 'questa_sim_user'); return false;">DPI Use Flow</a>” in the User’s Manual for
additional information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idcd679111-9bdd-425f-9d41-0fb59774a2f0">-sv_liblist &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the name of a bootstrap file containing the names of DPI
shared objects (libraries) to load. Refer to “DPI File Loading”
in the User’s Manual for format information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id61b44803-04bc-481b-a630-5ab4a6a36ef6">-sv_reseed {random | &lt;integer&gt;}</dt>
<dd class="dd ArgumentDescription"><p class="p">(Valid only when specified with -load_elab
or -restore). Alters the reseed behavior of the -sv_seed argument,
as follows:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7c14005b-d9ec-442e-9833-1d6743b48d0e"><p class="p">Specified
with -load_elab — Behavior is identical to ‑sv_seed.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id08a42cba-cf20-4d09-a97e-1bae301e2590"><p class="p">Specified with
-restore — Behavior is to issue the sv_reseed command with the specified
argument immediately after the simulation is restored.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4c362278-c4ec-4345-a765-40a29c121c5f"><p class="p">Specified as
part of a UVM-Aware debug flow (requires questa_uvm_pkg 1.2.3),
the random sequences generated by UVM will change. Can be disabled
with vsim -uvmcontrol=-reseed. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id7a143edb-1b48-4f34-867f-e8d33b6d535c">-sv_root &lt;dirname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the directory name to use as the prefix for DPI shared
object lookups.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id755df836-e15b-486d-b074-d73ecd608540">-sv_seed &lt;integer&gt; | random </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Seeds the root random number generator for SystemVerilog threads
with either a user-specified integer, or a random number generated
by <span class="ph fmvar:ProductName">Questa SIM</span>. Also seeds
the shuffle() array ordering operator. </p>
<p class="p">A valid seed
value is any non-negative 32-bit integer. Any invalid seed values
trigger a warning message and are ignored. Edit the Sv_Seed variable
in the modelsim.ini file to set a permanent default. </p>
<p class="p">Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Seeding the RNG', 'questa_sim_user'); return false;">Seeding the RNG</a>” in the User’s Manual
for more information.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The Sv_Seed variable in the <span class="ph filepath italic">modelsim.ini</span> file
is read-only, and you cannot change it with the setenv command (that
is, it reflects the current value specified by <a class="xref fm:HeadingOnly" href="Command_Restart_id52630450.html#id52630450-c9c2-4188-8089-68c978b440b7__Command_Restart_id52630450.xml#id52630450-c9c2-4188-8089-68c978b440b7" title="Reloads the design elements and resets the simulation time to zero.">restart</a> ‑sv_seed). </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4d64199a-7319-428c-ae69-db7667453430">-svext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables or disables non-LRM compliant SystemVerilog language extensions with
a comma-separated list of arguments. Any settings to this argument
override your settings of the SvExtensions <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SvExtensions', 'questa_sim_user'); return false;">SvExtensions</a> in
the User’s Manual.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id71a34755-57ae-43e0-bc70-dfb5c53d1379"><p class="p Opt">+
— activates the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddfb02183-d239-4383-a789-c9f9b5a96d88"><p class="p Opt">- — deactivates
the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
</ul>
<p class="p">If you
do not specify either a “+” or “-”, the command assumes you are
activating the specified <span class="ph FontProperty emphasis">extension</span>.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id3c74687f-05e7-4d72-80fd-d6c27e513890"><p class="p Opt">&lt;extension&gt;
—</p>
<p class="p">altdpiheader — Supports the alternative style function signature
generated in a DPI header.</p>
<p class="p">aptviinexpr — Allows the parameter reference through virtual
interface in part-select expression.</p>
<p class="p">cfce —
Generates an error message if $cast is used as a function and the
casting operation fails.</p>
<p class="p">cfmt — Supports C-like formatting for specifires with the pound
sign (#) prefix, such as ‘%#x’ or ‘%#h’.</p>
<p class="p">dfsp — Sets the default format specifier to %p if you do not
provide one for unpacked arrays in display-related tasks.</p>
<p class="p">expdfmt — Interprets format specifiers in string variables passed
to $display as format specifiers, not normal strings. For $sformatf,
arguments outnumbering the number of format specifiers are appended
to the return string.</p>
<p class="p">extscan — Enables support for values greater than 32 bits in
string methods, such as atohex, atoi, atobin, and atooct. By default,
these methods return a 32-bit value irrespective of the variable
type. This extension returns the value indicated by the variable
type. For example, given the following:</p>
<pre class="pre codeblock"><code>longint d;
string s = “12341231234abcd”;
d = s.atohex();</code></pre><p class="p">by default, d will be 64’h000000001234abcd, where if you specify
extscan,  d will be 64’h123412341234abcd</p>
<p class="p">fmtcap — Prints capital hex digits with %X/%H in display calls.</p>
<p class="p">iddp —
Specifies to ignore the DPI disable protocol check. For example,
the following fatal error will be downgraded to a suppressible warning:
** Fatal: (vsim-3765) The exported task or function 'block20' has
been called from within a disabled context. This is illegal.</p>
<p class="p">jnds — Schedules the fork/join_none processes at the end of the
active region.</p>
<p class="p">lfmt — Zero-pad data if '0' prefixes width in format specifier
(for example, "%04h").</p>
<p class="p">noexptc — Ignores DPI export of SystemVerilog type name when
overloading a check.</p>
<p class="p">pbi — Specifies pointer-based comparison of class handles.</p>
<p class="p">realrand — (Questa Simulator Products Only) Enables randomization
of ‘real’ variables and constraints in constraint expressions. By
default, the extension is enabled. Use the -svext=-realrand argument
to disable this extension.</p>
<p class="p">The tool supports <span class="ph FontProperty emphasis">dist</span> constraint
construct with real-type operands with the following restrictions:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id51fef6c3-3ebf-4bb4-b717-572933e8155f"><p class="p">The tool
supports real-types for the LHS operand. For example:</p>
<pre class="pre codeblock"><code>my_real_var dist { 1, 3, 11 };</code></pre></li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd9796d21-f3bd-428d-9201-a623a6621d7f"><p class="p">The tool supports
real-types for RHS value ranges.</p>
<p class="p">If a value range specifies a range, the following holds true:</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9197a81e-4563-415e-9986-54b231bb9c54"><p class="p">The tool
supports only the “:/” weight operator, and does not support the
“:=” operator.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6e4d3001-05c9-4b02-b6df-26a5bcdf0398"><p class="p">You must specify
an explicit weight for the range. The tool does not support the
default weight of “:=1”. For example:</p>
<pre class="pre codeblock"><code>a dist { 1.0, [2.0:3.0] };</code></pre></li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf4cc2c36-533b-4013-b7e6-0b2229dc6281"><p class="p">The probability
for selecting a single value from a specified range is UNDEFINED.
For example:</p>
<pre class="pre codeblock"><code>a dist { 1.0 := 1, [2.0:3.0] :/ 2 };</code></pre></li>
</ul>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfbcdcb33-2e2c-46ee-9c16-6d972206d773"><p class="p">The tool does
not support real-types for weight expressions. For example:</p>
<pre class="pre codeblock"><code>a dist { 1.0 := 3.14, 2.0 := 9.99 };</code></pre></li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Randomization of real-type variables or constraints
requires a SystemVerilog Real Number Modeling (svrnm) license. If
the license check fails, real-type number support is disabled.</p>
</div>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide3301d16-8973-4eb1-b92e-44b5a09a7c96">-svrandext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables or disables non-LRM compliant SystemVerilog constrained
random language extensions, with a comma-separated list of arguments.
Any settings specified by this argument override your SvRandExtensions <span class="ph FontProperty emphasis">modelsim.ini</span> variable.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5c61e745-106a-4dab-ae29-6eeb078c58ad"><p class="p Opt">+
— activates the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id67dec7f8-8538-4b5f-8bbe-b712e4552b17"><p class="p Opt">-
— deactivates the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
</ul>
<p class="p">If you
do not specify either a “+” or “-”, the command assumes you are
activating the specified <span class="ph FontProperty emphasis">extension</span>.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1c698a36-338a-482b-9be7-c5057308c2c9"><p class="p Opt">&lt;extension&gt;
—</p>
<p class="p">arraymode — Enables a non-LRM compliant form of rand_mode for
random unpacked arrays (fixed, dynamic, queues, associative). When
you enable this extension (along with the vlog or vopt -svext=arraymode
extension), every random unpacked array keeps track of its rand_mode
value independently of the rand_mode values of its elements. This
extension is disabled by default. </p>
<p class="p">deepcheck — Enabled by default, the deepcheck extension allows class::randomize(null)
calls to recursively consider constraints from member 'rand' class
handles. Use “SvRandExtensions = -deepcheck” or “vsim ‑svrandext=‑deepcheck”
to disable this extension.</p>
<p class="p">funcback — Allows functions to be called multiple times, in constraints
with complex interactions between the function input(s) and function
output (ACT solver only). By default (non-funcback behavior), the
solver evaluates random variables related to the input(s) of a function
call before random variables that depend on the output of the function
call; the function call executes at most once. If a constraint contradiction occurs
while evaluating the random variables that depend on the output
of the function call, randomize() fails. If you enable funcback,
the solver evaluates random variables related to the input(s) and
output of a function call simultaneously; the function call can
execute multiple times if the output of the function call does not satisfy
the existing constraints. If no solution is found after executing
the function 100 times, randomize() fails</p>
<p class="p">nodist — Interprets 'dist' constraint as an 'inside' constraint
(ACT solver only).</p>
<p class="p">noorder — Ignores solve/before ordering constraints (ACT solver
only).</p>
<p class="p">pathseed — Seeds different module instances differently with
hierarchical pathname based permutation. This extension is disabled
by default.</p>
<p class="p">purecheck — Suppresses the invocation of pre_randomize() and
post_randomize() functions for class::randomize(null) calls. This
extension is disabled by default. When disabled, there will be no
changes to the pre-existing simulation behavior.</p>
<p class="p">prerandfirst — Calls the pre_randomize() functions of class instances
referenced by random dynamic array/queue fields before registering/evaluating
the constraints in the parent class. This extension is disabled
by default.</p>
<p class="p">promotedist
— Promotes the priority of a 'dist' constraint if its target has
no solve/before constraint.</p>
<p class="p">randindex — Enabled by default, this extension allows random
variables in index expressions for both packed and unpacked arrays
within constraints.</p>
<p class="p">randstruct — Treats all fields of an unpacked struct as 'rand',
regardless of whether an explicit 'rand' attribute is specified
for the field or not.</p>
<p class="p">skew — Skews randomize results (ACT solver only).</p>
<p class="p">strictstab — Enables “strict” random stability, which guarantees
that two instances of the same class, having the same randstate,
will generate the same randomize() results, regardless of the order
in which the randomize() calls are made and independent of any randomize()
calls that are made before them. Enabling this option can negatively impact
randomize() performance for some scenarios. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9cd39349-c34e-49e0-83ae-cc58095d220d">-togglemaxrealvalues &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the maximum number of SystemVerilog real values to record
for toggle coverage of a given signal. You can change this limit
variable on a per-signal basis. You can modify the default of 100
values by editing the ToggleMaxRealValues <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleMaxRealValues', 'questa_sim_user'); return false;">ToggleMaxRealValues</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idb1c7041b-e6bb-4e5a-a27c-0cdc27b96a65">-togglepackedasvec</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies to treat SystemVerilog packed structures and multi-d arrays
as flattened vectors for toggle coverage. Overrides the TogglePackedAsVec <span class="ph FontProperty emphasis">modelsim.ini</span> variable default
setting of off (0). Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'TogglePackedAsVec', 'questa_sim_user'); return false;">TogglePackedAsVec</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd6a815fe-e3ed-4e4f-a511-d22daa96024f">-toggleportsonly</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables only ports for inclusion in toggle coverage numbers; excludes
internal signals from coverage metrics. If you want to see coverage
of all ports in the design, use the “vopt +acc=p” command — but
note that this turns off inlining, and could result in a significant
performance penalty. You can selectively enable toggle coverage
on specific ports with the “vopt +acc=p+&lt;selection&gt;” command.
Overrides any global value set by the TogglePortsOnly <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'TogglePortsOnly', 'questa_sim_user'); return false;">TogglePortsOnly</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf0625e77-074e-4b04-b985-48acd2d6370c">-togglevlogenumbits</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies to treat SystemVerilog enum types as reg-vectors for toggle
coverage. Overrides the default setting of the ToggleVlogEnumBits
variable (off(0)) in the<span class="ph filepath italic">modelsim.ini</span>.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleVlogEnumBits', 'questa_sim_user'); return false;">ToggleVlogEnumBits</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id86c250b5-9792-4aa5-b7d5-e9614992f873">-togglevlogreal</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Includes Verilog real value types in toggle coverage. Overrides
the default setting of the ToggleVlogReal variable (off(0)) in the <span class="ph filepath italic">modelsim.ini</span>.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleVlogReal', 'questa_sim_user'); return false;">ToggleVlogReal</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idad8357c8-f532-4a23-a22e-2011e6a0c929">-trace_dpi &lt;val&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the tracing level for DPI-C. By default, tracing for DPI-C
import/export calls is disabled (0). Valid &lt;val&gt; settings are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id29c07598-9a35-4cb5-b3a9-0dc1c6b946f5"><p class="p Opt">1 — Enables
all tracing</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbd1d1d7b-f2f8-4958-9671-dc74be8502e8"><p class="p Opt">0 — Disables
all tracing</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id12642609-034a-4a64-8674-b03ad350df10"><p class="p Opt">i — Enables
the tracing of DPI import calls only</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbf436def-33c0-410c-b0ab-29d2727946ef"><p class="p Opt">e — Enables
the tracing of DPI export calls only</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf70c04b3-4c86-4612-aa8e-b10bdde48f72"><p class="p Opt">a — Enables
the tracing of DPI import/export call arguments only</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id9db9dfc4-c01c-4016-bc0c-f1b3696ab678">+transport_int_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects transport mode with pulse control for single-source nets
(one interconnect path). By default, interconnect delays operate
in inertial mode (pulses smaller than the delay are filtered). In
transport mode, narrow pulses are propagated through interconnect
delays. </p>
<p class="p">This argument
works for both Verilog and VITAL cells, though the destination of
the interconnect must be a Verilog cell. The source can be VITAL
or Verilog. This argument works independently from +multisource_int_delays.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id191f8551-d644-4251-9eef-d5245b10ea90">+transport_path_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects transport mode for path delays. By default, path delays
operate in inertial mode (pulses smaller than the delay are filtered).
In transport mode, narrow pulses are propagated through path delays.
Note that this argument affects path delays only, and not primitives.
Primitives always operate in inertial delay mode.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ideb36087d-ccd8-47c8-b068-f7b7e2481317">+typdelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(default)
Selects the typical value in min:typ:max expressions. Has no effect
if you specified the min:typ:max selection at compile time.</p>
<p class="p">If you specify
the +mindelays, +typdelays, or +maxdelays flag with vopt, and specify
a different flag with vsim, the simulation can use the delay value
based upon the flag specified with vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4efc4d6a-f241-4974-8314-cdbbc552c226">-unattemptedimmed</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Includes any unexecuted immediate assertions in the coverage calculations
for Total Coverage displayed in the GUI or in the coverage report.
By default, the displayed calculations do not include unexecuted
immediate assertions. You can set this functionality for all simulations
with the UnattemptedImmediateAssertions <span class="ph filepath italic">modelsim.ini</span> file
variable. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'UnattemptedImmediateAssertions', 'questa_sim_user'); return false;">UnattemptedImmediateAssertions</a> in
the User’s Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2e9841e7-fb1a-43b2-b196-6111fe62f870">-v2k_int_delays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Makes interconnect delays visible at the load module port, per the
IEEE 1364-2001 spec. By default, <span class="ph fmvar:ProductName">Questa SIM</span> annotates
INTERCONNECT delays in a manner compatible with Verilog-XL. If you
have $sdf_annotate() calls in your design that are not getting executed,
add the Verilog task $sdf_done() after your last $sdf_annotate()
to remove any zero-delay MIPDs that may have been created. You can
use this in tandem with the +multisource_int_delays argument.</p>
<p class="p">Refer to <a class="xref fm:HeadingOnly" href="Command_Sdfcom_id5dd46946.html#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d__Command_Sdfcom_id5dd46946.xml#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d" title="Compiles the specified SDF file.">sdfcom</a> for SDF
compilation information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idfcfa12f0-4fd2-408d-ac4e-563298564c4d">-work &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) When using a 2-step flow, overrides
the library in which vsim writes the optimized design generated
by the internally invoked vopt command. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida037c441-b57e-4076-82b3-be23e6d8c9c2">-wrealdefaultzero</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
For nets declared as wreal, sets the default value for an undriven
wreal net to zero (0). </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1591dc16-8e69-4067-b141-22e2f52b34f6">-wreal_resolution &lt;val&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
For Verilog nets declared as wreal, selects the resolution function
that <span class="ph fmvar:ProductName">Questa SIM</span> uses to
compute the effective value for multiple drivers on wreal nets.
Conflicting real values on a wreal net are passed through a resolution
function, which you specify with one of the following enum values: </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id115a3cb8-a768-4b5a-a4a9-cae6f9762689"><p class="p Opt">DEFAULT
— Single active driver only </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idbf927aa8-f468-461f-8773-b306fc6f6b1c"><p class="p Opt">4STATE
— Verilog 4-state resolution </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id565b0379-9ce4-427c-b5e3-fc6f2b87784d"><p class="p Opt">SUM — Sum
of all driver values </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id69653c26-70d1-45b3-a264-5b5da6c2a9b3"><p class="p Opt">AVG — Average
of all driver values </p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id57dbf0db-d153-4b6e-914a-be1291d61864"><p class="p Opt">MIN — Smallest
of all driver values</p>
</li>
<li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ida321b7d6-74ff-4d5d-90d9-c38b7cc259b9"><p class="p Opt">MAX — Largest
of all driver values </p>
</li>
</ul>
<p class="p">The resultant value from the computation then appears on the
net. </p>
</dd>
</dl>
</div>
<div class="section ArgumentSet" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc9347bfd-0f74-4bee-83eb-cdae0d88e473"><h2 class="title Subheading sectiontitle">SystemC
Arguments </h2><dl class="dl ArgumentList" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id89b78204-5788-4893-825a-153600957365"><dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id410cbf71-bf64-452d-8775-377397f3b69b">-noscmainscopename</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
When design units are instantiated under sc_main, <span class="ph fmvar:ProductName">Questa SIM</span> creates a scope called sc_main,
which gets appended to the hierarchical path returned by the name() function.
This scope name renders the design incompatible with OSCI. The ‑noscmainscopename
argument strips out the sc_main scope name from the output of the name()
function. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddd2d6020-f6a4-40fd-b9e5-8be56878bca4">-scasyncupdate</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables asynchronous request
updates, async_request_update(), for SystemC primitive channels
(sc_prim_channel) in accordance with SystemC IEEE 1666-2011 LRM. By
default, asynchronous request updates are not enabled. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idd491314e-7e98-4733-86cb-6bff7fed21da">-scchkpntrestore</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables support for checkpoint and restore
commands for a design that contains restricted types of SystemC
module (noted below). By default, if a design contains a SystemC module,
checkpoint and restore are disabled for the whole design. However,
this argument allows checkpoint and restore on the whole design
that contains the following types of SystemC modules.</p>
<ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0d0f2417-08a7-4199-8236-3df0b87543a1"><p class="p">SystemC
module is used as dummy wrapper.</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id5ef9868e-41d5-4846-9d8f-3784cd232325"><p class="p">SystemC region
of the design does not contain any active constructs, such as signal, variable,
events, or processes. </p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If you use this argument with active SystemC regions, <span class="ph fmvar:ProductName">Questa SIM</span> displays one or
more warnings that this not expected usage. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id1da6ee31-79de-45ef-b834-16b2c1724e02">-scdpidebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables DPI debug single-stepping
across SystemC-SystemVerilog call boundaries for SystemVerilog breakpoints
placed inside an export function call initiated from an SC_METHOD. </p>
<p class="p">Turns
on debugging support for DPI out-of-the-blue calls from a SystemC
method, when combined with the vsim argument -dpioutoftheblue. Refer
to -dpioutoftheblue for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc1addb7c-de2a-4073-9faf-a6998ddb3b38">-sclib &lt;library&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the design library where
the SystemC shared library is created. By default, the SystemC shared
library is created in the logical work library. This argument is necessary
only when the shared library is compiled in a design library other
than the logical work directory (using sccom -link -work &lt;lib&gt;).
For more information on the sccom -link and -work arguments, see <a class="xref fm:HeadingOnly" href="Command_Sccom_id16c2860f.html#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0__Command_Sccom_id16c2860f.xml#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0" title="Provides two different functions: sccom uses an external C/C++ compiler to compile SystemC source code into the work library, while sccom -link takes compiled source code and links the design.">sccom</a>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id8419e977-6ef8-48ca-90ba-07b4476b3af5">-scnolps </dt>
<dd class="dd ArgumentDescription"><p class="p">Removes the leading hierarchical path separator
in mixed-language designs.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id296ff4ee-c1eb-445a-8f76-e65a8d89a86b">‑scstacksize &lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Set global stack size for all SystemC threads in the design to the
value supplied, as well as the implicitly created DPI-SC thread. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id4e22b9a8-5a3d-4ec5-bc01-ad75b672f382"><p class="p Opt">&lt;value&gt;
— an integer multiplier followed by the size unit, which can be
either Kb(kilobyte), Mb(megabyte) or Gb(gigabyte). Examples:</p>
<pre class="pre codeblock leveled"><code>vsim -scstacksize '1000 Kb'</code></pre><pre class="pre codeblock leveled"><code>vsim -scstacksize '1 Mb'</code></pre><pre class="pre codeblock leveled"><code>vsim -scstacksize '1 Gb'</code></pre></li>
</ul>
<p class="p">You can
also set the stack size for all SystemC threads using the ScStackSize <span class="ph filepath">modelsim.ini</span> file
variable. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ScStackSize', 'questa_sim_user'); return false;">ScStackSize</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf67319d8-319c-4694-b839-d0b321b44df8">-sc_arg &lt;string&gt; ...</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a string representing a startup argument, which is subsequently accessible
from within SystemC using the sc_argc() and sc_argv() functions
(refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Accessing Command-Line Arguments in SystemC-22', 'questa_sim_user'); return false;">Accessing Command-Line Arguments in SystemC-22</a>” in the User’s Manual.</p>
<p class="p">If you
specify multiple SystemC startup arguments, each must have a separate
‑sc_arg argument. SystemC startup arguments are returned by sc_argv()
in the order in which they appear on the command line. White space
within the &lt;string&gt; is not treated specially, and the entire
string (including white space) is accessible as a single string
among the strings returned by sc_argv().</p>
</dd>
</dl>
</div>
<div class="section ArgumentSet" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id2bb45c78-cf0e-4d10-97de-1c03fcdd3430"><h2 class="title Subheading sectiontitle">Object
Arguments</h2><p class="p">The object
arguments can be a [&lt;library_name&gt;].&lt;design_unit&gt;, an <span class="ph filepath">.mpf</span> file,
a <span class="ph filepath italic">.wlf</span> file,
or a text file. You can specify multiple design units for Verilog
modules and mixed VHDL/Verilog configurations. </p>
<dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idce2a2b2b-143b-4a36-98d9-c2d21ae06263">&lt;library_name&gt;.&lt;design_unit&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a library and associated design unit; you can make multiple
library/design unit specifications. If you do not specify a library,
the work library is used. You cannot use the wildcard character
(*) for this argument. You can use environment variables. &lt;design_unit&gt;
may be one of the following:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id22d644c0-950c-4909-a86b-f72ff121ffd4" class="table" frame="void" border="0" rules="none"><colgroup><col style="width:2.357in" /><col style="width:3.818in" /></colgroup><tbody class="tbody"><tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">&lt;configuration&gt;</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">Specifies the VHDL configuration
to simulate.</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">&lt;module&gt; …</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">(optional) Specifies
the name of one or more top-level Verilog modules to be simulated.</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">&lt;entity&gt; [(&lt;architecture&gt;)]</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">(optional) Specifies
the name of the top-level VHDL entity to be simulated. The entity
may have an architecture optionally specified; if omitted the last architecture
compiled for the specified entity is simulated. An entity is not
valid if a configuration is specified.<a name="fnsrc_2" href="#fntarg_2"><sup>2</sup></a></p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">&lt;optimized_design_name&gt;</p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">(optional) Specifies
the name(s) of the optimized design(s). See the <a class="xref fm:HeadingOnly" href="Command_Vopt_iddd90284e.html#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__Command_Vopt_iddd90284e.xml#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" title="Performs global optimizations on designs after they have been compiled with vcom or vlog.">vopt</a> command.</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">You can specify
multiple optimized top modules as a space-separated list. If all
design modules are optimized, they will be elaborated as individual
optimized designs. Where top modules are a combination of optimized
and unoptimized design units, the unoptimized design units will
not be optimized, and will be elaborated as unoptimized top modules.
If all of the top modules are unoptimized, they will be optimized
during elaboration. Elaboration of multiple top design units for
Power Aware and Schematic debugging is supported only for designs
in which all design units are unoptimized.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idf83ffdd4-4165-4a3a-afa7-0f445892a305">&lt;MPF_file_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Opens the specified project.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__iddf0bcf29-dda8-45ff-8272-42452e1e4bfc">&lt;WLF_file_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Opens the specified dataset. When you open a WLF file using the
following command:</p>
<pre class="pre codeblock leveled"><code>	vsim test.wlf</code></pre><p class="p">The default
behavior is to not automatically load any signals into the Wave
window. To change this behavior so that the Wave window contains
all signals in the design, set the preference PrefWave(OpenLogAutoAddWave)
to 1 (true).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id16a78c20-5753-4cf2-92af-ece65819296c">&lt;text_file_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Opens the specified text file in a Source window.</p>
</dd>
</dl>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><ul class="ul"><li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__idc858ae98-debf-4460-b7d4-dce572cc920e"><p class="p">Invoke vsim
on the entity, cpu, and assign values to the generic parameters,
edge and VCC. </p>
<p class="lines ApplCommand leveled">vsim -gedge=’"low high"’ -gVCC=4.75 cpu</p>
<p class="p">If working within
the <span class="ph fmvar:ProductName">Questa SIM</span> GUI, you
would enter the command as follows:</p>
<p class="lines ApplCommand leveled">vsim {-gedge="low high"} -gVCC=4.75 cpu</p>
<p class="p">Instruct <span class="ph fmvar:ProductName">Questa SIM</span> to view the results
of a previous simulation run stored in the WLF file<span class="ph filepath italic">sim2.wlf</span>.
The simulation is displayed as a dataset named <span class="ph filepath italic">test</span>.
Use the -wlf argument to specify the name of the WLF file to create
if you plan to create many files for later viewing. </p>
<p class="lines ApplCommand leveled">vsim -view test=sim2.wlf</p>
<p class="p">For example:</p>
<p class="lines ApplCommand leveled">vsim -wlf my_design.i01 my_asic structure <br />
vsim -wlf my_design.i02 my_asic structure </p>
<p class="p">Annotate instance
/top/u1 using the minimum timing from the SDF file <span class="ph filepath italic">myasic.sdf</span>. </p>
<p class="lines ApplCommand leveled">vsim -sdfmin /top/u1=myasic.sdf</p>
<p class="p">Use multiple
arguments to annotate multiple instances:</p>
<p class="lines ApplCommand leveled">vsim -sdfmin /top/u1=sdf1 -sdfmin /top/u2=sdf2 top</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id0f6266af-29c0-4bee-8215-0cdad16a8e2f"><p class="p">This example
searches the libraries <span class="ph filepath italic">mylib</span> for <span class="ph filepath italic">top(only)</span> and <span class="ph filepath italic">gatelib</span> for <span class="ph filepath italic">cache_set</span>.
If the design units are not found, the search continues to the work
library. Specification of the architecture (<span class="ph FontProperty emphasis">only</span>)
is optional.</p>
<p class="lines ApplCommand leveled">vsim ’mylib.top(only)’ gatelib.cache_set</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide3f58cc6-6e57-4edd-8008-7c012a6196fb"><p class="p">Invoke vsim
on test_counter and run the simulation until a break event, then
quit when it encounters a $finish task. </p>
<p class="lines ApplCommand leveled">vsim -do "set PrefMain(forceQuit) 1; run -all" work.test_counter</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__ide9ba9705-cb81-43e7-b552-ac57c0fd400b"><p class="p">Enable the
display of Start, End, and Elapsed time as well as a message count
summary. Echoing of the command line is disabled</p>
<p class="lines ApplCommand leveled">vsim -stats=time,-cmd,msg</p>
</li>
<li class="li" id="id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__id6029d50d-f31f-4847-aaa8-9cb552c9d65e"><p class="p">The first
-stats argument is ignored. The none option of the second -stats
argument disables all modelsim.ini settings and then enables the
perf option.</p>
<p class="lines ApplCommand leveled">vsim -stats=time,cmd,msg -stats=none,perf</p>
</li>
</ul>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_CommandsNZ_id3dbfc077e.html" title="This chapter describes Questa SIM commands, listed alphabetically from N through Z, that you can enter either on the command line of the Main window or in a DO file.">Commands (N - Z)</a></div>
</div>
</div></div>
<div class="fn"><a name="fntarg_1" href="#fnsrc_1"><sup>1</sup></a>  This
license feature is reserved upon vsim invocation.</div><div class="fn"><a name="fntarg_2" href="#fnsrc_2"><sup>2</sup></a>  Most UNIX
shells require arguments containing () to be single-quoted to prevent
special parsing by the shell. See the examples below.</div></div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_ref"
                DocTitle = "Questa® SIM Command Reference Manual"
                PageTitle = "vsim"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_Vsim_id382a4cc6.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Command Reference Manual, v2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>