C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
8,2,8,32,32,2,CM,128,1.0,0.9941176470588236,0.9941176470588236,39.854749999999996
8,4,4,32,32,2,CM,128,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,4,8,64,32,2,CM,256,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,8,2,32,32,2,CM,64,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,8,4,64,32,2,CM,128,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,8,8,128,32,2,CM,256,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,16,2,64,32,2,CM,64,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,16,4,128,32,2,CM,128,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,32,2,128,32,2,CM,64,1.0,0.9941176470588236,0.9941176470588236,79.70949999999999
8,2,16,64,32,2,CM,256,1.0,0.9941176470588236,0.9941176470588236,39.854749999999996
