$date
	Sat Oct 22 19:41:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#483644
b1000 !
1"
#483646
b1000 &
b1000 %
1$
#483647
0"
#483650
b100 &
b100 %
#483654
b10 &
b10 %
#483658
b1 &
b1 %
1#
#483662
b0 &
0#
b0 %
0$
#1423367
b1001 !
1"
#1423370
b1001 &
b1001 %
1$
#1423371
0"
#1423374
b11100 &
b11100 %
#1423378
b1110 &
b1110 %
#1423382
b111 &
b111 %
#1423386
b10110 &
b10110 %
#1423390
b1011 &
b1011 %
#1423394
b100010 &
b100010 %
#1423398
b10001 &
b10001 %
#1423402
b110100 &
b110100 %
#1423406
b11010 &
b11010 %
#1423410
b1101 &
b1101 %
#1423414
b101000 &
b101000 %
#1423418
b10100 &
b10100 %
#1423422
b1010 &
b1010 %
#1423426
b101 &
b101 %
#1423430
b10000 &
b10000 %
#1423434
b1000 &
b1000 %
#1423438
b100 &
b100 %
#1423442
b10 &
b10 %
#1423446
b1 &
1#
b1 %
#1423450
b0 &
b0 %
0#
0$
#2512852
b101 !
1"
#2512854
b101 &
b101 %
1$
#2512855
0"
#2512858
b10000 &
b10000 %
#2512862
b1000 &
b1000 %
#2512866
b100 &
b100 %
#2512870
b10 &
b10 %
#2512874
b1 &
b1 %
1#
#2512878
b0 &
0#
b0 %
0$
#4500012
