Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Oct 11 12:47:08 2021
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file picorv32_wrapper_timing_summary_routed.rpt -pb picorv32_wrapper_timing_summary_routed.pb -rpx picorv32_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : picorv32_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.741        0.000                      0                13034        0.041        0.000                      0                13034        7.000        0.000                       0                  5061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 10.000}     20.000          50.000          
picorv32_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     9.741        0.000                      0                 9486        0.041        0.000                      0                 9486        7.500        0.000                       0                  3862  
clk_fpga_1                                                                                                                                                                                17.845        0.000                       0                     1  
picorv32_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_picorv32_subprocessorClk_0         11.198        0.000                      0                 3548        0.070        0.000                      0                 3548        8.750        0.000                       0                  1195  
  clkfbout_picorv32_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 2.683ns (27.529%)  route 7.063ns (72.471%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.737     3.031    static         picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[7])
                                                      1.450     4.481 r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[7]
                         net (fo=17, routed)          1.959     6.440    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[7]
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2/O
                         net (fo=1, routed)           0.000     6.564    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.944 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.411     8.354    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.154     8.508 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.834     9.342    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.327     9.669 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           1.319    10.988    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.857    11.968    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.092 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.685    12.777    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X33Y96         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.479    22.658    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X33Y96         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism              0.229    22.887                     
                         clock uncertainty           -0.302    22.585                     
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.067    22.518    static           picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.518                     
                         arrival time                         -12.777                     
  -------------------------------------------------------------------
                         slack                                  9.741                     

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.683ns (28.076%)  route 6.873ns (71.924%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.737     3.031    static         picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[7])
                                                      1.450     4.481 r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[7]
                         net (fo=17, routed)          1.959     6.440    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[7]
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2/O
                         net (fo=1, routed)           0.000     6.564    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.944 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.411     8.354    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.154     8.508 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.834     9.342    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.327     9.669 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           1.319    10.988    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.857    11.968    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.092 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.495    12.587    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X36Y96         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.479    22.658    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X36Y96         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    22.887                     
                         clock uncertainty           -0.302    22.585                     
    SLICE_X36Y96         FDRE (Setup_fdre_C_CE)      -0.169    22.416    static           picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.416                     
                         arrival time                         -12.587                     
  -------------------------------------------------------------------
                         slack                                  9.829                     

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.580ns (6.300%)  route 8.626ns (93.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.643     2.937    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y82         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.128     4.521    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.645 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.497    12.143    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X10Y37         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.577    22.757    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    22.871                     
                         clock uncertainty           -0.302    22.569                     
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    22.045    static           picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.045                     
                         arrival time                         -12.143                     
  -------------------------------------------------------------------
                         slack                                  9.903                     

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.580ns (6.300%)  route 8.626ns (93.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.643     2.937    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y82         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.128     4.521    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.645 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.497    12.143    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X10Y37         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.577    22.757    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    22.871                     
                         clock uncertainty           -0.302    22.569                     
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    22.045    static           picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.045                     
                         arrival time                         -12.143                     
  -------------------------------------------------------------------
                         slack                                  9.903                     

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.580ns (6.300%)  route 8.626ns (93.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.643     2.937    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y82         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.128     4.521    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.645 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.497    12.143    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X10Y37         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.577    22.757    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    22.871                     
                         clock uncertainty           -0.302    22.569                     
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    22.045    static           picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.045                     
                         arrival time                         -12.143                     
  -------------------------------------------------------------------
                         slack                                  9.903                     

Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 2.683ns (28.383%)  route 6.770ns (71.617%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.737     3.031    static         picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[7])
                                                      1.450     4.481 r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[7]
                         net (fo=17, routed)          1.959     6.440    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[7]
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2/O
                         net (fo=1, routed)           0.000     6.564    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.944 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.411     8.354    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.154     8.508 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.834     9.342    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.327     9.669 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           1.319    10.988    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.857    11.968    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.092 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.391    12.484    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X36Y97         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X36Y97         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    22.888                     
                         clock uncertainty           -0.302    22.586                     
    SLICE_X36Y97         FDRE (Setup_fdre_C_CE)      -0.169    22.417    static           picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.417                     
                         arrival time                         -12.484                     
  -------------------------------------------------------------------
                         slack                                  9.933                     

Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 2.683ns (28.383%)  route 6.770ns (71.617%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.737     3.031    static         picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[7])
                                                      1.450     4.481 r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[7]
                         net (fo=17, routed)          1.959     6.440    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[7]
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2/O
                         net (fo=1, routed)           0.000     6.564    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.944 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.411     8.354    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.154     8.508 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.834     9.342    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.327     9.669 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           1.319    10.988    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.857    11.968    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.092 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.391    12.484    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X36Y97         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X36Y97         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.229    22.888                     
                         clock uncertainty           -0.302    22.586                     
    SLICE_X36Y97         FDRE (Setup_fdre_C_CE)      -0.169    22.417    static           picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.417                     
                         arrival time                         -12.484                     
  -------------------------------------------------------------------
                         slack                                  9.933                     

Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 2.683ns (28.383%)  route 6.770ns (71.617%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.737     3.031    static         picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[7])
                                                      1.450     4.481 r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[7]
                         net (fo=17, routed)          1.959     6.440    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[7]
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2/O
                         net (fo=1, routed)           0.000     6.564    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_2_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.944 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.411     8.354    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.154     8.508 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.834     9.342    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.327     9.669 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           1.319    10.988    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.857    11.968    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.092 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.391    12.484    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X36Y97         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X36Y97         FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.229    22.888                     
                         clock uncertainty           -0.302    22.586                     
    SLICE_X36Y97         FDRE (Setup_fdre_C_CE)      -0.169    22.417    static           picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.417                     
                         arrival time                         -12.484                     
  -------------------------------------------------------------------
                         slack                                  9.933                     

Slack (MET) :             9.938ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 2.839ns (29.389%)  route 6.821ns (70.611%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.737     3.031    static         picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.372     6.856    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y108        LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.980    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_3__0_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.267     8.780    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X28Y110        LUT5 (Prop_lut5_I4_O)        0.149     8.929 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_14/O
                         net (fo=3, routed)           0.628     9.556    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_6__0
    SLICE_X29Y112        LUT5 (Prop_lut5_I3_O)        0.332     9.888 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_16/O
                         net (fo=1, routed)           0.808    10.697    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_16_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.821 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           1.027    11.847    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    11.971 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.720    12.691    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X32Y102        FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.654    22.833    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X32Y102        FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism              0.129    22.962                     
                         clock uncertainty           -0.302    22.660                     
    SLICE_X32Y102        FDRE (Setup_fdre_C_D)       -0.031    22.629    static           picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.629                     
                         arrival time                         -12.691                     
  -------------------------------------------------------------------
                         slack                                  9.938                     

Slack (MET) :             9.954ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 2.839ns (29.868%)  route 6.666ns (70.132%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.737     3.031    static         picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  static         picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.372     6.856    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y108        LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.980    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_3__0_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.267     8.780    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X28Y110        LUT5 (Prop_lut5_I4_O)        0.149     8.929 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_14/O
                         net (fo=3, routed)           0.628     9.556    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_6__0
    SLICE_X29Y112        LUT5 (Prop_lut5_I3_O)        0.332     9.888 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_16/O
                         net (fo=1, routed)           0.808    10.697    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_16_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.821 f  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           1.027    11.847    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    11.971 r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.565    12.536    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X32Y104        FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.653    22.832    static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X32Y104        FDRE                                         r  static         picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.129    22.961                     
                         clock uncertainty           -0.302    22.659                     
    SLICE_X32Y104        FDRE (Setup_fdre_C_CE)      -0.169    22.490    static           picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.490                     
                         arrival time                         -12.536                     
  -------------------------------------------------------------------
                         slack                                  9.954                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.234ns (47.016%)  route 0.264ns (52.984%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.557     0.893    static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X47Y99         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/Q
                         net (fo=2, routed)           0.134     1.168    static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg_n_0_[8]
    SLICE_X46Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.213 r  static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.129     1.342    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[6]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.048     1.390 r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_2/O
                         net (fo=1, routed)           0.000     1.390    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_2_n_0
    SLICE_X45Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.911     1.277    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.035     1.242                     
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.107     1.349    static           picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.349                     
                         arrival time                           1.390                     
  -------------------------------------------------------------------
                         slack                                  0.041                     

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.634     0.970    static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y115        FDRE                                         r  static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.227    static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X38Y115        SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.904     1.270    static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y115        SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.002                     
    SLICE_X38Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.185    static           picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.185                     
                         arrival time                           1.227                     
  -------------------------------------------------------------------
                         slack                                  0.042                     

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.552     0.888    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X40Y86         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.146    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X38Y85         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.819     1.185    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y85         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.921                     
    SLICE_X38Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    static           picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104                     
                         arrival time                           1.146                     
  -------------------------------------------------------------------
                         slack                                  0.043                     

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.945%)  route 0.251ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.557     0.893    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.251     1.285    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X41Y100        FDSE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.911     1.277    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDSE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.035     1.242                     
    SLICE_X41Y100        FDSE (Hold_fdse_C_S)        -0.018     1.224    static           picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224                     
                         arrival time                           1.285                     
  -------------------------------------------------------------------
                         slack                                  0.061                     

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.945%)  route 0.251ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.557     0.893    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.251     1.285    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X41Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.911     1.277    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.035     1.242                     
    SLICE_X41Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    static           picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224                     
                         arrival time                           1.285                     
  -------------------------------------------------------------------
                         slack                                  0.061                     

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.945%)  route 0.251ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.557     0.893    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.251     1.285    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X41Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.911     1.277    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.242                     
    SLICE_X41Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    static           picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.224                     
                         arrival time                           1.285                     
  -------------------------------------------------------------------
                         slack                                  0.061                     

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.945%)  route 0.251ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.557     0.893    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.251     1.285    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X41Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.911     1.277    static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  static         picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism             -0.035     1.242                     
    SLICE_X41Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    static           picorv32_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         -1.224                     
                         arrival time                           1.285                     
  -------------------------------------------------------------------
                         slack                                  0.061                     

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.547     0.883    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y79         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/Q
                         net (fo=1, routed)           0.056     1.079    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X38Y79         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.813     1.179    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y79         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.283     0.896                     
    SLICE_X38Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.013    static           picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.013                     
                         arrival time                           1.079                     
  -------------------------------------------------------------------
                         slack                                  0.067                     

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.648%)  route 0.260ns (61.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.556     0.892    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y60         FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/Q
                         net (fo=1, routed)           0.260     1.316    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.867     1.233    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.952                     
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.248    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.248                     
                         arrival time                           1.316                     
  -------------------------------------------------------------------
                         slack                                  0.068                     

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.021%)  route 0.267ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.556     0.892    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y60         FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=1, routed)           0.267     1.323    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.867     1.233    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.952                     
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.248    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.248                     
                         arrival time                           1.323                     
  -------------------------------------------------------------------
                         slack                                  0.075                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y116    picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y115    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y115    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y115    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y115    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y113    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y31  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  picorv32_i/subprocessorClk/inst/clk_in1
  To Clock:  picorv32_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         picorv32_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_picorv32_subprocessorClk_0
  To Clock:  clk_out1_picorv32_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack       11.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.198ns  (required time - arrival time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 1.206ns (15.592%)  route 6.529ns (84.408%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.546ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.740     5.546    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X29Y37         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     6.002 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/Q
                         net (fo=10, routed)          1.503     7.505    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/s_axi_awaddr[0]
    SLICE_X20Y49         LUT2 (Prop_lut2_I0_O)        0.148     7.653 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/m_axi_wstrb[5]_INST_0/O
                         net (fo=4, routed)           0.856     8.508    static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/s_axi_wstrb[5]
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.328     8.836 r  static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.761     9.597    static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/split_aw2__2
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.721 r  static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/m_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.566    10.287    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wstrb[3]
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.150    10.437 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[3]_INST_0/O
                         net (fo=4, routed)           2.844    13.281    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y14         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.509    24.945    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.371    25.315                     
                         clock uncertainty           -0.102    25.213                     
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    24.479    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.479                     
                         arrival time                         -13.281                     
  -------------------------------------------------------------------
                         slack                                 11.198                     

Slack (MET) :             11.351ns  (required time - arrival time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 1.206ns (15.895%)  route 6.381ns (84.105%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.546ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.740     5.546    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X29Y37         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     6.002 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/Q
                         net (fo=10, routed)          1.503     7.505    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/s_axi_awaddr[0]
    SLICE_X20Y49         LUT2 (Prop_lut2_I0_O)        0.148     7.653 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/m_axi_wstrb[5]_INST_0/O
                         net (fo=4, routed)           0.856     8.508    static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/s_axi_wstrb[5]
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.328     8.836 r  static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.761     9.597    static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/split_aw2__2
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.721 r  static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/m_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.566    10.287    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wstrb[3]
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.150    10.437 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[3]_INST_0/O
                         net (fo=4, routed)           2.696    13.133    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y13         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.514    24.950    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.371    25.320                     
                         clock uncertainty           -0.102    25.218                     
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    24.484    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.484                     
                         arrival time                         -13.133                     
  -------------------------------------------------------------------
                         slack                                 11.351                     

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 1.188ns (15.209%)  route 6.623ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.746     5.552    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/aclk
    SLICE_X25Y46         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=47, routed)          2.230     8.238    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_axi_bvalid
    SLICE_X23Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.362 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5/O
                         net (fo=1, routed)           0.405     8.768    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.892 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3/O
                         net (fo=7, routed)           0.914     9.806    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.152     9.958 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5/O
                         net (fo=2, routed)           0.421    10.379    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.652    13.363    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[23]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.493    24.929    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[23]/C
                         clock pessimism              0.485    25.414                     
                         clock uncertainty           -0.102    25.312                     
    SLICE_X38Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.143    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[23]
  -------------------------------------------------------------------
                         required time                         25.143                     
                         arrival time                         -13.363                     
  -------------------------------------------------------------------
                         slack                                 11.780                     

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 1.188ns (15.209%)  route 6.623ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.746     5.552    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/aclk
    SLICE_X25Y46         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=47, routed)          2.230     8.238    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_axi_bvalid
    SLICE_X23Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.362 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5/O
                         net (fo=1, routed)           0.405     8.768    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.892 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3/O
                         net (fo=7, routed)           0.914     9.806    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.152     9.958 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5/O
                         net (fo=2, routed)           0.421    10.379    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.652    13.363    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[24]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.493    24.929    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[24]/C
                         clock pessimism              0.485    25.414                     
                         clock uncertainty           -0.102    25.312                     
    SLICE_X38Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.143    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[24]
  -------------------------------------------------------------------
                         required time                         25.143                     
                         arrival time                         -13.363                     
  -------------------------------------------------------------------
                         slack                                 11.780                     

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 1.188ns (15.209%)  route 6.623ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.746     5.552    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/aclk
    SLICE_X25Y46         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=47, routed)          2.230     8.238    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_axi_bvalid
    SLICE_X23Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.362 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5/O
                         net (fo=1, routed)           0.405     8.768    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.892 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3/O
                         net (fo=7, routed)           0.914     9.806    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.152     9.958 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5/O
                         net (fo=2, routed)           0.421    10.379    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.652    13.363    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.493    24.929    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[26]/C
                         clock pessimism              0.485    25.414                     
                         clock uncertainty           -0.102    25.312                     
    SLICE_X38Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.143    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         25.143                     
                         arrival time                         -13.363                     
  -------------------------------------------------------------------
                         slack                                 11.780                     

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 1.188ns (15.209%)  route 6.623ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.746     5.552    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/aclk
    SLICE_X25Y46         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=47, routed)          2.230     8.238    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_axi_bvalid
    SLICE_X23Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.362 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5/O
                         net (fo=1, routed)           0.405     8.768    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.892 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3/O
                         net (fo=7, routed)           0.914     9.806    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.152     9.958 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5/O
                         net (fo=2, routed)           0.421    10.379    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.652    13.363    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[27]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.493    24.929    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X38Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[27]/C
                         clock pessimism              0.485    25.414                     
                         clock uncertainty           -0.102    25.312                     
    SLICE_X38Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.143    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[27]
  -------------------------------------------------------------------
                         required time                         25.143                     
                         arrival time                         -13.363                     
  -------------------------------------------------------------------
                         slack                                 11.780                     

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 1.188ns (15.365%)  route 6.544ns (84.635%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.746     5.552    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/aclk
    SLICE_X25Y46         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=47, routed)          2.230     8.238    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_axi_bvalid
    SLICE_X23Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.362 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5/O
                         net (fo=1, routed)           0.405     8.768    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.892 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3/O
                         net (fo=7, routed)           0.914     9.806    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.152     9.958 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5/O
                         net (fo=2, routed)           0.421    10.379    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.572    13.284    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[31]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.492    24.928    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X39Y46         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[31]/C
                         clock pessimism              0.485    25.413                     
                         clock uncertainty           -0.102    25.311                     
    SLICE_X39Y46         FDRE (Setup_fdre_C_CE)      -0.205    25.106    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[31]
  -------------------------------------------------------------------
                         required time                         25.106                     
                         arrival time                         -13.284                     
  -------------------------------------------------------------------
                         slack                                 11.822                     

Slack (MET) :             11.887ns  (required time - arrival time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 0.978ns (13.872%)  route 6.072ns (86.128%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.546ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.740     5.546    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X29Y37         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     6.002 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_addr_reg[2]/Q
                         net (fo=10, routed)          1.501     7.503    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/s_axi_awaddr[0]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     7.627 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/m_axi_wstrb[2]_INST_0/O
                         net (fo=3, routed)           1.014     8.641    static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/s_axi_wstrb[2]
    SLICE_X19Y49         LUT4 (Prop_lut4_I1_O)        0.124     8.765 r  static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=6, routed)           0.692     9.457    static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/split_aw152_in
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.581 r  static         picorv32_i/processor/riscvInterconnect/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/m_axi_wstrb[2]_INST_0/O
                         net (fo=1, routed)           0.573    10.154    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wstrb[2]
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.150    10.304 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[2]_INST_0/O
                         net (fo=4, routed)           2.292    12.596    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.519    24.955    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.371    25.325                     
                         clock uncertainty           -0.102    25.223                     
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    24.483    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.483                     
                         arrival time                         -12.596                     
  -------------------------------------------------------------------
                         slack                                 11.887                     

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 1.188ns (15.793%)  route 6.334ns (84.207%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.746     5.552    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/aclk
    SLICE_X25Y46         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=47, routed)          2.230     8.238    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_axi_bvalid
    SLICE_X23Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.362 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5/O
                         net (fo=1, routed)           0.405     8.768    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.892 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3/O
                         net (fo=7, routed)           0.914     9.806    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.152     9.958 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5/O
                         net (fo=2, routed)           0.421    10.379    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.363    13.074    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[30]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.493    24.929    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X37Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[30]/C
                         clock pessimism              0.485    25.414                     
                         clock uncertainty           -0.102    25.312                     
    SLICE_X37Y48         FDRE (Setup_fdre_C_CE)      -0.205    25.107    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[30]
  -------------------------------------------------------------------
                         required time                         25.107                     
                         arrival time                         -13.074                     
  -------------------------------------------------------------------
                         slack                                 12.032                     

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.188ns (15.996%)  route 6.239ns (84.004%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.762     1.762    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.850 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.705    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.806 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.746     5.552    static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/aclk
    SLICE_X25Y46         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  static         picorv32_i/processor/riscvInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=47, routed)          2.230     8.238    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_axi_bvalid
    SLICE_X23Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.362 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5/O
                         net (fo=1, routed)           0.405     8.768    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_5_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.892 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3/O
                         net (fo=7, routed)           0.914     9.806    static         picorv32_i/processor/picorv32/inst/picorv32_core/is_sb_sh_sw_i_3_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.152     9.958 f  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5/O
                         net (fo=2, routed)           0.421    10.379    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_5_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.268    12.979    static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1[31]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[20]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.570    21.570    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.653 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    23.344    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.435 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        1.492    24.928    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X41Y43         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[20]/C
                         clock pessimism              0.485    25.413                     
                         clock uncertainty           -0.102    25.311                     
    SLICE_X41Y43         FDRE (Setup_fdre_C_CE)      -0.205    25.106    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_op1_reg[20]
  -------------------------------------------------------------------
                         required time                         25.106                     
                         arrival time                         -12.979                     
  -------------------------------------------------------------------
                         slack                                 12.127                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.885%)  route 0.219ns (51.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.561     1.734    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X46Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.898 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[17]/Q
                         net (fo=3, routed)           0.219     2.117    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg_n_0_[17]
    SLICE_X47Y51         LUT2 (Prop_lut2_I1_O)        0.045     2.162 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient[17]_i_1/O
                         net (fo=1, routed)           0.000     2.162    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient[17]_i_1_n_0
    SLICE_X47Y51         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.827     2.319    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X47Y51         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[17]/C
                         clock pessimism             -0.318     2.001                     
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.091     2.092    static           picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.092                     
                         arrival time                           2.162                     
  -------------------------------------------------------------------
                         slack                                  0.070                     

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/outsign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.568%)  route 0.251ns (57.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.558     1.731    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X49Y51         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/outsign_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/outsign_reg/Q
                         net (fo=32, routed)          0.251     2.123    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/outsign_reg_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.168 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[25]_i_1/O
                         net (fo=1, routed)           0.000     2.168    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[25]_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.828     2.320    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X48Y47         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[25]/C
                         clock pessimism             -0.318     2.002                     
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.092     2.094    static           picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.094                     
                         arrival time                           2.168                     
  -------------------------------------------------------------------
                         slack                                  0.075                     

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/alu_out_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.872%)  route 0.257ns (55.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.559     1.732    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X38Y50         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/alu_out_q_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.896 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/alu_out_q_reg[21]/Q
                         net (fo=3, routed)           0.257     2.153    static         picorv32_i/processor/picorv32/inst/picorv32_core/alu_out_q[21]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.198 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.198    static         picorv32_i/processor/picorv32/inst/picorv32_core/current_pc[21]
    SLICE_X33Y46         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.828     2.320    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X33Y46         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[21]/C
                         clock pessimism             -0.318     2.002                     
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     2.093    static           picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.093                     
                         arrival time                           2.198                     
  -------------------------------------------------------------------
                         slack                                  0.105                     

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[7]
                            (rising edge-triggered cell PS7 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.638%)  route 0.324ns (66.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.589     1.762    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X30Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[7]/Q
                         net (fo=3, routed)           0.324     2.250    static         picorv32_i/processing_system7_0/inst/S_AXI_HP0_WDATA[7]
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.970     2.462    static         picorv32_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.318     2.144                     
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0WDATA[7])
                                                      0.000     2.144    static           picorv32_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.144                     
                         arrival time                           2.250                     
  -------------------------------------------------------------------
                         slack                                  0.106                     

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.255%)  route 0.263ns (55.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.559     1.732    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X46Y51         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.896 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[24]/Q
                         net (fo=3, routed)           0.263     2.159    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg_n_0_[24]
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.204 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[24]_i_1/O
                         net (fo=1, routed)           0.000     2.204    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[24]_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.828     2.320    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X48Y47         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[24]/C
                         clock pessimism             -0.318     2.002                     
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091     2.093    static           picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.093                     
                         arrival time                           2.204                     
  -------------------------------------------------------------------
                         slack                                  0.112                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/dividend_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.834%)  route 0.293ns (61.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.561     1.734    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X44Y48         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/dividend_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.875 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/dividend_reg[29]/Q
                         net (fo=5, routed)           0.293     2.168    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/dividend_reg_n_0_[29]
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.213 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[29]_i_1/O
                         net (fo=1, routed)           0.000     2.213    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[29]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.827     2.319    static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X47Y50         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[29]/C
                         clock pessimism             -0.318     2.001                     
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091     2.092    static           picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.092                     
                         arrival time                           2.213                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.278%)  route 0.329ns (66.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.561     1.734    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X34Y50         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.898 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[23]/Q
                         net (fo=3, routed)           0.329     2.227    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.864     2.356    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.553     1.804                     
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.100    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.100                     
                         arrival time                           2.227                     
  -------------------------------------------------------------------
                         slack                                  0.127                     

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.594     1.767    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X19Y47         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.908 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.076     1.984    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[2]
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.045     2.029 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     2.029    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.864     2.356    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X18Y47         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism             -0.576     1.780                     
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.121     1.901    static           picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.901                     
                         arrival time                           2.029                     
  -------------------------------------------------------------------
                         slack                                  0.128                     

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.143%)  route 0.331ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.561     1.734    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X34Y50         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.898 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[22]/Q
                         net (fo=3, routed)           0.331     2.229    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.864     2.356    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.553     1.804                     
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.100    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.100                     
                         arrival time                           2.229                     
  -------------------------------------------------------------------
                         slack                                  0.129                     

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.481%)  route 0.078ns (29.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.580     0.580    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.630 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.148    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.174 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.594     1.767    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X23Y48         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.908 f  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=4, routed)           0.078     1.986    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.031 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_i_1/O
                         net (fo=1, routed)           0.000     2.031    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.846     0.846    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.899 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.463    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.492 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1196, routed)        0.862     2.354    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y48         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                         clock pessimism             -0.574     1.780                     
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.120     1.900    static           picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg
  -------------------------------------------------------------------
                         required time                         -1.900                     
                         arrival time                           2.031                     
  -------------------------------------------------------------------
                         slack                                  0.131                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y17      picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y19      picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y41     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y41     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_picorv32_subprocessorClk_0
  To Clock:  clkfbout_picorv32_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



