Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  3 04:05:16 2020
| Host         : shohamlaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             111 |           37 |
| Yes          | No                    | No                     |              17 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             235 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                  | reset_cond/M_reset_cond_in        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | ge/E[0]                          | reset_cond/Q[0]                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | ge/ram/ram/M_ram_state           |                                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | ge/bc_next/E[0]                  | reset_cond/Q[0]                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | reset_cond/CEC                   | reset_cond/Q[0]                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | reset_cond/CEC                   |                                   |                8 |             17 |         2.13 |
|  clk_IBUF_BUFG | ge/bc_a/M_ctr_q[0]_i_2__2_n_0    | ge/bc_a/sync/clear                |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | ge/bc_b/M_ctr_q[0]_i_2__3_n_0    | ge/bc_b/sync/M_pipe_q_reg[1]_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | ge/bc_c/M_ctr_q[0]_i_2_n_0       | ge/bc_c/sync/M_pipe_q_reg[1]_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | ge/bc_d/M_ctr_q[0]_i_2__0_n_0    | ge/bc_d/sync/M_pipe_q_reg[1]_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | ge/bc_next/M_ctr_q[0]_i_2__1_n_0 | ge/bc_next/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                  |                                   |                9 |             22 |         2.44 |
|  clk_IBUF_BUFG | ge/random/M_random_next          | reset_cond/Q[0]                   |               18 |             96 |         5.33 |
|  clk_IBUF_BUFG |                                  | reset_cond/Q[0]                   |               34 |            107 |         3.15 |
+----------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+


