verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../astar.gen/sources_1/bd/astar_design/ipshared/ec67/hdl" --include "../../../../astar.gen/sources_1/bd/astar_design/ipshared/34f8/hdl" \
"../../../bd/astar_design/ip/astar_design_processing_system7_0_0/sim/astar_design_processing_system7_0_0.v" \
"../../../bd/astar_design/ip/astar_design_xlconcat_0_0/sim/astar_design_xlconcat_0_0.v" \
"../../../bd/astar_design/ip/astar_design_xbar_0/sim/astar_design_xbar_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../astar.gen/sources_1/bd/astar_design/ipshared/ec67/hdl" --include "../../../../astar.gen/sources_1/bd/astar_design/ipshared/34f8/hdl" \
"../../../bd/astar_design/ipshared/1bc4/src/astar_rtl.sv" \
"../../../bd/astar_design/ipshared/1bc4/src/calc_children.sv" \
"../../../bd/astar_design/ipshared/1bc4/src/maze_children.v" \
"../../../bd/astar_design/ipshared/1bc4/src/validate_child.sv" \
"../../../bd/astar_design/ipshared/1bc4/hdl/astar_stream_v1_0.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../astar.gen/sources_1/bd/astar_design/ipshared/ec67/hdl" --include "../../../../astar.gen/sources_1/bd/astar_design/ipshared/34f8/hdl" \
"../../../bd/astar_design/ip/astar_design_astar_stream_0_0/sim/astar_design_astar_stream_0_0.v" \
"../../../bd/astar_design/ip/astar_design_auto_pc_0/sim/astar_design_auto_pc_0.v" \
"../../../bd/astar_design/ip/astar_design_auto_us_0/sim/astar_design_auto_us_0.v" \
"../../../bd/astar_design/ip/astar_design_auto_us_1/sim/astar_design_auto_us_1.v" \
"../../../bd/astar_design/ip/astar_design_auto_us_2/sim/astar_design_auto_us_2.v" \
"../../../bd/astar_design/ip/astar_design_auto_pc_1/sim/astar_design_auto_pc_1.v" \
"../../../bd/astar_design/sim/astar_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
