#-----------------------------------------------------------
# xsim v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu May 12 00:23:57 2016
# Process ID: 16276
# Current directory: C:/Users/mxfr/Vivado/master_ip/solution3/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/master_ip/xsim_script.tcl}
# Log file: C:/Users/mxfr/Vivado/master_ip/solution3/sim/vhdl/xsim.log
# Journal file: C:/Users/mxfr/Vivado/master_ip/solution3/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/master_ip/xsim_script.tcl
# xsim {master_ip} -maxdeltaid 10000 -autoloadwcfg -tclbatch {master_ip.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source master_ip.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: simulation done!
Time: 16654150 ns  Iteration: 1  Process: /apatb_master_ip_top/generate_sim_done_proc  File: C:/Users/mxfr/Vivado/master_ip/solution3/sim/vhdl/master_ip.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 16654150 ns  Iteration: 1  Process: /apatb_master_ip_top/generate_sim_done_proc  File: C:/Users/mxfr/Vivado/master_ip/solution3/sim/vhdl/master_ip.autotb.vhd
$finish called at time : 16654150 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:03 . Memory (MB): peak = 50.102 ; gain = 0.016
## quit
INFO: [Common 17-206] Exiting xsim at Thu May 12 00:28:04 2016...
