$date
	Fri Jan  9 21:42:00 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module global_controller_tb $end
$var wire 3 ! current_state_dbg [2:0] $end
$var wire 1 " ctrl_weight_load_en $end
$var wire 1 # ctrl_input_stream_en $end
$var wire 1 $ ctrl_drain_en $end
$var wire 1 % ap_idle $end
$var wire 1 & ap_done $end
$var reg 1 ' ap_start $end
$var reg 32 ( cfg_k_dim [31:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$scope module dut $end
$var wire 32 + TARGET_COMPUTE_CYCLES [31:0] $end
$var wire 32 , TARGET_LOAD_CYCLES [31:0] $end
$var wire 1 ' ap_start $end
$var wire 32 - cfg_k_dim [31:0] $end
$var wire 1 ) clk $end
$var wire 1 * rst_n $end
$var parameter 3 . S_COMPUTE $end
$var parameter 3 / S_DONE $end
$var parameter 3 0 S_DRAIN $end
$var parameter 3 1 S_IDLE $end
$var parameter 3 2 S_LOAD_W $end
$var reg 1 & ap_done $end
$var reg 1 % ap_idle $end
$var reg 32 3 cnt_k [31:0] $end
$var reg 32 4 cnt_load_w [31:0] $end
$var reg 1 5 ctrl_acc_en $end
$var reg 1 $ ctrl_drain_en $end
$var reg 1 # ctrl_input_stream_en $end
$var reg 1 " ctrl_weight_load_en $end
$var reg 3 6 current_state_dbg [2:0] $end
$var reg 3 7 next_state [2:0] $end
$var reg 3 8 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 2
b0 1
b11 0
b100 /
b10 .
$end
#0
$dumpvars
b0 8
b0 7
b0 6
x5
b0 4
b0 3
b100000 -
b1100 ,
b100000 +
0*
0)
b100000 (
0'
0&
1%
0$
0#
0"
b0 !
$end
#5000
1)
#10000
0)
#15000
1)
#20000
0)
1*
#25000
1)
#30000
0)
#35000
1)
#40000
b1 7
0)
1'
#45000
b1 !
b1 6
b1 8
1)
#50000
0)
#55000
b1 4
1"
0%
1)
#60000
0)
#65000
b10 4
1)
#70000
0)
0'
#75000
b11 4
1)
#80000
0)
#85000
b100 4
1)
#90000
0)
#95000
b101 4
1)
#100000
0)
#105000
b110 4
1)
#110000
0)
#115000
b111 4
1)
#120000
0)
#125000
b1000 4
1)
#130000
0)
#135000
b1001 4
1)
#140000
0)
#145000
b1010 4
1)
#150000
0)
#155000
b10 7
b1011 4
1)
#160000
0)
#165000
b10 !
b10 6
b1100 4
b10 8
1)
#170000
0)
#175000
b1 3
1#
0"
1)
#180000
0)
#185000
b10 3
1)
#190000
0)
#195000
b11 3
1)
#200000
0)
#205000
b100 3
1)
#210000
0)
#215000
b101 3
1)
#220000
0)
#225000
b110 3
1)
#230000
0)
#235000
b111 3
1)
#240000
0)
#245000
b1000 3
1)
#250000
0)
#255000
b1001 3
1)
#260000
0)
#265000
b1010 3
1)
#270000
0)
#275000
b1011 3
1)
#280000
0)
#285000
b1100 3
1)
#290000
0)
#295000
b1101 3
1)
#300000
0)
#305000
b1110 3
1)
#310000
0)
#315000
b1111 3
1)
#320000
0)
#325000
b10000 3
1)
#330000
0)
#335000
b10001 3
1)
#340000
0)
#345000
b10010 3
1)
#350000
0)
#355000
b10011 3
1)
#360000
0)
#365000
b10100 3
1)
#370000
0)
#375000
b10101 3
1)
#380000
0)
#385000
b10110 3
1)
#390000
0)
#395000
b10111 3
1)
#400000
0)
#405000
b11000 3
1)
#410000
0)
#415000
b11001 3
1)
#420000
0)
#425000
b11010 3
1)
#430000
0)
#435000
b11011 3
1)
#440000
0)
#445000
b11100 3
1)
#450000
0)
#455000
b11101 3
1)
#460000
0)
#465000
b11110 3
1)
#470000
0)
#475000
b11 7
b11111 3
1)
#480000
0)
#485000
b11 !
b11 6
b100 7
b100000 3
b11 8
1)
#490000
0)
#495000
b100 !
b100 6
b0 7
b100 8
b100001 3
1$
0#
1)
#500000
0)
#505000
b0 !
b0 6
b0 3
1&
0$
b0 8
1)
#510000
0)
#515000
b0 4
1%
0&
1)
#520000
0)
#525000
1)
