// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel0_PE_3_19_s_HH_
#define _kernel0_PE_3_19_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1.h"
#include "kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "kernel0_kernel0_fdiv_32ns_32ns_32_12_1.h"

namespace ap_rtl {

struct kernel0_PE_3_19_s : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > fifo_V_in_V_dout;
    sc_in< sc_logic > fifo_V_in_V_empty_n;
    sc_out< sc_logic > fifo_V_in_V_read;
    sc_out< sc_lv<32> > fifo_V_out_V_din;
    sc_in< sc_logic > fifo_V_out_V_full_n;
    sc_out< sc_logic > fifo_V_out_V_write;
    sc_in< sc_lv<32> > fifo_U_tmp_1_in_V_dout;
    sc_in< sc_logic > fifo_U_tmp_1_in_V_empty_n;
    sc_out< sc_logic > fifo_U_tmp_1_in_V_read;
    sc_out< sc_lv<32> > fifo_L_drain_out_V_din;
    sc_in< sc_logic > fifo_L_drain_out_V_full_n;
    sc_out< sc_logic > fifo_L_drain_out_V_write;


    // Module declarations
    kernel0_PE_3_19_s(sc_module_name name);
    SC_HAS_PROCESS(kernel0_PE_3_19_s);

    ~kernel0_PE_3_19_s();

    sc_trace_file* mVcdFile;

    kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U1027;
    kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U1028;
    kernel0_kernel0_fdiv_32ns_32ns_32_12_1<1,12,32,32,32>* kernel0_fdiv_32ns_32ns_32_12_1_U1029;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_V_in_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564;
    sc_signal< sc_logic > fifo_V_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter25_reg;
    sc_signal< sc_logic > fifo_U_tmp_1_in_V_blk_n;
    sc_signal< sc_logic > fifo_L_drain_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter13_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter1_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_predicate_op143_write_state16;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter2_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter3_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter4_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter5_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter6_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter7_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter8_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter9_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter10_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter11_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_130_pp0_iter12_reg;
    sc_signal< sc_lv<32> > local_L_tmp_15_0_0596_reg_142;
    sc_signal< sc_lv<32> > local_L_tmp_14_0_0595_reg_153;
    sc_signal< sc_lv<32> > local_L_tmp_13_0_0594_reg_164;
    sc_signal< sc_lv<32> > local_L_tmp_12_0_0593_reg_175;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_0592_reg_186;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_0591_reg_197;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_0590_reg_208;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_0589_reg_219;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_0588_reg_230;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_0587_reg_241;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_0586_reg_252;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_0585_reg_263;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_0584_reg_274;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_0583_reg_285;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_0582_reg_296;
    sc_signal< sc_lv<32> > local_L_tmp_15_0_2_reg_359;
    sc_signal< sc_lv<32> > local_L_tmp_14_0_2_reg_417;
    sc_signal< sc_lv<32> > local_L_tmp_13_0_2_reg_475;
    sc_signal< sc_lv<32> > local_L_tmp_12_0_2_reg_533;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_2_reg_591;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_2_reg_649;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_2_reg_707;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_2_reg_765;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_2_reg_823;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_2_reg_881;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_2_reg_939;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_2_reg_997;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_2_reg_1055;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_2_reg_1113;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_2_reg_1171;
    sc_signal< sc_lv<1> > icmp_ln315_fu_1241_p2;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1564_pp0_iter12_reg;
    sc_signal< sc_lv<5> > c2_V_fu_1247_p2;
    sc_signal< sc_lv<5> > c2_V_reg_1568;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_809_reg_1573;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_809_reg_1573_pp0_iter18_reg;
    sc_signal< sc_lv<5> > add_ln323_fu_1259_p2;
    sc_signal< sc_lv<5> > add_ln323_reg_1578;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter2_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter3_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter4_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter5_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter6_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter7_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter8_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter9_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter10_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter11_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter12_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1578_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln323_fu_1265_p2;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1597_pp0_iter13_reg;
    sc_signal< sc_lv<32> > select_ln323_fu_1271_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_1602;
    sc_signal< sc_lv<32> > tmp_812_reg_1607;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_812_reg_1607_pp0_iter14_reg;
    sc_signal< sc_lv<32> > select_ln333_fu_1279_p3;
    sc_signal< sc_lv<32> > select_ln333_reg_1612;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1287_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1617_pp0_iter12_reg;
    sc_signal< sc_lv<32> > grp_fu_1237_p2;
    sc_signal< sc_lv<32> > tmp_174_reg_1626;
    sc_signal< sc_lv<1> > icmp_ln343_fu_1316_p2;
    sc_signal< sc_lv<1> > icmp_ln343_reg_1631;
    sc_signal< sc_lv<1> > icmp_ln891_fu_1331_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1636_pp0_iter24_reg;
    sc_signal< sc_lv<32> > select_ln343_985_fu_1531_p3;
    sc_signal< sc_lv<32> > select_ln343_985_reg_1640;
    sc_signal< sc_lv<32> > grp_fu_1233_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1645;
    sc_signal< sc_lv<32> > grp_fu_1229_p2;
    sc_signal< sc_lv<32> > tmp_73_reg_1650;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter13_state15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_lv<5> > ap_phi_mux_p_0403_0_phi_fu_134_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_15_0_0596_phi_fu_146_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_14_0_0595_phi_fu_157_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_168_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_179_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_190_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_201_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_212_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_223_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_234_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_245_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_256_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_267_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_278_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_289_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_300_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln341_phi_fu_310_p32;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_phi_ln341_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_15_0_2_reg_359;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_14_0_2_reg_417;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_13_0_2_reg_475;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_12_0_2_reg_533;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_591;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_649;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_707;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_765;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_823;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_881;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_939;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_997;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_1055;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_1113;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_1171;
    sc_signal< sc_lv<32> > local_prev_V_0_0_0579_fu_88;
    sc_signal< sc_lv<32> > local_U_tmp_0_1_0580_fu_92;
    sc_signal< sc_lv<32> > tmp_fu_96;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_local_L_tmp_0_0_0581_load;
    sc_signal< sc_lv<32> > tmp_808_fu_100;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<3> > tmp_811_fu_1321_p4;
    sc_signal< sc_lv<32> > select_ln343_fu_1343_p3;
    sc_signal< sc_lv<1> > icmp_ln343_890_fu_1357_p2;
    sc_signal< sc_lv<32> > select_ln343_971_fu_1350_p3;
    sc_signal< sc_lv<1> > icmp_ln343_891_fu_1370_p2;
    sc_signal< sc_lv<32> > select_ln343_972_fu_1362_p3;
    sc_signal< sc_lv<1> > icmp_ln343_892_fu_1383_p2;
    sc_signal< sc_lv<32> > select_ln343_973_fu_1375_p3;
    sc_signal< sc_lv<1> > icmp_ln343_893_fu_1396_p2;
    sc_signal< sc_lv<32> > select_ln343_974_fu_1388_p3;
    sc_signal< sc_lv<1> > icmp_ln343_894_fu_1409_p2;
    sc_signal< sc_lv<32> > select_ln343_975_fu_1401_p3;
    sc_signal< sc_lv<1> > icmp_ln343_895_fu_1422_p2;
    sc_signal< sc_lv<32> > select_ln343_976_fu_1414_p3;
    sc_signal< sc_lv<1> > icmp_ln343_896_fu_1435_p2;
    sc_signal< sc_lv<32> > select_ln343_977_fu_1427_p3;
    sc_signal< sc_lv<1> > icmp_ln343_897_fu_1448_p2;
    sc_signal< sc_lv<32> > select_ln343_978_fu_1440_p3;
    sc_signal< sc_lv<1> > icmp_ln343_898_fu_1461_p2;
    sc_signal< sc_lv<32> > select_ln343_979_fu_1453_p3;
    sc_signal< sc_lv<1> > icmp_ln343_899_fu_1474_p2;
    sc_signal< sc_lv<32> > select_ln343_980_fu_1466_p3;
    sc_signal< sc_lv<1> > icmp_ln343_900_fu_1487_p2;
    sc_signal< sc_lv<32> > select_ln343_981_fu_1479_p3;
    sc_signal< sc_lv<1> > icmp_ln343_901_fu_1500_p2;
    sc_signal< sc_lv<32> > select_ln343_982_fu_1492_p3;
    sc_signal< sc_lv<1> > icmp_ln343_902_fu_1513_p2;
    sc_signal< sc_lv<32> > select_ln343_983_fu_1505_p3;
    sc_signal< sc_lv<1> > icmp_ln343_903_fu_1526_p2;
    sc_signal< sc_lv<32> > select_ln343_984_fu_1518_p3;
    sc_signal< sc_logic > grp_fu_1229_ce;
    sc_signal< sc_logic > grp_fu_1233_ce;
    sc_signal< sc_logic > grp_fu_1237_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1313;
    sc_signal< bool > ap_condition_611;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln323_fu_1259_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_1313();
    void thread_ap_condition_611();
    void thread_ap_condition_pp0_exit_iter13_state15();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_201_p4();
    void thread_ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_190_p4();
    void thread_ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_179_p4();
    void thread_ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_168_p4();
    void thread_ap_phi_mux_local_L_tmp_14_0_0595_phi_fu_157_p4();
    void thread_ap_phi_mux_local_L_tmp_15_0_0596_phi_fu_146_p4();
    void thread_ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_300_p4();
    void thread_ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_289_p4();
    void thread_ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_278_p4();
    void thread_ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_267_p4();
    void thread_ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_256_p4();
    void thread_ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_245_p4();
    void thread_ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_234_p4();
    void thread_ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_223_p4();
    void thread_ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_212_p4();
    void thread_ap_phi_mux_p_0403_0_phi_fu_134_p4();
    void thread_ap_phi_mux_phi_ln341_phi_fu_310_p32();
    void thread_ap_phi_reg_pp0_iter0_phi_ln341_reg_307();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_649();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_591();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_12_0_2_reg_533();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_13_0_2_reg_475();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_14_0_2_reg_417();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_15_0_2_reg_359();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_1171();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_1113();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_1055();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_997();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_939();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_881();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_823();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_765();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_707();
    void thread_ap_predicate_op143_write_state16();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_local_L_tmp_0_0_0581_load();
    void thread_c2_V_fu_1247_p2();
    void thread_fifo_L_drain_out_V_blk_n();
    void thread_fifo_L_drain_out_V_din();
    void thread_fifo_L_drain_out_V_write();
    void thread_fifo_U_tmp_1_in_V_blk_n();
    void thread_fifo_U_tmp_1_in_V_read();
    void thread_fifo_V_in_V_blk_n();
    void thread_fifo_V_in_V_read();
    void thread_fifo_V_out_V_blk_n();
    void thread_fifo_V_out_V_din();
    void thread_fifo_V_out_V_write();
    void thread_grp_fu_1229_ce();
    void thread_grp_fu_1233_ce();
    void thread_grp_fu_1237_ce();
    void thread_icmp_ln315_fu_1241_p2();
    void thread_icmp_ln323_fu_1265_p2();
    void thread_icmp_ln343_890_fu_1357_p2();
    void thread_icmp_ln343_891_fu_1370_p2();
    void thread_icmp_ln343_892_fu_1383_p2();
    void thread_icmp_ln343_893_fu_1396_p2();
    void thread_icmp_ln343_894_fu_1409_p2();
    void thread_icmp_ln343_895_fu_1422_p2();
    void thread_icmp_ln343_896_fu_1435_p2();
    void thread_icmp_ln343_897_fu_1448_p2();
    void thread_icmp_ln343_898_fu_1461_p2();
    void thread_icmp_ln343_899_fu_1474_p2();
    void thread_icmp_ln343_900_fu_1487_p2();
    void thread_icmp_ln343_901_fu_1500_p2();
    void thread_icmp_ln343_902_fu_1513_p2();
    void thread_icmp_ln343_903_fu_1526_p2();
    void thread_icmp_ln343_fu_1316_p2();
    void thread_icmp_ln879_fu_1287_p2();
    void thread_icmp_ln891_fu_1331_p2();
    void thread_select_ln323_fu_1271_p3();
    void thread_select_ln333_fu_1279_p3();
    void thread_select_ln343_971_fu_1350_p3();
    void thread_select_ln343_972_fu_1362_p3();
    void thread_select_ln343_973_fu_1375_p3();
    void thread_select_ln343_974_fu_1388_p3();
    void thread_select_ln343_975_fu_1401_p3();
    void thread_select_ln343_976_fu_1414_p3();
    void thread_select_ln343_977_fu_1427_p3();
    void thread_select_ln343_978_fu_1440_p3();
    void thread_select_ln343_979_fu_1453_p3();
    void thread_select_ln343_980_fu_1466_p3();
    void thread_select_ln343_981_fu_1479_p3();
    void thread_select_ln343_982_fu_1492_p3();
    void thread_select_ln343_983_fu_1505_p3();
    void thread_select_ln343_984_fu_1518_p3();
    void thread_select_ln343_985_fu_1531_p3();
    void thread_select_ln343_fu_1343_p3();
    void thread_tmp_811_fu_1321_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
