{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436560928233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436560928233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 17:42:07 2015 " "Processing started: Fri Jul 10 17:42:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436560928233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436560928233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stageD -c stageD " "Command: quartus_map --read_settings_files=on --write_settings_files=off stageD -c stageD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436560928233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436560928718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/mux41/mux41_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/mux41/mux41_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_MIPS-behavioral " "Found design unit 1: mux41_MIPS-behavioral" {  } { { "../Mux41/mux41_MIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/Mux41/mux41_MIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560929436 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_MIPS " "Found entity 1: mux41_MIPS" {  } { { "../Mux41/mux41_MIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/Mux41/mux41_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560929436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436560929436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/bregmips/bregmips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/bregmips/bregmips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavioral " "Found design unit 1: bregMIPS-behavioral" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560929483 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560929483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436560929483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staged.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staged.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageD-behavioral " "Found design unit 1: stageD-behavioral" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560929515 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageD " "Found entity 1: stageD" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560929515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436560929515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stageD " "Elaborating entity \"stageD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436560929593 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1sig stageD.vhd(59) " "VHDL Signal Declaration warning at stageD.vhd(59): used implicit default value for signal \"RD1sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd stageD.vhd(65) " "Verilog HDL or VHDL warning at stageD.vhd(65): object \"rd\" assigned a value but never read" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD1 stageD.vhd(77) " "VHDL Process Statement warning at stageD.vhd(77): signal \"RfD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD2 stageD.vhd(78) " "VHDL Process Statement warning at stageD.vhd(78): signal \"RfD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(79) " "VHDL Process Statement warning at stageD.vhd(79): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(80) " "VHDL Process Statement warning at stageD.vhd(80): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(81) " "VHDL Process Statement warning at stageD.vhd(81): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(82) " "VHDL Process Statement warning at stageD.vhd(82): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(83) " "VHDL Process Statement warning at stageD.vhd(83): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(84) " "VHDL Process Statement warning at stageD.vhd(84): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(85) " "VHDL Process Statement warning at stageD.vhd(85): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(86) " "VHDL Process Statement warning at stageD.vhd(86): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(87) " "VHDL Process Statement warning at stageD.vhd(87): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(89) " "VHDL Process Statement warning at stageD.vhd(89): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(90) " "VHDL Process Statement warning at stageD.vhd(90): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(92) " "VHDL Process Statement warning at stageD.vhd(92): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signExtd stageD.vhd(95) " "VHDL Process Statement warning at stageD.vhd(95): signal \"signExtd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD1 stageD.vhd(97) " "VHDL Process Statement warning at stageD.vhd(97): signal \"RfD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD2 stageD.vhd(97) " "VHDL Process Statement warning at stageD.vhd(97): signal \"RfD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4D stageD.vhd(103) " "VHDL Process Statement warning at stageD.vhd(103): signal \"PCPlus4D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signExtd stageD.vhd(103) " "VHDL Process Statement warning at stageD.vhd(103): signal \"signExtd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4D stageD.vhd(104) " "VHDL Process Statement warning at stageD.vhd(104): signal \"PCPlus4D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(104) " "VHDL Process Statement warning at stageD.vhd(104): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929593 "|stageD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bregMIPS bregMIPS:map_breg " "Elaborating entity \"bregMIPS\" for hierarchy \"bregMIPS:map_breg\"" {  } { { "stageD.vhd" "map_breg" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436560929655 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "breg bregMIPS.vhdl(46) " "VHDL Process Statement warning at bregMIPS.vhdl(46): signal \"breg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929686 "|stageD|bregMIPS:map_breg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "breg bregMIPS.vhdl(52) " "VHDL Process Statement warning at bregMIPS.vhdl(52): signal \"breg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560929686 "|stageD|bregMIPS:map_breg"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "map_mux1 mux41MIPS " "Node instance \"map_mux1\" instantiates undefined entity \"mux41MIPS\"" {  } { { "stageD.vhd" "map_mux1" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436560929733 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "map_mux2 mux41MIPS " "Node instance \"map_mux2\" instantiates undefined entity \"mux41MIPS\"" {  } { { "stageD.vhd" "map_mux2" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436560929733 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436560929936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 10 17:42:09 2015 " "Processing ended: Fri Jul 10 17:42:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436560929936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436560929936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436560929936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436560929936 ""}
