GAS LISTING /tmp/cceFzBiT.s 			page 1


   1              		.file	"riscv.cpp"
   2              		.option nopic
   3              		.option norelax
   4              		.attribute arch, "rv64i2p0_m2p0_a2p0"
   5              		.attribute unaligned_access, 0
   6              		.attribute stack_align, 16
   7              		.text
   8              	.Ltext0:
   9              		.align	2
  10              		.globl	_ZN5Riscv10popSppSpieEv
  12              	_ZN5Riscv10popSppSpieEv:
  13              	.LFB32:
  14              		.file 1 "src/riscv.cpp"
   1:src/riscv.cpp **** //
   2:src/riscv.cpp **** // Created by marko on 20.4.22..
   3:src/riscv.cpp **** //
   4:src/riscv.cpp **** 
   5:src/riscv.cpp **** #include "../h/riscv.hpp"
   6:src/riscv.cpp **** #include "../lib/console.h"
   7:src/riscv.cpp **** #include "../h/_thread.hpp"
   8:src/riscv.cpp **** #include "../test/printing.hpp"
   9:src/riscv.cpp **** 
  10:src/riscv.cpp **** 
  11:src/riscv.cpp **** void Riscv::popSppSpie()
  12:src/riscv.cpp **** {
  15              		.loc 1 12 1
  16              		.cfi_startproc
  17 0000 130101FF 		addi	sp,sp,-16
  18              		.cfi_def_cfa_offset 16
  19 0004 23348100 		sd	s0,8(sp)
  20              		.cfi_offset 8, -8
  21 0008 13040101 		addi	s0,sp,16
  22              		.cfi_def_cfa 8, 0
  13:src/riscv.cpp ****     __asm__ volatile ("csrw sepc, ra"); // zato ovde upisujem da nas vrati tamo odakle je i ova fun
  23              		.loc 1 13 5
  24              		.loc 1 13 39 is_stmt 0
  25              	 #APP
  26              	# 13 "src/riscv.cpp" 1
  14              	    __asm__ volatile ("sret"); //ovo sret ce vratiti tamo gde je sepc rekao, i to nam ne odgovara
  27              		csrw sepc, ra
  28              	# 0 "" 2
  29              		.loc 1 14 5 is_stmt 1
  30              		.loc 1 14 30 is_stmt 0
  31              	# 14 "src/riscv.cpp" 1
  15              	
  16:src/riscv.cpp **** }
  32              		sret
  33              	# 0 "" 2
  34              		.loc 1 16 1
  35              	 #NO_APP
  36 0014 03348100 		ld	s0,8(sp)
  37              		.cfi_restore 8
  38              		.cfi_def_cfa 2, 16
  39 0018 13010101 		addi	sp,sp,16
  40              		.cfi_def_cfa_offset 0
  41 001c 67800000 		jr	ra
  42              		.cfi_endproc
GAS LISTING /tmp/cceFzBiT.s 			page 2


  43              	.LFE32:
  45              		.section	.rodata.str1.8,"aMS",@progbits,1
  46              		.align	3
  47              	.LC0:
  48 0000 0A506320 		.string	"\nPc greske: "
  48      67726573 
  48      6B653A20 
  48      00
  49 000d 000000   		.align	3
  50              	.LC1:
  51 0010 0A537456 		.string	"\nStVal greske: "
  51      616C2067 
  51      7265736B 
  51      653A2000 
  52              		.align	3
  53              	.LC2:
  54 0020 0A52617A 		.string	"\nRazlog greske scause: "
  54      6C6F6720 
  54      67726573 
  54      6B652073 
  54      63617573 
  55              		.align	3
  56              	.LC3:
  57 0038 204E656C 		.string	" Nelegelna instrukcija"
  57      6567656C 
  57      6E612069 
  57      6E737472 
  57      756B6369 
  58 004f 00       		.align	3
  59              	.LC4:
  60 0050 204E6564 		.string	" Nedozvoljena adresa citanja"
  60      6F7A766F 
  60      6C6A656E 
  60      61206164 
  60      72657361 
  61 006d 000000   		.align	3
  62              	.LC5:
  63 0070 204E6564 		.string	" Nedozvoljena adresa upisa"
  63      6F7A766F 
  63      6C6A656E 
  63      61206164 
  63      72657361 
  64 008b 00000000 		.align	3
  64      00
  65              	.LC6:
  66 0090 204F7374 		.string	" Ostalo"
  66      616C6F00 
  67              		.text
  68              		.align	2
  69              		.globl	_ZN5Riscv23interruptRoutineHandlerEv
  71              	_ZN5Riscv23interruptRoutineHandlerEv:
  72              	.LFB33:
  17:src/riscv.cpp **** 
  18:src/riscv.cpp **** void Riscv::interruptRoutineHandler(){
  73              		.loc 1 18 38 is_stmt 1
  74              		.cfi_startproc
  75 0020 130101F8 		addi	sp,sp,-128
GAS LISTING /tmp/cceFzBiT.s 			page 3


  76              		.cfi_def_cfa_offset 128
  77 0024 233C1106 		sd	ra,120(sp)
  78 0028 23388106 		sd	s0,112(sp)
  79 002c 23349106 		sd	s1,104(sp)
  80              		.cfi_offset 1, -8
  81              		.cfi_offset 8, -16
  82              		.cfi_offset 9, -24
  83 0030 13040108 		addi	s0,sp,128
  84              		.cfi_def_cfa 8, 0
  19:src/riscv.cpp ****     uint64 volatile fcode, handle, start_routine, arg;
  85              		.loc 1 19 5
  20:src/riscv.cpp ****     asm volatile("mv %0, a0" : "=r" (fcode));
  86              		.loc 1 20 5
  87              		.loc 1 20 45 is_stmt 0
  88              	 #APP
  89              	# 20 "src/riscv.cpp" 1
  21              	    asm volatile("mv %0, a1" : "=r" (handle));    //thread_t* handle
  90              		mv a5, a0
  91              	# 0 "" 2
  92              	 #NO_APP
  93 0038 233CF4FC 		sd	a5,-40(s0)
  94              		.loc 1 21 5 is_stmt 1
  95              		.loc 1 21 46 is_stmt 0
  96              	 #APP
  97              	# 21 "src/riscv.cpp" 1
  22              	    asm volatile("mv %0, a2" : "=r" (start_routine));    //void (*function)(void*)
  98              		mv a5, a1
  99              	# 0 "" 2
 100              	 #NO_APP
 101 0040 2338F4FC 		sd	a5,-48(s0)
 102              		.loc 1 22 5 is_stmt 1
 103              		.loc 1 22 53 is_stmt 0
 104              	 #APP
 105              	# 22 "src/riscv.cpp" 1
  23              	    asm volatile("mv %0, a3" : "=r" (arg));
 106              		mv a5, a2
 107              	# 0 "" 2
 108              	 #NO_APP
 109 0048 2334F4FC 		sd	a5,-56(s0)
 110              		.loc 1 23 5 is_stmt 1
 111              		.loc 1 23 43 is_stmt 0
 112              	 #APP
 113              	# 23 "src/riscv.cpp" 1
  24              	
 114              		mv a5, a3
 115              	# 0 "" 2
 116              	 #NO_APP
 117 0050 2330F4FC 		sd	a5,-64(s0)
  25:src/riscv.cpp ****     uint64 retval = 0;
 118              		.loc 1 25 5 is_stmt 1
 119              	.LVL0:
  26:src/riscv.cpp **** 
  27:src/riscv.cpp ****     //r_scause -> read scause
  28:src/riscv.cpp ****     uint64 scause = r_scause(); // scause -> razlog prekida
 120              		.loc 1 28 5
 121              	.LBB24:
 122              	.LBB25:
GAS LISTING /tmp/cceFzBiT.s 			page 4


 123              		.file 2 "src/../h/riscv.hpp"
   1:src/../h/riscv.hpp **** //
   2:src/../h/riscv.hpp **** // Created by marko on 20.4.22..
   3:src/../h/riscv.hpp **** //
   4:src/../h/riscv.hpp **** 
   5:src/../h/riscv.hpp **** #ifndef OS_PROJEKAT_RISCV_HPP
   6:src/../h/riscv.hpp **** #define OS_PROJEKAT_RISCV_HPP
   7:src/../h/riscv.hpp **** 
   8:src/../h/riscv.hpp **** 
   9:src/../h/riscv.hpp **** #include "../lib/hw.h"
  10:src/../h/riscv.hpp **** 
  11:src/../h/riscv.hpp **** 
  12:src/../h/riscv.hpp **** class Riscv
  13:src/../h/riscv.hpp **** {
  14:src/../h/riscv.hpp **** public:
  15:src/../h/riscv.hpp **** 
  16:src/../h/riscv.hpp ****     // pop status.spp and sstatus.spie bits
  17:src/../h/riscv.hpp ****     static void popSppSpie();
  18:src/../h/riscv.hpp ****     //implementaciju ove metode stavljam u cpp zato sto je vazno da ova staticka metoda
  19:src/../h/riscv.hpp ****     //bude ne inline, da bi se ovaj kod pozvao i da bi se promenio ra registar
  20:src/../h/riscv.hpp ****     //bitno je da znamo odakle se desio poziv
  21:src/../h/riscv.hpp ****     //jedini nacin da promenimo rezim privilegije je sa funkcijama koje se vracaju iz prekidne ruti
  22:src/../h/riscv.hpp ****     //pomocu sret, konekts novonapravljene niti nece ici preko normalne prekidne rutine vec ce ici 
  23:src/../h/riscv.hpp ****     //threadWrapera i u okviru njegove funckije treba izaci iz prekidne rutine
  24:src/../h/riscv.hpp ****     //sret ce se vratiti tamo gde je sepc rekao
  25:src/../h/riscv.hpp **** 
  26:src/../h/riscv.hpp ****     //preko name manlinga uazi se u definiciju koja je napisana u fajlu preko asemblera
  27:src/../h/riscv.hpp ****     static void interruptRoutine();
  28:src/../h/riscv.hpp **** 
  29:src/../h/riscv.hpp ****     // push x3..x31 registers onto stack
  30:src/../h/riscv.hpp ****     static void pushRegisters();
  31:src/../h/riscv.hpp **** 
  32:src/../h/riscv.hpp ****     // pop x3..x31 registers onto stack
  33:src/../h/riscv.hpp ****     static void popRegisters();
  34:src/../h/riscv.hpp **** 
  35:src/../h/riscv.hpp ****     // read register scause
  36:src/../h/riscv.hpp ****     static uint64 r_scause();
  37:src/../h/riscv.hpp **** 
  38:src/../h/riscv.hpp ****     // write register scause
  39:src/../h/riscv.hpp ****     static void w_scause(uint64 scause);
  40:src/../h/riscv.hpp **** 
  41:src/../h/riscv.hpp ****     // read register sepc
  42:src/../h/riscv.hpp ****     static uint64 r_sepc();
  43:src/../h/riscv.hpp **** 
  44:src/../h/riscv.hpp ****     // write register sepc
  45:src/../h/riscv.hpp ****     static void w_sepc(uint64 sepc);
  46:src/../h/riscv.hpp **** 
  47:src/../h/riscv.hpp ****     // read register stvec
  48:src/../h/riscv.hpp ****     static uint64 r_stvec();
  49:src/../h/riscv.hpp **** 
  50:src/../h/riscv.hpp ****     // write register stvec
  51:src/../h/riscv.hpp ****     static void w_stvec(uint64 stvec);
  52:src/../h/riscv.hpp **** 
  53:src/../h/riscv.hpp ****     // read register stval
  54:src/../h/riscv.hpp ****     static uint64 r_stval();
  55:src/../h/riscv.hpp **** 
  56:src/../h/riscv.hpp ****     // write register stval
GAS LISTING /tmp/cceFzBiT.s 			page 5


  57:src/../h/riscv.hpp ****     static void w_stval(uint64 stval);
  58:src/../h/riscv.hpp **** 
  59:src/../h/riscv.hpp ****     enum BitMaskSip
  60:src/../h/riscv.hpp ****     {
  61:src/../h/riscv.hpp ****         SIP_SSIP = (1 << 1),
  62:src/../h/riscv.hpp ****         SIP_STIP = (1 << 5),
  63:src/../h/riscv.hpp ****         SIP_SEIP = (1 << 9),
  64:src/../h/riscv.hpp ****     };
  65:src/../h/riscv.hpp **** 
  66:src/../h/riscv.hpp ****     // mask set register sip
  67:src/../h/riscv.hpp ****     static void ms_sip(uint64 mask);
  68:src/../h/riscv.hpp **** 
  69:src/../h/riscv.hpp ****     // mask clear register sip
  70:src/../h/riscv.hpp ****     static void mc_sip(uint64 mask);
  71:src/../h/riscv.hpp **** 
  72:src/../h/riscv.hpp ****     // read register sip
  73:src/../h/riscv.hpp ****     static uint64 r_sip();
  74:src/../h/riscv.hpp **** 
  75:src/../h/riscv.hpp ****     // write register sip
  76:src/../h/riscv.hpp ****     static void w_sip(uint64 sip);
  77:src/../h/riscv.hpp **** 
  78:src/../h/riscv.hpp ****     enum BitMaskSstatus
  79:src/../h/riscv.hpp ****     {
  80:src/../h/riscv.hpp ****         SSTATUS_SIE = (1 << 1),
  81:src/../h/riscv.hpp ****         SSTATUS_SPIE = (1 << 5),
  82:src/../h/riscv.hpp ****         SSTATUS_SPP = (1 << 8),
  83:src/../h/riscv.hpp ****     };
  84:src/../h/riscv.hpp **** 
  85:src/../h/riscv.hpp ****     // mask set register sstatus
  86:src/../h/riscv.hpp ****     static void ms_sstatus(uint64 mask);
  87:src/../h/riscv.hpp **** 
  88:src/../h/riscv.hpp ****     // mask clear register sstatus
  89:src/../h/riscv.hpp ****     static void mc_sstatus(uint64 mask);
  90:src/../h/riscv.hpp **** 
  91:src/../h/riscv.hpp ****     // read register sstatus
  92:src/../h/riscv.hpp ****     static uint64 r_sstatus();
  93:src/../h/riscv.hpp **** 
  94:src/../h/riscv.hpp ****     // write register sstatus
  95:src/../h/riscv.hpp ****     static void w_sstatus(uint64 sstatus);
  96:src/../h/riscv.hpp **** 
  97:src/../h/riscv.hpp **** private:
  98:src/../h/riscv.hpp ****     static void interruptRoutineHandler();
  99:src/../h/riscv.hpp **** };
 100:src/../h/riscv.hpp **** 
 101:src/../h/riscv.hpp **** inline uint64 Riscv::r_scause()
 102:src/../h/riscv.hpp **** {
 103:src/../h/riscv.hpp ****     uint64 volatile scause;
 124              		.loc 2 103 5
 104:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
 125              		.loc 2 104 5
 126              		.loc 2 104 72 is_stmt 0
 127              	 #APP
 128              	# 104 "src/../h/riscv.hpp" 1
 105              	    return scause;
 129              		csrr a5, scause
 130              	# 0 "" 2
 131              	 #NO_APP
GAS LISTING /tmp/cceFzBiT.s 			page 6


 132 0058 233CF4F8 		sd	a5,-104(s0)
 133              		.loc 2 105 5 is_stmt 1
 134              		.loc 2 105 12 is_stmt 0
 135 005c 833484F9 		ld	s1,-104(s0)
 136              	.LVL1:
 137              	.LBE25:
 138              	.LBE24:
  29:src/riscv.cpp **** 
  30:src/riscv.cpp ****     if (scause == 0x0000000000000008UL || scause == 0x0000000000000009UL){
 139              		.loc 1 30 5 is_stmt 1
 140              	.LBB26:
 141              		.loc 1 30 40 is_stmt 0
 142 0060 138784FF 		addi	a4,s1,-8
 143              		.loc 1 30 5
 144 0064 93071000 		li	a5,1
 145 0068 63FAE70C 		bleu	a4,a5,.L18
  31:src/riscv.cpp ****         //softverski prekid, sistemski poziv iz koristnickog ili sistemskog rezima
  32:src/riscv.cpp **** 
  33:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() + 4;    //prelazak na sledecu instrukciju; jer procesor pon
  34:src/riscv.cpp ****         uint64 volatile sstatus = r_sstatus();
  35:src/riscv.cpp **** 
  36:src/riscv.cpp ****         switch(fcode){
  37:src/riscv.cpp ****             case 0x11: {
  38:src/riscv.cpp ****                 uint64 *stack_space = new uint64[DEFAULT_STACK_SIZE];
  39:src/riscv.cpp ****                 retval = _thread::create_thread((thread_t *) handle, (_thread::Body) start_routine,
  40:src/riscv.cpp ****                                                 (void *) stack_space);
  41:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (retval));
  42:src/riscv.cpp ****                 break;
  43:src/riscv.cpp ****                 }
  44:src/riscv.cpp ****             case 0x12: {
  45:src/riscv.cpp ****                 retval = _thread::thread_exit();
  46:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (retval));
  47:src/riscv.cpp ****                 break;
  48:src/riscv.cpp ****                 }
  49:src/riscv.cpp ****             case 0x13:
  50:src/riscv.cpp ****                 _thread::thread_dispatch();
  51:src/riscv.cpp ****                 break;
  52:src/riscv.cpp ****             case 0x20:{
  53:src/riscv.cpp ****                 char ch = __getc();
  54:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (ch));
  55:src/riscv.cpp ****             }
  56:src/riscv.cpp ****             default:
  57:src/riscv.cpp ****                 break;
  58:src/riscv.cpp **** 
  59:src/riscv.cpp ****         }
  60:src/riscv.cpp **** 
  61:src/riscv.cpp ****         w_sepc(sepc); //ako je unutar dispacha promenjen pc ovde upisujem taj novi(sto je nekad sac
  62:src/riscv.cpp ****         w_sstatus(sstatus);
  63:src/riscv.cpp ****     }
  64:src/riscv.cpp ****     else if (scause == 0x8000000000000001UL){
 146              		.loc 1 64 10 is_stmt 1
 147 006c 9307F0FF 		li	a5,-1
 148 0070 9397F703 		slli	a5,a5,63
 149 0074 93871700 		addi	a5,a5,1
 150 0078 6384F418 		beq	s1,a5,.L19
  65:src/riscv.cpp ****         mc_sip(SIP_SSIP);
  66:src/riscv.cpp ****     }
GAS LISTING /tmp/cceFzBiT.s 			page 7


  67:src/riscv.cpp ****     else if (scause == 0x8000000000000009UL){
 151              		.loc 1 67 10
 152 007c 9307F0FF 		li	a5,-1
 153 0080 9397F703 		slli	a5,a5,63
 154 0084 93879700 		addi	a5,a5,9
 155 0088 6382F418 		beq	s1,a5,.L20
  68:src/riscv.cpp ****         console_handler();
  69:src/riscv.cpp ****     }
  70:src/riscv.cpp ****     else{
  71:src/riscv.cpp ****         printString("\nPc greske: ");
 156              		.loc 1 71 9
 157              		.loc 1 71 20 is_stmt 0
 158 008c 17050000 		lla	a0,.LC0
 158      13050500 
 159 0094 97000000 		call	_Z11printStringPKc
 159      E7800000 
 160              	.LVL2:
  72:src/riscv.cpp ****         printInt(r_sepc());//cuva adresu na kooju se vracam posle prekidne rutine
 161              		.loc 1 72 9 is_stmt 1
 162              	.LBB27:
 163              	.LBB28:
 106:src/../h/riscv.hpp **** }
 107:src/../h/riscv.hpp **** 
 108:src/../h/riscv.hpp **** inline void Riscv::w_scause(uint64 scause)
 109:src/../h/riscv.hpp **** {
 110:src/../h/riscv.hpp ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
 111:src/../h/riscv.hpp **** }
 112:src/../h/riscv.hpp **** 
 113:src/../h/riscv.hpp **** inline uint64 Riscv::r_sepc()
 114:src/../h/riscv.hpp **** {
 115:src/../h/riscv.hpp ****     uint64 volatile sepc;
 164              		.loc 2 115 5
 116:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 165              		.loc 2 116 5
 166              		.loc 2 116 64 is_stmt 0
 167              	 #APP
 168              	# 116 "src/../h/riscv.hpp" 1
 117              	    return sepc;
 169              		csrr a5, sepc
 170              	# 0 "" 2
 171              	 #NO_APP
 172 00a0 233CF4FA 		sd	a5,-72(s0)
 173              		.loc 2 117 5 is_stmt 1
 174              		.loc 2 117 12 is_stmt 0
 175 00a4 033584FB 		ld	a0,-72(s0)
 176              	.LBE28:
 177              	.LBE27:
 178              		.loc 1 72 17
 179 00a8 13060000 		li	a2,0
 180 00ac 9305A000 		li	a1,10
 181 00b0 1B050500 		sext.w	a0,a0
 182 00b4 97000000 		call	_Z8printIntiii
 182      E7800000 
 183              	.LVL3:
  73:src/riscv.cpp ****         printString("\nStVal greske: ");
 184              		.loc 1 73 9 is_stmt 1
 185              		.loc 1 73 20 is_stmt 0
GAS LISTING /tmp/cceFzBiT.s 			page 8


 186 00bc 17050000 		lla	a0,.LC1
 186      13050500 
 187 00c4 97000000 		call	_Z11printStringPKc
 187      E7800000 
 188              	.LVL4:
  74:src/riscv.cpp ****         printInt(r_stval());
 189              		.loc 1 74 9 is_stmt 1
 190              	.LBB29:
 191              	.LBB30:
 118:src/../h/riscv.hpp **** }
 119:src/../h/riscv.hpp **** 
 120:src/../h/riscv.hpp **** inline void Riscv::w_sepc(uint64 sepc)
 121:src/../h/riscv.hpp **** {
 122:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 123:src/../h/riscv.hpp **** }
 124:src/../h/riscv.hpp **** 
 125:src/../h/riscv.hpp **** inline uint64 Riscv::r_stvec()
 126:src/../h/riscv.hpp **** {
 127:src/../h/riscv.hpp ****     uint64 volatile stvec;
 128:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 129:src/../h/riscv.hpp ****     return stvec;
 130:src/../h/riscv.hpp **** }
 131:src/../h/riscv.hpp **** 
 132:src/../h/riscv.hpp **** inline void Riscv::w_stvec(uint64 stvec)
 133:src/../h/riscv.hpp **** {
 134:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
 135:src/../h/riscv.hpp **** }
 136:src/../h/riscv.hpp **** 
 137:src/../h/riscv.hpp **** inline uint64 Riscv::r_stval()
 138:src/../h/riscv.hpp **** {
 139:src/../h/riscv.hpp ****     uint64 volatile stval;
 192              		.loc 2 139 5
 140:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 193              		.loc 2 140 5
 194              		.loc 2 140 68 is_stmt 0
 195              	 #APP
 196              	# 140 "src/../h/riscv.hpp" 1
 141              	    return stval;
 197              		csrr a5, stval
 198              	# 0 "" 2
 199              	 #NO_APP
 200 00d0 2338F4FA 		sd	a5,-80(s0)
 201              		.loc 2 141 5 is_stmt 1
 202              		.loc 2 141 12 is_stmt 0
 203 00d4 033504FB 		ld	a0,-80(s0)
 204              	.LBE30:
 205              	.LBE29:
 206              		.loc 1 74 17
 207 00d8 13060000 		li	a2,0
 208 00dc 9305A000 		li	a1,10
 209 00e0 1B050500 		sext.w	a0,a0
 210 00e4 97000000 		call	_Z8printIntiii
 210      E7800000 
 211              	.LVL5:
  75:src/riscv.cpp ****         printString("\nRazlog greske scause: ");
 212              		.loc 1 75 9 is_stmt 1
 213              		.loc 1 75 20 is_stmt 0
GAS LISTING /tmp/cceFzBiT.s 			page 9


 214 00ec 17050000 		lla	a0,.LC2
 214      13050500 
 215 00f4 97000000 		call	_Z11printStringPKc
 215      E7800000 
 216              	.LVL6:
  76:src/riscv.cpp ****         printInt(scause);
 217              		.loc 1 76 9 is_stmt 1
 218              		.loc 1 76 17 is_stmt 0
 219 00fc 13060000 		li	a2,0
 220 0100 9305A000 		li	a1,10
 221 0104 1B850400 		sext.w	a0,s1
 222 0108 97000000 		call	_Z8printIntiii
 222      E7800000 
 223              	.LVL7:
  77:src/riscv.cpp ****         switch(scause) {
 224              		.loc 1 77 9 is_stmt 1
 225 0110 93075000 		li	a5,5
 226 0114 638CF410 		beq	s1,a5,.L14
 227 0118 93077000 		li	a5,7
 228 011c 6382F412 		beq	s1,a5,.L15
 229 0120 93072000 		li	a5,2
 230 0124 638AF40E 		beq	s1,a5,.L21
  78:src/riscv.cpp ****             case 2:
  79:src/riscv.cpp ****                 printString(" Nelegelna instrukcija");
  80:src/riscv.cpp ****                 break;
  81:src/riscv.cpp ****             case 5:
  82:src/riscv.cpp ****                 printString(" Nedozvoljena adresa citanja");
  83:src/riscv.cpp ****                 break;
  84:src/riscv.cpp ****             case 7:
  85:src/riscv.cpp ****                 printString(" Nedozvoljena adresa upisa");
  86:src/riscv.cpp ****                 break;
  87:src/riscv.cpp ****             default:
 231              		.loc 1 87 13
  88:src/riscv.cpp ****                 printString(" Ostalo");
 232              		.loc 1 88 17
 233              		.loc 1 88 28 is_stmt 0
 234 0128 17050000 		lla	a0,.LC6
 234      13050500 
 235 0130 97000000 		call	_Z11printStringPKc
 235      E7800000 
 236              	.LVL8:
  89:src/riscv.cpp ****                 break;
 237              		.loc 1 89 17 is_stmt 1
 238              	.LBE26:
  90:src/riscv.cpp ****         }
  91:src/riscv.cpp ****     }
  92:src/riscv.cpp **** }...
 239              		.loc 1 92 1 is_stmt 0
 240 0138 6F00800A 		j	.L3
 241              	.L18:
 242              	.LBB50:
 243              	.LBB31:
  33:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() + 4;    //prelazak na sledecu instrukciju; jer procesor pon
 244              		.loc 1 33 9 is_stmt 1
 245              	.LBB32:
 246              	.LBB33:
 115:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
GAS LISTING /tmp/cceFzBiT.s 			page 10


 247              		.loc 2 115 5
 116:src/../h/riscv.hpp ****     return sepc;
 248              		.loc 2 116 5
 116:src/../h/riscv.hpp ****     return sepc;
 249              		.loc 2 116 64 is_stmt 0
 250              	 #APP
 251              	# 116 "src/../h/riscv.hpp" 1
 252              		csrr a5, sepc
 253              	# 0 "" 2
 254              	 #NO_APP
 255 0140 2334F4FA 		sd	a5,-88(s0)
 117:src/../h/riscv.hpp **** }
 256              		.loc 2 117 5 is_stmt 1
 117:src/../h/riscv.hpp **** }
 257              		.loc 2 117 12 is_stmt 0
 258 0144 833784FA 		ld	a5,-88(s0)
 259              	.LBE33:
 260              	.LBE32:
  33:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() + 4;    //prelazak na sledecu instrukciju; jer procesor pon
 261              		.loc 1 33 41
 262 0148 93874700 		addi	a5,a5,4
  33:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() + 4;    //prelazak na sledecu instrukciju; jer procesor pon
 263              		.loc 1 33 43
 264 014c 2334F4F8 		sd	a5,-120(s0)
  34:src/riscv.cpp ****         uint64 volatile sstatus = r_sstatus();
 265              		.loc 1 34 9 is_stmt 1
 266              	.LBB34:
 267              	.LBB35:
 142:src/../h/riscv.hpp **** }
 143:src/../h/riscv.hpp **** 
 144:src/../h/riscv.hpp **** inline void Riscv::w_stval(uint64 stval)
 145:src/../h/riscv.hpp **** {
 146:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 147:src/../h/riscv.hpp **** }
 148:src/../h/riscv.hpp **** 
 149:src/../h/riscv.hpp **** inline void Riscv::ms_sip(uint64 mask)
 150:src/../h/riscv.hpp **** {
 151:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 152:src/../h/riscv.hpp **** }
 153:src/../h/riscv.hpp **** 
 154:src/../h/riscv.hpp **** inline void Riscv::mc_sip(uint64 mask)
 155:src/../h/riscv.hpp **** {
 156:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 157:src/../h/riscv.hpp **** }
 158:src/../h/riscv.hpp **** 
 159:src/../h/riscv.hpp **** inline uint64 Riscv::r_sip()
 160:src/../h/riscv.hpp **** {
 161:src/../h/riscv.hpp ****     uint64 volatile sip;
 162:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 163:src/../h/riscv.hpp ****     return sip;
 164:src/../h/riscv.hpp **** }
 165:src/../h/riscv.hpp **** 
 166:src/../h/riscv.hpp **** inline void Riscv::w_sip(uint64 sip)
 167:src/../h/riscv.hpp **** {
 168:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
 169:src/../h/riscv.hpp **** }
 170:src/../h/riscv.hpp **** 
GAS LISTING /tmp/cceFzBiT.s 			page 11


 171:src/../h/riscv.hpp **** inline void Riscv::ms_sstatus(uint64 mask)
 172:src/../h/riscv.hpp **** {
 173:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
 174:src/../h/riscv.hpp **** }
 175:src/../h/riscv.hpp **** 
 176:src/../h/riscv.hpp **** inline void Riscv::mc_sstatus(uint64 mask)
 177:src/../h/riscv.hpp **** {
 178:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sstatus, %[mask]" : : [mask] "r"(mask));
 179:src/../h/riscv.hpp **** }
 180:src/../h/riscv.hpp **** 
 181:src/../h/riscv.hpp **** inline uint64 Riscv::r_sstatus()
 182:src/../h/riscv.hpp **** {
 183:src/../h/riscv.hpp ****     uint64 volatile sstatus;
 268              		.loc 2 183 5
 184:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sstatus], sstatus" : [sstatus] "=r"(sstatus));
 269              		.loc 2 184 5
 270              		.loc 2 184 76 is_stmt 0
 271              	 #APP
 272              	# 184 "src/../h/riscv.hpp" 1
 185              	    return sstatus;
 273              		csrr a5, sstatus
 274              	# 0 "" 2
 275              	 #NO_APP
 276 0154 2330F4FA 		sd	a5,-96(s0)
 277              		.loc 2 185 5 is_stmt 1
 278              		.loc 2 185 12 is_stmt 0
 279 0158 833704FA 		ld	a5,-96(s0)
 280              	.LBE35:
 281              	.LBE34:
  34:src/riscv.cpp ****         uint64 volatile sstatus = r_sstatus();
 282              		.loc 1 34 45
 283 015c 2338F4F8 		sd	a5,-112(s0)
  36:src/riscv.cpp ****         switch(fcode){
 284              		.loc 1 36 9 is_stmt 1
 285              	.LBB36:
  36:src/riscv.cpp ****         switch(fcode){
 286              		.loc 1 36 16 is_stmt 0
 287 0160 833784FD 		ld	a5,-40(s0)
  36:src/riscv.cpp ****         switch(fcode){
 288              		.loc 1 36 9
 289 0164 13073001 		li	a4,19
 290 0168 6386E708 		beq	a5,a4,.L5
 291 016c 6362F702 		bgtu	a5,a4,.L6
 292 0170 13071001 		li	a4,17
 293 0174 638AE702 		beq	a5,a4,.L7
 294 0178 13072001 		li	a4,18
 295 017c 639AE704 		bne	a5,a4,.L9
 296              	.LBB37:
  44:src/riscv.cpp ****             case 0x12: {
 297              		.loc 1 44 13 is_stmt 1
  44:src/riscv.cpp ****             case 0x12: {
 298              		.loc 1 44 24
  45:src/riscv.cpp ****                 retval = _thread::thread_exit();
 299              		.loc 1 45 17
  45:src/riscv.cpp ****                 retval = _thread::thread_exit();
 300              		.loc 1 45 46 is_stmt 0
 301 0180 97000000 		call	_ZN7_thread11thread_exitEv
GAS LISTING /tmp/cceFzBiT.s 			page 12


 301      E7800000 
 302              	.LVL9:
  46:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (retval));
 303              		.loc 1 46 17 is_stmt 1
  46:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (retval));
 304              		.loc 1 46 59 is_stmt 0
 305              	 #APP
 306              	# 46 "src/riscv.cpp" 1
  47:src/riscv.cpp ****                 break;
 307              		mv a0, a0
 308              	# 0 "" 2
 309              		.loc 1 47 17 is_stmt 1
 310              	 #NO_APP
 311 018c 6F004004 		j	.L9
 312              	.LVL10:
 313              	.L6:
 314              	.LBE37:
  36:src/riscv.cpp ****         switch(fcode){
 315              		.loc 1 36 9 is_stmt 0
 316 0190 13070002 		li	a4,32
 317 0194 639EE702 		bne	a5,a4,.L9
 318              	.LBB40:
  52:src/riscv.cpp ****             case 0x20:{
 319              		.loc 1 52 13 is_stmt 1
  52:src/riscv.cpp ****             case 0x20:{
 320              		.loc 1 52 23
 321              	.LBB38:
  53:src/riscv.cpp ****                 char ch = __getc();
 322              		.loc 1 53 17
  53:src/riscv.cpp ****                 char ch = __getc();
 323              		.loc 1 53 33 is_stmt 0
 324 0198 97000000 		call	__getc
 324      E7800000 
 325              	.LVL11:
  54:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (ch));
 326              		.loc 1 54 17 is_stmt 1
  54:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (ch));
 327              		.loc 1 54 55 is_stmt 0
 328              	 #APP
 329              	# 54 "src/riscv.cpp" 1
 330              		mv a0, a0
 331              	# 0 "" 2
 332              	 #NO_APP
 333 01a4 6F00C002 		j	.L9
 334              	.LVL12:
 335              	.L7:
 336              	.LBE38:
  37:src/riscv.cpp ****             case 0x11: {
 337              		.loc 1 37 13 is_stmt 1
  37:src/riscv.cpp ****             case 0x11: {
 338              		.loc 1 37 24
 339              	.LBB39:
  38:src/riscv.cpp ****                 uint64 *stack_space = new uint64[DEFAULT_STACK_SIZE];
 340              		.loc 1 38 17
  38:src/riscv.cpp ****                 uint64 *stack_space = new uint64[DEFAULT_STACK_SIZE];
 341              		.loc 1 38 68 is_stmt 0
 342 01a8 37850000 		li	a0,32768
GAS LISTING /tmp/cceFzBiT.s 			page 13


 343 01ac 97000000 		call	_Znam
 343      E7800000 
 344              	.LVL13:
 345 01b4 93060500 		mv	a3,a0
 346              	.LVL14:
  39:src/riscv.cpp ****                 retval = _thread::create_thread((thread_t *) handle, (_thread::Body) start_routine,
 347              		.loc 1 39 17 is_stmt 1
  39:src/riscv.cpp ****                 retval = _thread::create_thread((thread_t *) handle, (_thread::Body) start_routine,
 348              		.loc 1 39 48 is_stmt 0
 349 01b8 033504FD 		ld	a0,-48(s0)
 350              	.LVL15:
 351 01bc 833584FC 		ld	a1,-56(s0)
 352 01c0 033604FC 		ld	a2,-64(s0)
 353 01c4 97000000 		call	_ZN7_thread13create_threadEPPS_PFvPvES2_S2_
 353      E7800000 
 354              	.LVL16:
  41:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (retval));
 355              		.loc 1 41 17 is_stmt 1
  41:src/riscv.cpp ****                 asm volatile("mv a0, %0" : : "r" (retval));
 356              		.loc 1 41 59 is_stmt 0
 357              	 #APP
 358              	# 41 "src/riscv.cpp" 1
  42:src/riscv.cpp ****                 break;
 359              		mv a0, a0
 360              	# 0 "" 2
 361              		.loc 1 42 17 is_stmt 1
 362              	.LVL17:
 363              	 #NO_APP
 364              	.L9:
 365              	.LBE39:
 366              	.LBE40:
 367              	.LBE36:
  61:src/riscv.cpp ****         w_sepc(sepc); //ako je unutar dispacha promenjen pc ovde upisujem taj novi(sto je nekad sac
 368              		.loc 1 61 9
  61:src/riscv.cpp ****         w_sepc(sepc); //ako je unutar dispacha promenjen pc ovde upisujem taj novi(sto je nekad sac
 369              		.loc 1 61 15 is_stmt 0
 370 01d0 833784F8 		ld	a5,-120(s0)
 371              	.LVL18:
 372              	.LBB42:
 373              	.LBB43:
 122:src/../h/riscv.hpp **** }
 374              		.loc 2 122 5 is_stmt 1
 122:src/../h/riscv.hpp **** }
 375              		.loc 2 122 65 is_stmt 0
 376              	 #APP
 377              	# 122 "src/../h/riscv.hpp" 1
 378              		csrw sepc, a5
 379              	# 0 "" 2
 380              	.LVL19:
 381              	 #NO_APP
 382              	.LBE43:
 383              	.LBE42:
  62:src/riscv.cpp ****         w_sstatus(sstatus);
 384              		.loc 1 62 9 is_stmt 1
  62:src/riscv.cpp ****         w_sstatus(sstatus);
 385              		.loc 1 62 18 is_stmt 0
 386 01d8 833704F9 		ld	a5,-112(s0)
GAS LISTING /tmp/cceFzBiT.s 			page 14


 387              	.LVL20:
 388              	.LBB44:
 389              	.LBB45:
 186:src/../h/riscv.hpp **** }
 187:src/../h/riscv.hpp **** 
 188:src/../h/riscv.hpp **** inline void Riscv::w_sstatus(uint64 sstatus)
 189:src/../h/riscv.hpp **** {
 190:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sstatus, %[sstatus]" : : [sstatus] "r"(sstatus));
 390              		.loc 2 190 5 is_stmt 1
 391              		.loc 2 190 77 is_stmt 0
 392              	 #APP
 393              	# 190 "src/../h/riscv.hpp" 1
 191              	}
 394              		csrw sstatus, a5
 395              	# 0 "" 2
 396              	.LVL21:
 397              	 #NO_APP
 398              	.L3:
 399              	.LBE45:
 400              	.LBE44:
 401              	.LBE31:
 402              	.LBE50:
 403              		.loc 1 92 1
 404 01e0 83308107 		ld	ra,120(sp)
 405              		.cfi_remember_state
 406              		.cfi_restore 1
 407 01e4 03340107 		ld	s0,112(sp)
 408              		.cfi_restore 8
 409              		.cfi_def_cfa 2, 128
 410 01e8 83348106 		ld	s1,104(sp)
 411              		.cfi_restore 9
 412              	.LVL22:
 413 01ec 13010108 		addi	sp,sp,128
 414              		.cfi_def_cfa_offset 0
 415 01f0 67800000 		jr	ra
 416              	.LVL23:
 417              	.L5:
 418              		.cfi_restore_state
 419              	.LBB51:
 420              	.LBB47:
 421              	.LBB46:
 422              	.LBB41:
  49:src/riscv.cpp ****             case 0x13:
 423              		.loc 1 49 13 is_stmt 1
  50:src/riscv.cpp ****                 _thread::thread_dispatch();
 424              		.loc 1 50 17
  50:src/riscv.cpp ****                 _thread::thread_dispatch();
 425              		.loc 1 50 41 is_stmt 0
 426 01f4 97000000 		call	_ZN7_thread15thread_dispatchEv
 426      E7800000 
 427              	.LVL24:
  51:src/riscv.cpp ****                 break;
 428              		.loc 1 51 17 is_stmt 1
 429 01fc 6FF05FFD 		j	.L9
 430              	.L19:
 431              	.LBE41:
 432              	.LBE46:
GAS LISTING /tmp/cceFzBiT.s 			page 15


 433              	.LBE47:
  65:src/riscv.cpp ****         mc_sip(SIP_SSIP);
 434              		.loc 1 65 9
 435              	.LVL25:
 436              	.LBB48:
 437              	.LBB49:
 156:src/../h/riscv.hpp **** }
 438              		.loc 2 156 5
 156:src/../h/riscv.hpp **** }
 439              		.loc 2 156 64 is_stmt 0
 440 0200 93072000 		li	a5,2
 441              	 #APP
 442              	# 156 "src/../h/riscv.hpp" 1
 157:src/../h/riscv.hpp **** 
 443              		csrc sip, a5
 444              	# 0 "" 2
 445              		.loc 2 157 1
 446              	 #NO_APP
 447 0208 6FF09FFD 		j	.L3
 448              	.LVL26:
 449              	.L20:
 450              	.LBE49:
 451              	.LBE48:
  68:src/riscv.cpp ****         console_handler();
 452              		.loc 1 68 9 is_stmt 1
  68:src/riscv.cpp ****         console_handler();
 453              		.loc 1 68 24 is_stmt 0
 454 020c 97000000 		call	console_handler
 454      E7800000 
 455              	.LVL27:
 456 0214 6FF0DFFC 		j	.L3
 457              	.L21:
  78:src/riscv.cpp ****             case 2:
 458              		.loc 1 78 13 is_stmt 1
  79:src/riscv.cpp ****                 printString(" Nelegelna instrukcija");
 459              		.loc 1 79 17
  79:src/riscv.cpp ****                 printString(" Nelegelna instrukcija");
 460              		.loc 1 79 28 is_stmt 0
 461 0218 17050000 		lla	a0,.LC3
 461      13050500 
 462 0220 97000000 		call	_Z11printStringPKc
 462      E7800000 
 463              	.LVL28:
  80:src/riscv.cpp ****                 break;
 464              		.loc 1 80 17 is_stmt 1
 465 0228 6FF09FFB 		j	.L3
 466              	.L14:
  81:src/riscv.cpp ****             case 5:
 467              		.loc 1 81 13
  82:src/riscv.cpp ****                 printString(" Nedozvoljena adresa citanja");
 468              		.loc 1 82 17
  82:src/riscv.cpp ****                 printString(" Nedozvoljena adresa citanja");
 469              		.loc 1 82 28 is_stmt 0
 470 022c 17050000 		lla	a0,.LC4
 470      13050500 
 471 0234 97000000 		call	_Z11printStringPKc
 471      E7800000 
GAS LISTING /tmp/cceFzBiT.s 			page 16


 472              	.LVL29:
  83:src/riscv.cpp ****                 break;
 473              		.loc 1 83 17 is_stmt 1
 474 023c 6FF05FFA 		j	.L3
 475              	.L15:
  84:src/riscv.cpp ****             case 7:
 476              		.loc 1 84 13
  85:src/riscv.cpp ****                 printString(" Nedozvoljena adresa upisa");
 477              		.loc 1 85 17
  85:src/riscv.cpp ****                 printString(" Nedozvoljena adresa upisa");
 478              		.loc 1 85 28 is_stmt 0
 479 0240 17050000 		lla	a0,.LC5
 479      13050500 
 480 0248 97000000 		call	_Z11printStringPKc
 480      E7800000 
 481              	.LVL30:
  86:src/riscv.cpp ****                 break;
 482              		.loc 1 86 17 is_stmt 1
 483 0250 6FF01FF9 		j	.L3
 484              	.LBE51:
 485              		.cfi_endproc
 486              	.LFE33:
 488              	.Letext0:
 489              		.file 3 "src/../h/../lib/hw.h"
 490              		.file 4 "src/../h/_thread.hpp"
 491              		.file 5 "src/../test/../h/syscall_c.hpp"
 492              		.file 6 "src/../lib/console.h"
 493              		.file 7 "src/../test/printing.hpp"
GAS LISTING /tmp/cceFzBiT.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 riscv.cpp
     /tmp/cceFzBiT.s:12     .text:0000000000000000 _ZN5Riscv10popSppSpieEv
     /tmp/cceFzBiT.s:16     .text:0000000000000000 .L0 
     /tmp/cceFzBiT.s:17     .text:0000000000000000 .L0 
     /tmp/cceFzBiT.s:18     .text:0000000000000004 .L0 
     /tmp/cceFzBiT.s:20     .text:0000000000000008 .L0 
     /tmp/cceFzBiT.s:22     .text:000000000000000c .L0 
     /tmp/cceFzBiT.s:24     .text:000000000000000c .L0 
       src/riscv.cpp:13     .text:000000000000000c .L0 
     /tmp/cceFzBiT.s:30     .text:0000000000000010 .L0 
       src/riscv.cpp:14     .text:0000000000000010 .L0 
     /tmp/cceFzBiT.s:36     .text:0000000000000014 .L0 
     /tmp/cceFzBiT.s:37     .text:0000000000000018 .L0 
     /tmp/cceFzBiT.s:38     .text:0000000000000018 .L0 
     /tmp/cceFzBiT.s:40     .text:000000000000001c .L0 
     /tmp/cceFzBiT.s:42     .text:0000000000000020 .L0 
     /tmp/cceFzBiT.s:71     .text:0000000000000020 _ZN5Riscv23interruptRoutineHandlerEv
     /tmp/cceFzBiT.s:74     .text:0000000000000020 .L0 
     /tmp/cceFzBiT.s:75     .text:0000000000000020 .L0 
     /tmp/cceFzBiT.s:76     .text:0000000000000024 .L0 
     /tmp/cceFzBiT.s:80     .text:0000000000000030 .L0 
     /tmp/cceFzBiT.s:81     .text:0000000000000030 .L0 
     /tmp/cceFzBiT.s:82     .text:0000000000000030 .L0 
     /tmp/cceFzBiT.s:84     .text:0000000000000034 .L0 
     /tmp/cceFzBiT.s:86     .text:0000000000000034 .L0 
     /tmp/cceFzBiT.s:87     .text:0000000000000034 .L0 
       src/riscv.cpp:20     .text:0000000000000034 .L0 
     /tmp/cceFzBiT.s:95     .text:000000000000003c .L0 
       src/riscv.cpp:21     .text:000000000000003c .L0 
     /tmp/cceFzBiT.s:103    .text:0000000000000044 .L0 
       src/riscv.cpp:22     .text:0000000000000044 .L0 
     /tmp/cceFzBiT.s:111    .text:000000000000004c .L0 
       src/riscv.cpp:23     .text:000000000000004c .L0 
     /tmp/cceFzBiT.s:120    .text:0000000000000054 .L0 
     /tmp/cceFzBiT.s:124    .text:0000000000000054 .L0 
     /tmp/cceFzBiT.s:125    .text:0000000000000054 .L0 
     /tmp/cceFzBiT.s:126    .text:0000000000000054 .L0 
  src/../h/riscv.hpp:104    .text:0000000000000054 .L0 
     /tmp/cceFzBiT.s:134    .text:000000000000005c .L0 
     /tmp/cceFzBiT.s:135    .text:000000000000005c .L0 
     /tmp/cceFzBiT.s:141    .text:0000000000000060 .L0 
     /tmp/cceFzBiT.s:142    .text:0000000000000060 .L0 
     /tmp/cceFzBiT.s:144    .text:0000000000000064 .L0 
     /tmp/cceFzBiT.s:147    .text:000000000000006c .L0 
     /tmp/cceFzBiT.s:152    .text:000000000000007c .L0 
     /tmp/cceFzBiT.s:157    .text:000000000000008c .L0 
     /tmp/cceFzBiT.s:158    .text:000000000000008c .L0 
     /tmp/cceFzBiT.s:164    .text:000000000000009c .L0 
     /tmp/cceFzBiT.s:165    .text:000000000000009c .L0 
     /tmp/cceFzBiT.s:166    .text:000000000000009c .L0 
  src/../h/riscv.hpp:116    .text:000000000000009c .L0 
     /tmp/cceFzBiT.s:174    .text:00000000000000a4 .L0 
     /tmp/cceFzBiT.s:175    .text:00000000000000a4 .L0 
     /tmp/cceFzBiT.s:179    .text:00000000000000a8 .L0 
     /tmp/cceFzBiT.s:185    .text:00000000000000bc .L0 
     /tmp/cceFzBiT.s:186    .text:00000000000000bc .L0 
GAS LISTING /tmp/cceFzBiT.s 			page 18


     /tmp/cceFzBiT.s:192    .text:00000000000000cc .L0 
     /tmp/cceFzBiT.s:193    .text:00000000000000cc .L0 
     /tmp/cceFzBiT.s:194    .text:00000000000000cc .L0 
  src/../h/riscv.hpp:140    .text:00000000000000cc .L0 
     /tmp/cceFzBiT.s:202    .text:00000000000000d4 .L0 
     /tmp/cceFzBiT.s:203    .text:00000000000000d4 .L0 
     /tmp/cceFzBiT.s:207    .text:00000000000000d8 .L0 
     /tmp/cceFzBiT.s:213    .text:00000000000000ec .L0 
     /tmp/cceFzBiT.s:214    .text:00000000000000ec .L0 
     /tmp/cceFzBiT.s:218    .text:00000000000000fc .L0 
     /tmp/cceFzBiT.s:219    .text:00000000000000fc .L0 
     /tmp/cceFzBiT.s:225    .text:0000000000000110 .L0 
     /tmp/cceFzBiT.s:232    .text:0000000000000128 .L0 
     /tmp/cceFzBiT.s:233    .text:0000000000000128 .L0 
     /tmp/cceFzBiT.s:234    .text:0000000000000128 .L0 
     /tmp/cceFzBiT.s:239    .text:0000000000000138 .L0 
     /tmp/cceFzBiT.s:240    .text:0000000000000138 .L0 
     /tmp/cceFzBiT.s:247    .text:000000000000013c .L0 
     /tmp/cceFzBiT.s:248    .text:000000000000013c .L0 
     /tmp/cceFzBiT.s:249    .text:000000000000013c .L0 
  src/../h/riscv.hpp:116    .text:000000000000013c .L0 
     /tmp/cceFzBiT.s:257    .text:0000000000000144 .L0 
     /tmp/cceFzBiT.s:258    .text:0000000000000144 .L0 
     /tmp/cceFzBiT.s:262    .text:0000000000000148 .L0 
     /tmp/cceFzBiT.s:264    .text:000000000000014c .L0 
     /tmp/cceFzBiT.s:268    .text:0000000000000150 .L0 
     /tmp/cceFzBiT.s:269    .text:0000000000000150 .L0 
     /tmp/cceFzBiT.s:270    .text:0000000000000150 .L0 
  src/../h/riscv.hpp:184    .text:0000000000000150 .L0 
     /tmp/cceFzBiT.s:278    .text:0000000000000158 .L0 
     /tmp/cceFzBiT.s:279    .text:0000000000000158 .L0 
     /tmp/cceFzBiT.s:283    .text:000000000000015c .L0 
     /tmp/cceFzBiT.s:286    .text:0000000000000160 .L0 
     /tmp/cceFzBiT.s:287    .text:0000000000000160 .L0 
     /tmp/cceFzBiT.s:289    .text:0000000000000164 .L0 
     /tmp/cceFzBiT.s:298    .text:0000000000000180 .L0 
     /tmp/cceFzBiT.s:299    .text:0000000000000180 .L0 
     /tmp/cceFzBiT.s:300    .text:0000000000000180 .L0 
     /tmp/cceFzBiT.s:301    .text:0000000000000180 .L0 
     /tmp/cceFzBiT.s:304    .text:0000000000000188 .L0 
       src/riscv.cpp:46     .text:0000000000000188 .L0 
     /tmp/cceFzBiT.s:311    .text:000000000000018c .L0 
     /tmp/cceFzBiT.s:316    .text:0000000000000190 .L0 
     /tmp/cceFzBiT.s:320    .text:0000000000000198 .L0 
     /tmp/cceFzBiT.s:322    .text:0000000000000198 .L0 
     /tmp/cceFzBiT.s:323    .text:0000000000000198 .L0 
     /tmp/cceFzBiT.s:324    .text:0000000000000198 .L0 
     /tmp/cceFzBiT.s:327    .text:00000000000001a0 .L0 
       src/riscv.cpp:54     .text:00000000000001a0 .L0 
     /tmp/cceFzBiT.s:338    .text:00000000000001a8 .L0 
     /tmp/cceFzBiT.s:340    .text:00000000000001a8 .L0 
     /tmp/cceFzBiT.s:341    .text:00000000000001a8 .L0 
     /tmp/cceFzBiT.s:342    .text:00000000000001a8 .L0 
     /tmp/cceFzBiT.s:348    .text:00000000000001b8 .L0 
     /tmp/cceFzBiT.s:349    .text:00000000000001b8 .L0 
     /tmp/cceFzBiT.s:356    .text:00000000000001cc .L0 
       src/riscv.cpp:41     .text:00000000000001cc .L0 
GAS LISTING /tmp/cceFzBiT.s 			page 19


     /tmp/cceFzBiT.s:368    .text:00000000000001d0 .L0 
     /tmp/cceFzBiT.s:369    .text:00000000000001d0 .L0 
     /tmp/cceFzBiT.s:370    .text:00000000000001d0 .L0 
     /tmp/cceFzBiT.s:375    .text:00000000000001d4 .L0 
  src/../h/riscv.hpp:122    .text:00000000000001d4 .L0 
     /tmp/cceFzBiT.s:385    .text:00000000000001d8 .L0 
     /tmp/cceFzBiT.s:386    .text:00000000000001d8 .L0 
     /tmp/cceFzBiT.s:391    .text:00000000000001dc .L0 
  src/../h/riscv.hpp:190    .text:00000000000001dc .L0 
     /tmp/cceFzBiT.s:404    .text:00000000000001e0 .L0 
     /tmp/cceFzBiT.s:405    .text:00000000000001e4 .L0 
     /tmp/cceFzBiT.s:406    .text:00000000000001e4 .L0 
     /tmp/cceFzBiT.s:408    .text:00000000000001e8 .L0 
     /tmp/cceFzBiT.s:409    .text:00000000000001e8 .L0 
     /tmp/cceFzBiT.s:411    .text:00000000000001ec .L0 
     /tmp/cceFzBiT.s:414    .text:00000000000001f0 .L0 
     /tmp/cceFzBiT.s:418    .text:00000000000001f4 .L0 
     /tmp/cceFzBiT.s:424    .text:00000000000001f4 .L0 
     /tmp/cceFzBiT.s:425    .text:00000000000001f4 .L0 
     /tmp/cceFzBiT.s:426    .text:00000000000001f4 .L0 
     /tmp/cceFzBiT.s:429    .text:00000000000001fc .L0 
     /tmp/cceFzBiT.s:438    .text:0000000000000200 .L0 
     /tmp/cceFzBiT.s:439    .text:0000000000000200 .L0 
     /tmp/cceFzBiT.s:440    .text:0000000000000200 .L0 
     /tmp/cceFzBiT.s:447    .text:0000000000000208 .L0 
     /tmp/cceFzBiT.s:453    .text:000000000000020c .L0 
     /tmp/cceFzBiT.s:454    .text:000000000000020c .L0 
     /tmp/cceFzBiT.s:459    .text:0000000000000218 .L0 
     /tmp/cceFzBiT.s:460    .text:0000000000000218 .L0 
     /tmp/cceFzBiT.s:461    .text:0000000000000218 .L0 
     /tmp/cceFzBiT.s:465    .text:0000000000000228 .L0 
     /tmp/cceFzBiT.s:468    .text:000000000000022c .L0 
     /tmp/cceFzBiT.s:469    .text:000000000000022c .L0 
     /tmp/cceFzBiT.s:470    .text:000000000000022c .L0 
     /tmp/cceFzBiT.s:474    .text:000000000000023c .L0 
     /tmp/cceFzBiT.s:477    .text:0000000000000240 .L0 
     /tmp/cceFzBiT.s:478    .text:0000000000000240 .L0 
     /tmp/cceFzBiT.s:479    .text:0000000000000240 .L0 
     /tmp/cceFzBiT.s:483    .text:0000000000000250 .L0 
     /tmp/cceFzBiT.s:485    .text:0000000000000254 .L0 
     /tmp/cceFzBiT.s:494    .text:0000000000000254 .L0 
     /tmp/cceFzBiT.s:47     .rodata.str1.8:0000000000000000 .LC0
     /tmp/cceFzBiT.s:158    .text:000000000000008c .L0 
     /tmp/cceFzBiT.s:50     .rodata.str1.8:0000000000000010 .LC1
     /tmp/cceFzBiT.s:186    .text:00000000000000bc .L0 
     /tmp/cceFzBiT.s:53     .rodata.str1.8:0000000000000020 .LC2
     /tmp/cceFzBiT.s:214    .text:00000000000000ec .L0 
     /tmp/cceFzBiT.s:65     .rodata.str1.8:0000000000000090 .LC6
     /tmp/cceFzBiT.s:234    .text:0000000000000128 .L0 
     /tmp/cceFzBiT.s:56     .rodata.str1.8:0000000000000038 .LC3
     /tmp/cceFzBiT.s:461    .text:0000000000000218 .L0 
     /tmp/cceFzBiT.s:59     .rodata.str1.8:0000000000000050 .LC4
     /tmp/cceFzBiT.s:470    .text:000000000000022c .L0 
     /tmp/cceFzBiT.s:62     .rodata.str1.8:0000000000000070 .LC5
     /tmp/cceFzBiT.s:479    .text:0000000000000240 .L0 
     /tmp/cceFzBiT.s:241    .text:000000000000013c .L18
     /tmp/cceFzBiT.s:430    .text:0000000000000200 .L19
GAS LISTING /tmp/cceFzBiT.s 			page 20


     /tmp/cceFzBiT.s:449    .text:000000000000020c .L20
     /tmp/cceFzBiT.s:466    .text:000000000000022c .L14
     /tmp/cceFzBiT.s:475    .text:0000000000000240 .L15
     /tmp/cceFzBiT.s:457    .text:0000000000000218 .L21
     /tmp/cceFzBiT.s:398    .text:00000000000001e0 .L3
     /tmp/cceFzBiT.s:417    .text:00000000000001f4 .L5
     /tmp/cceFzBiT.s:313    .text:0000000000000190 .L6
     /tmp/cceFzBiT.s:335    .text:00000000000001a8 .L7
     /tmp/cceFzBiT.s:364    .text:00000000000001d0 .L9
     /tmp/cceFzBiT.s:1574   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cceFzBiT.s:2524   .debug_str:0000000000000086 .LASF100
     /tmp/cceFzBiT.s:2652   .debug_str:000000000000052a .LASF101
     /tmp/cceFzBiT.s:2576   .debug_str:00000000000002e6 .LASF102
     /tmp/cceFzBiT.s:8      .text:0000000000000000 .Ltext0
     /tmp/cceFzBiT.s:488    .text:0000000000000254 .Letext0
     /tmp/cceFzBiT.s:2498   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cceFzBiT.s:2630   .debug_str:00000000000004a1 .LASF0
     /tmp/cceFzBiT.s:2646   .debug_str:00000000000004f5 .LASF1
     /tmp/cceFzBiT.s:2620   .debug_str:0000000000000457 .LASF2
     /tmp/cceFzBiT.s:2594   .debug_str:0000000000000391 .LASF4
     /tmp/cceFzBiT.s:2680   .debug_str:0000000000000607 .LASF3
     /tmp/cceFzBiT.s:2526   .debug_str:000000000000014a .LASF5
     /tmp/cceFzBiT.s:2650   .debug_str:0000000000000517 .LASF6
     /tmp/cceFzBiT.s:2628   .debug_str:000000000000048e .LASF7
     /tmp/cceFzBiT.s:2706   .debug_str:00000000000006be .LASF8
     /tmp/cceFzBiT.s:2574   .debug_str:00000000000002d8 .LASF9
     /tmp/cceFzBiT.s:2662   .debug_str:0000000000000577 .LASF10
     /tmp/cceFzBiT.s:2700   .debug_str:000000000000069d .LASF11
     /tmp/cceFzBiT.s:2528   .debug_str:0000000000000151 .LASF12
     /tmp/cceFzBiT.s:2506   .debug_str:000000000000002b .LASF13
     /tmp/cceFzBiT.s:2534   .debug_str:000000000000017f .LASF14
     /tmp/cceFzBiT.s:2674   .debug_str:00000000000005c9 .LASF15
     /tmp/cceFzBiT.s:2542   .debug_str:00000000000001df .LASF16
     /tmp/cceFzBiT.s:2642   .debug_str:00000000000004e4 .LASF60
     /tmp/cceFzBiT.s:2604   .debug_str:00000000000003b7 .LASF103
     /tmp/cceFzBiT.s:2686   .debug_str:000000000000064c .LASF17
     /tmp/cceFzBiT.s:2640   .debug_str:00000000000004db .LASF18
     /tmp/cceFzBiT.s:2600   .debug_str:00000000000003a6 .LASF19
     /tmp/cceFzBiT.s:2672   .debug_str:00000000000005be .LASF20
     /tmp/cceFzBiT.s:2716   .debug_str:0000000000000704 .LASF22
     /tmp/cceFzBiT.s:2588   .debug_str:0000000000000362 .LASF21
     /tmp/cceFzBiT.s:2660   .debug_str:0000000000000559 .LASF23
     /tmp/cceFzBiT.s:2522   .debug_str:0000000000000078 .LASF24
     /tmp/cceFzBiT.s:2554   .debug_str:000000000000023d .LASF25
     /tmp/cceFzBiT.s:2688   .debug_str:0000000000000655 .LASF26
     /tmp/cceFzBiT.s:2504   .debug_str:0000000000000011 .LASF27
     /tmp/cceFzBiT.s:2508   .debug_str:000000000000003b .LASF28
     /tmp/cceFzBiT.s:2558   .debug_str:0000000000000260 .LASF30
     /tmp/cceFzBiT.s:2552   .debug_str:0000000000000234 .LASF32
     /tmp/cceFzBiT.s:2550   .debug_str:000000000000021f .LASF34
     /tmp/cceFzBiT.s:2684   .debug_str:0000000000000645 .LASF29
     /tmp/cceFzBiT.s:2666   .debug_str:000000000000058b .LASF31
     /tmp/cceFzBiT.s:2696   .debug_str:000000000000068e .LASF33
     /tmp/cceFzBiT.s:2692   .debug_str:0000000000000669 .LASF35
     /tmp/cceFzBiT.s:2566   .debug_str:00000000000002a1 .LASF36
     /tmp/cceFzBiT.s:2544   .debug_str:00000000000001f5 .LASF37
     /tmp/cceFzBiT.s:2502   .debug_str:0000000000000009 .LASF38
GAS LISTING /tmp/cceFzBiT.s 			page 21


     /tmp/cceFzBiT.s:2584   .debug_str:0000000000000349 .LASF39
     /tmp/cceFzBiT.s:2698   .debug_str:0000000000000695 .LASF40
     /tmp/cceFzBiT.s:2530   .debug_str:0000000000000161 .LASF41
     /tmp/cceFzBiT.s:2720   .debug_str:0000000000000727 .LASF42
     /tmp/cceFzBiT.s:2560   .debug_str:0000000000000275 .LASF43
     /tmp/cceFzBiT.s:2632   .debug_str:00000000000004ae .LASF44
     /tmp/cceFzBiT.s:2714   .debug_str:00000000000006f1 .LASF45
     /tmp/cceFzBiT.s:2520   .debug_str:0000000000000071 .LASF46
     /tmp/cceFzBiT.s:2564   .debug_str:000000000000028e .LASF47
     /tmp/cceFzBiT.s:2572   .debug_str:00000000000002d2 .LASF48
     /tmp/cceFzBiT.s:2694   .debug_str:000000000000067c .LASF49
     /tmp/cceFzBiT.s:2518   .debug_str:000000000000006b .LASF50
     /tmp/cceFzBiT.s:2724   .debug_str:000000000000073b .LASF51
     /tmp/cceFzBiT.s:2718   .debug_str:000000000000071c .LASF52
     /tmp/cceFzBiT.s:2678   .debug_str:00000000000005ef .LASF53
     /tmp/cceFzBiT.s:2644   .debug_str:00000000000004ea .LASF54
     /tmp/cceFzBiT.s:2608   .debug_str:00000000000003d0 .LASF55
     /tmp/cceFzBiT.s:2532   .debug_str:0000000000000175 .LASF56
     /tmp/cceFzBiT.s:2590   .debug_str:0000000000000373 .LASF57
     /tmp/cceFzBiT.s:2626   .debug_str:0000000000000484 .LASF58
     /tmp/cceFzBiT.s:2580   .debug_str:0000000000000316 .LASF59
     /tmp/cceFzBiT.s:2670   .debug_str:00000000000005a6 .LASF75
     /tmp/cceFzBiT.s:2536   .debug_str:000000000000018b .LASF77
     /tmp/cceFzBiT.s:2592   .debug_str:0000000000000389 .LASF61
     /tmp/cceFzBiT.s:2514   .debug_str:0000000000000057 .LASF104
     /tmp/cceFzBiT.s:2556   .debug_str:0000000000000258 .LASF105
     /tmp/cceFzBiT.s:2704   .debug_str:00000000000006b5 .LASF62
     /tmp/cceFzBiT.s:2656   .debug_str:0000000000000543 .LASF64
     /tmp/cceFzBiT.s:2654   .debug_str:0000000000000538 .LASF106
     /tmp/cceFzBiT.s:2616   .debug_str:0000000000000435 .LASF107
     /tmp/cceFzBiT.s:2622   .debug_str:0000000000000465 .LASF63
     /tmp/cceFzBiT.s:2614   .debug_str:000000000000041a .LASF65
     /tmp/cceFzBiT.s:2708   .debug_str:00000000000006ce .LASF66
     /tmp/cceFzBiT.s:2682   .debug_str:0000000000000619 .LASF67
     /tmp/cceFzBiT.s:2664   .debug_str:0000000000000586 .LASF108
     /tmp/cceFzBiT.s:2516   .debug_str:000000000000005f .LASF68
     /tmp/cceFzBiT.s:2570   .debug_str:00000000000002b7 .LASF69
     /tmp/cceFzBiT.s:2636   .debug_str:00000000000004bb .LASF70
     /tmp/cceFzBiT.s:2598   .debug_str:00000000000003a1 .LASF71
     /tmp/cceFzBiT.s:2634   .debug_str:00000000000004b5 .LASF72
     /tmp/cceFzBiT.s:2602   .debug_str:00000000000003af .LASF73
     /tmp/cceFzBiT.s:2596   .debug_str:0000000000000398 .LASF74
     /tmp/cceFzBiT.s:2710   .debug_str:00000000000006dc .LASF109
     /tmp/cceFzBiT.s:2610   .debug_str:00000000000003e8 .LASF110
     /tmp/cceFzBiT.s:2538   .debug_str:00000000000001b0 .LASF76
     /tmp/cceFzBiT.s:2540   .debug_str:00000000000001c0 .LASF78
     /tmp/cceFzBiT.s:2606   .debug_str:00000000000003c2 .LASF79
     /tmp/cceFzBiT.s:2582   .debug_str:000000000000032c .LASF80
     /tmp/cceFzBiT.s:2500   .debug_str:0000000000000000 .LASF81
     /tmp/cceFzBiT.s:2562   .debug_str:0000000000000289 .LASF82
     /tmp/cceFzBiT.s:72     .text:0000000000000020 .LFB33
     /tmp/cceFzBiT.s:486    .text:0000000000000254 .LFE33
     /tmp/cceFzBiT.s:2546   .debug_str:0000000000000209 .LASF83
     /tmp/cceFzBiT.s:2690   .debug_str:0000000000000662 .LASF84
     /tmp/cceFzBiT.s:2568   .debug_str:00000000000002a9 .LASF85
     /tmp/cceFzBiT.s:2618   .debug_str:0000000000000450 .LASF86
     /tmp/cceFzBiT.s:2400   .debug_loc:0000000000000000 .LLST0
GAS LISTING /tmp/cceFzBiT.s 			page 22


     /tmp/cceFzBiT.s:2510   .debug_str:0000000000000044 .LASF87
     /tmp/cceFzBiT.s:2426   .debug_loc:0000000000000072 .LLST1
     /tmp/cceFzBiT.s:2490   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/cceFzBiT.s:2638   .debug_str:00000000000004d6 .LASF88
     /tmp/cceFzBiT.s:2668   .debug_str:000000000000059e .LASF89
     /tmp/cceFzBiT.s:339    .text:00000000000001a8 .LBB39
     /tmp/cceFzBiT.s:365    .text:00000000000001d0 .LBE39
     /tmp/cceFzBiT.s:2722   .debug_str:000000000000072f .LASF90
     /tmp/cceFzBiT.s:2437   .debug_loc:00000000000000a8 .LLST3
     /tmp/cceFzBiT.s:344    .text:00000000000001b4 .LVL13
     /tmp/cceFzBiT.s:354    .text:00000000000001cc .LVL16
     /tmp/cceFzBiT.s:321    .text:0000000000000198 .LBB38
     /tmp/cceFzBiT.s:336    .text:00000000000001a8 .LBE38
     /tmp/cceFzBiT.s:2448   .debug_loc:00000000000000de .LLST2
     /tmp/cceFzBiT.s:325    .text:00000000000001a0 .LVL11
     /tmp/cceFzBiT.s:245    .text:000000000000013c .LBB32
     /tmp/cceFzBiT.s:260    .text:0000000000000148 .LBE32
     /tmp/cceFzBiT.s:266    .text:0000000000000150 .LBB34
     /tmp/cceFzBiT.s:281    .text:000000000000015c .LBE34
     /tmp/cceFzBiT.s:372    .text:00000000000001d4 .LBB42
     /tmp/cceFzBiT.s:383    .text:00000000000001d8 .LBE42
     /tmp/cceFzBiT.s:2455   .debug_loc:0000000000000101 .LLST4
     /tmp/cceFzBiT.s:388    .text:00000000000001dc .LBB44
     /tmp/cceFzBiT.s:400    .text:00000000000001e0 .LBE44
     /tmp/cceFzBiT.s:2462   .debug_loc:0000000000000124 .LLST5
     /tmp/cceFzBiT.s:302    .text:0000000000000188 .LVL9
     /tmp/cceFzBiT.s:427    .text:00000000000001fc .LVL24
     /tmp/cceFzBiT.s:121    .text:0000000000000054 .LBB24
     /tmp/cceFzBiT.s:138    .text:0000000000000060 .LBE24
     /tmp/cceFzBiT.s:162    .text:000000000000009c .LBB27
     /tmp/cceFzBiT.s:177    .text:00000000000000a8 .LBE27
     /tmp/cceFzBiT.s:190    .text:00000000000000cc .LBB29
     /tmp/cceFzBiT.s:205    .text:00000000000000d8 .LBE29
     /tmp/cceFzBiT.s:436    .text:0000000000000200 .LBB48
     /tmp/cceFzBiT.s:451    .text:000000000000020c .LBE48
     /tmp/cceFzBiT.s:2469   .debug_loc:0000000000000147 .LLST6
     /tmp/cceFzBiT.s:160    .text:000000000000009c .LVL2
     /tmp/cceFzBiT.s:183    .text:00000000000000bc .LVL3
     /tmp/cceFzBiT.s:188    .text:00000000000000cc .LVL4
     /tmp/cceFzBiT.s:211    .text:00000000000000ec .LVL5
     /tmp/cceFzBiT.s:216    .text:00000000000000fc .LVL6
     /tmp/cceFzBiT.s:223    .text:0000000000000110 .LVL7
     /tmp/cceFzBiT.s:236    .text:0000000000000138 .LVL8
     /tmp/cceFzBiT.s:455    .text:0000000000000214 .LVL27
     /tmp/cceFzBiT.s:463    .text:0000000000000228 .LVL28
     /tmp/cceFzBiT.s:472    .text:000000000000023c .LVL29
     /tmp/cceFzBiT.s:481    .text:0000000000000250 .LVL30
     /tmp/cceFzBiT.s:2586   .debug_str:000000000000035d .LASF91
     /tmp/cceFzBiT.s:13     .text:0000000000000000 .LFB32
     /tmp/cceFzBiT.s:43     .text:0000000000000020 .LFE32
     /tmp/cceFzBiT.s:2578   .debug_str:0000000000000311 .LASF92
     /tmp/cceFzBiT.s:2612   .debug_str:0000000000000414 .LASF93
     /tmp/cceFzBiT.s:2658   .debug_str:0000000000000553 .LASF111
     /tmp/cceFzBiT.s:2676   .debug_str:00000000000005df .LASF112
     /tmp/cceFzBiT.s:2712   .debug_str:00000000000006ea .LASF94
     /tmp/cceFzBiT.s:2624   .debug_str:0000000000000471 .LASF95
     /tmp/cceFzBiT.s:2512   .debug_str:000000000000004b .LASF96
GAS LISTING /tmp/cceFzBiT.s 			page 23


     /tmp/cceFzBiT.s:2648   .debug_str:0000000000000508 .LASF97
     /tmp/cceFzBiT.s:2702   .debug_str:00000000000006ac .LASF98
     /tmp/cceFzBiT.s:2548   .debug_str:000000000000020f .LASF99
     /tmp/cceFzBiT.s:119    .text:0000000000000054 .LVL0
     /tmp/cceFzBiT.s:312    .text:0000000000000190 .LVL10
     /tmp/cceFzBiT.s:362    .text:00000000000001d0 .LVL17
     /tmp/cceFzBiT.s:416    .text:00000000000001f4 .LVL23
     /tmp/cceFzBiT.s:136    .text:0000000000000060 .LVL1
     /tmp/cceFzBiT.s:412    .text:00000000000001ec .LVL22
     /tmp/cceFzBiT.s:346    .text:00000000000001b8 .LVL14
     /tmp/cceFzBiT.s:350    .text:00000000000001bc .LVL15
     /tmp/cceFzBiT.s:334    .text:00000000000001a8 .LVL12
     /tmp/cceFzBiT.s:371    .text:00000000000001d4 .LVL18
     /tmp/cceFzBiT.s:380    .text:00000000000001d8 .LVL19
     /tmp/cceFzBiT.s:387    .text:00000000000001dc .LVL20
     /tmp/cceFzBiT.s:396    .text:00000000000001e0 .LVL21
     /tmp/cceFzBiT.s:435    .text:0000000000000200 .LVL25
     /tmp/cceFzBiT.s:448    .text:000000000000020c .LVL26
     /tmp/cceFzBiT.s:495    .debug_info:0000000000000000 .Ldebug_info0
     /tmp/cceFzBiT.s:243    .text:000000000000013c .LBB31
     /tmp/cceFzBiT.s:401    .text:00000000000001e0 .LBE31
     /tmp/cceFzBiT.s:420    .text:00000000000001f4 .LBB47
     /tmp/cceFzBiT.s:433    .text:0000000000000200 .LBE47

UNDEFINED SYMBOLS
_Z11printStringPKc
_Z8printIntiii
_ZN7_thread11thread_exitEv
__getc
_Znam
_ZN7_thread13create_threadEPPS_PFvPvES2_S2_
_ZN7_thread15thread_dispatchEv
console_handler
