/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set RX__0__MASK, 0x04
.set RX__0__PC, CYREG_PRT12_PC2
.set RX__0__PORT, 12
.set RX__0__SHIFT, 2
.set RX__AG, CYREG_PRT12_AG
.set RX__BIE, CYREG_PRT12_BIE
.set RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX__BYP, CYREG_PRT12_BYP
.set RX__DM0, CYREG_PRT12_DM0
.set RX__DM1, CYREG_PRT12_DM1
.set RX__DM2, CYREG_PRT12_DM2
.set RX__DR, CYREG_PRT12_DR
.set RX__INP_DIS, CYREG_PRT12_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RX__MASK, 0x04
.set RX__PORT, 12
.set RX__PRT, CYREG_PRT12_PRT
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX__PS, CYREG_PRT12_PS
.set RX__SHIFT, 2
.set RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX__SLW, CYREG_PRT12_SLW

/* TX */
.set TX__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set TX__0__MASK, 0x08
.set TX__0__PC, CYREG_PRT12_PC3
.set TX__0__PORT, 12
.set TX__0__SHIFT, 3
.set TX__AG, CYREG_PRT12_AG
.set TX__BIE, CYREG_PRT12_BIE
.set TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX__BYP, CYREG_PRT12_BYP
.set TX__DM0, CYREG_PRT12_DM0
.set TX__DM1, CYREG_PRT12_DM1
.set TX__DM2, CYREG_PRT12_DM2
.set TX__DR, CYREG_PRT12_DR
.set TX__INP_DIS, CYREG_PRT12_INP_DIS
.set TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX__MASK, 0x08
.set TX__PORT, 12
.set TX__PRT, CYREG_PRT12_PRT
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX__PS, CYREG_PRT12_PS
.set TX__SHIFT, 3
.set TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX__SLW, CYREG_PRT12_SLW

/* USB */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 7
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 7
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW
.set USB_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 7
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 7
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x08
.set USB_ep_1__INTC_NUMBER, 3
.set USB_ep_1__INTC_PRIOR_NUM, 7
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_2__INTC_MASK, 0x10
.set USB_ep_2__INTC_NUMBER, 4
.set USB_ep_2__INTC_PRIOR_NUM, 7
.set USB_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USB_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_3__INTC_MASK, 0x20
.set USB_ep_3__INTC_NUMBER, 5
.set USB_ep_3__INTC_PRIOR_NUM, 7
.set USB_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USB_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_8__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_8__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_8__INTC_MASK, 0x40
.set USB_ep_8__INTC_NUMBER, 6
.set USB_ep_8__INTC_PRIOR_NUM, 7
.set USB_ep_8__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USB_ep_8__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_8__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USB_VBUS__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set USB_VBUS__0__MASK, 0x20
.set USB_VBUS__0__PC, CYREG_IO_PC_PRT15_PC5
.set USB_VBUS__0__PORT, 15
.set USB_VBUS__0__SHIFT, 5
.set USB_VBUS__AG, CYREG_PRT15_AG
.set USB_VBUS__AMUX, CYREG_PRT15_AMUX
.set USB_VBUS__BIE, CYREG_PRT15_BIE
.set USB_VBUS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_VBUS__BYP, CYREG_PRT15_BYP
.set USB_VBUS__CTL, CYREG_PRT15_CTL
.set USB_VBUS__DM0, CYREG_PRT15_DM0
.set USB_VBUS__DM1, CYREG_PRT15_DM1
.set USB_VBUS__DM2, CYREG_PRT15_DM2
.set USB_VBUS__DR, CYREG_PRT15_DR
.set USB_VBUS__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_VBUS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_VBUS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_VBUS__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_VBUS__MASK, 0x20
.set USB_VBUS__PORT, 15
.set USB_VBUS__PRT, CYREG_PRT15_PRT
.set USB_VBUS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_VBUS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_VBUS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_VBUS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_VBUS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_VBUS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_VBUS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_VBUS__PS, CYREG_PRT15_PS
.set USB_VBUS__SHIFT, 5
.set USB_VBUS__SLW, CYREG_PRT15_SLW

/* N_RX */
.set N_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set N_RX__0__MASK, 0x40
.set N_RX__0__PC, CYREG_PRT12_PC6
.set N_RX__0__PORT, 12
.set N_RX__0__SHIFT, 6
.set N_RX__AG, CYREG_PRT12_AG
.set N_RX__BIE, CYREG_PRT12_BIE
.set N_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set N_RX__BYP, CYREG_PRT12_BYP
.set N_RX__DM0, CYREG_PRT12_DM0
.set N_RX__DM1, CYREG_PRT12_DM1
.set N_RX__DM2, CYREG_PRT12_DM2
.set N_RX__DR, CYREG_PRT12_DR
.set N_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set N_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set N_RX__MASK, 0x40
.set N_RX__PORT, 12
.set N_RX__PRT, CYREG_PRT12_PRT
.set N_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set N_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set N_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set N_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set N_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set N_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set N_RX__PS, CYREG_PRT12_PS
.set N_RX__SHIFT, 6
.set N_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set N_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set N_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set N_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set N_RX__SLW, CYREG_PRT12_SLW

/* N_TX */
.set N_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set N_TX__0__MASK, 0x80
.set N_TX__0__PC, CYREG_PRT12_PC7
.set N_TX__0__PORT, 12
.set N_TX__0__SHIFT, 7
.set N_TX__AG, CYREG_PRT12_AG
.set N_TX__BIE, CYREG_PRT12_BIE
.set N_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set N_TX__BYP, CYREG_PRT12_BYP
.set N_TX__DM0, CYREG_PRT12_DM0
.set N_TX__DM1, CYREG_PRT12_DM1
.set N_TX__DM2, CYREG_PRT12_DM2
.set N_TX__DR, CYREG_PRT12_DR
.set N_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set N_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set N_TX__MASK, 0x80
.set N_TX__PORT, 12
.set N_TX__PRT, CYREG_PRT12_PRT
.set N_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set N_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set N_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set N_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set N_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set N_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set N_TX__PS, CYREG_PRT12_PS
.set N_TX__SHIFT, 7
.set N_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set N_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set N_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set N_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set N_TX__SLW, CYREG_PRT12_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* ExpHdr */
.set ExpHdr__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set ExpHdr__0__MASK, 0x01
.set ExpHdr__0__PC, CYREG_PRT3_PC0
.set ExpHdr__0__PORT, 3
.set ExpHdr__0__SHIFT, 0
.set ExpHdr__1__INTTYPE, CYREG_PICU3_INTTYPE4
.set ExpHdr__1__MASK, 0x10
.set ExpHdr__1__PC, CYREG_PRT3_PC4
.set ExpHdr__1__PORT, 3
.set ExpHdr__1__SHIFT, 4
.set ExpHdr__2__INTTYPE, CYREG_PICU3_INTTYPE1
.set ExpHdr__2__MASK, 0x02
.set ExpHdr__2__PC, CYREG_PRT3_PC1
.set ExpHdr__2__PORT, 3
.set ExpHdr__2__SHIFT, 1
.set ExpHdr__3__INTTYPE, CYREG_PICU3_INTTYPE5
.set ExpHdr__3__MASK, 0x20
.set ExpHdr__3__PC, CYREG_PRT3_PC5
.set ExpHdr__3__PORT, 3
.set ExpHdr__3__SHIFT, 5
.set ExpHdr__4__INTTYPE, CYREG_PICU3_INTTYPE6
.set ExpHdr__4__MASK, 0x40
.set ExpHdr__4__PC, CYREG_PRT3_PC6
.set ExpHdr__4__PORT, 3
.set ExpHdr__4__SHIFT, 6
.set ExpHdr__AG, CYREG_PRT3_AG
.set ExpHdr__AMUX, CYREG_PRT3_AMUX
.set ExpHdr__BIE, CYREG_PRT3_BIE
.set ExpHdr__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ExpHdr__BYP, CYREG_PRT3_BYP
.set ExpHdr__CTL, CYREG_PRT3_CTL
.set ExpHdr__DM0, CYREG_PRT3_DM0
.set ExpHdr__DM1, CYREG_PRT3_DM1
.set ExpHdr__DM2, CYREG_PRT3_DM2
.set ExpHdr__DR, CYREG_PRT3_DR
.set ExpHdr__INP_DIS, CYREG_PRT3_INP_DIS
.set ExpHdr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ExpHdr__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ExpHdr__LCD_EN, CYREG_PRT3_LCD_EN
.set ExpHdr__PORT, 3
.set ExpHdr__PRT, CYREG_PRT3_PRT
.set ExpHdr__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ExpHdr__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ExpHdr__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ExpHdr__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ExpHdr__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ExpHdr__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ExpHdr__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ExpHdr__PS, CYREG_PRT3_PS
.set ExpHdr__SLW, CYREG_PRT3_SLW

/* N_UART */
.set N_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set N_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set N_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set N_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set N_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set N_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set N_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set N_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set N_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set N_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set N_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set N_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set N_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set N_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set N_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set N_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set N_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set N_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set N_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set N_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set N_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set N_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set N_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set N_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set N_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set N_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set N_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set N_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set N_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set N_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set N_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set N_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set N_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set N_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set N_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set N_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set N_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set N_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set N_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set N_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set N_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set N_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set N_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set N_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set N_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set N_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set N_UART_BUART_sRX_RxSts__3__POS, 3
.set N_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set N_UART_BUART_sRX_RxSts__4__POS, 4
.set N_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set N_UART_BUART_sRX_RxSts__5__POS, 5
.set N_UART_BUART_sRX_RxSts__MASK, 0x38
.set N_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set N_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set N_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set N_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set N_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set N_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set N_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set N_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set N_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set N_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set N_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set N_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set N_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set N_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set N_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set N_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set N_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set N_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set N_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set N_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set N_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set N_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set N_UART_BUART_sTX_TxSts__0__POS, 0
.set N_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set N_UART_BUART_sTX_TxSts__1__POS, 1
.set N_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set N_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set N_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set N_UART_BUART_sTX_TxSts__2__POS, 2
.set N_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set N_UART_BUART_sTX_TxSts__3__POS, 3
.set N_UART_BUART_sTX_TxSts__MASK, 0x0F
.set N_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set N_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set N_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB01_ST
.set N_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set N_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set N_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set N_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set N_UART_IntClock__INDEX, 0x01
.set N_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set N_UART_IntClock__PM_ACT_MSK, 0x02
.set N_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set N_UART_IntClock__PM_STBY_MSK, 0x02

/* P_UART */
.set P_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set P_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set P_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set P_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set P_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set P_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set P_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set P_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set P_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set P_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set P_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set P_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set P_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set P_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set P_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set P_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set P_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set P_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set P_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set P_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set P_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set P_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set P_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set P_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set P_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set P_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set P_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set P_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set P_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set P_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set P_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set P_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set P_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set P_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set P_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set P_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set P_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set P_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set P_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set P_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set P_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set P_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set P_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set P_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set P_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set P_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set P_UART_BUART_sRX_RxSts__3__POS, 3
.set P_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set P_UART_BUART_sRX_RxSts__4__POS, 4
.set P_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set P_UART_BUART_sRX_RxSts__5__POS, 5
.set P_UART_BUART_sRX_RxSts__MASK, 0x38
.set P_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set P_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set P_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set P_UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set P_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set P_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set P_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set P_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set P_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set P_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set P_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set P_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set P_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set P_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set P_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set P_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set P_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set P_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set P_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set P_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set P_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set P_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set P_UART_BUART_sTX_TxSts__0__POS, 0
.set P_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set P_UART_BUART_sTX_TxSts__1__POS, 1
.set P_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set P_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set P_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set P_UART_BUART_sTX_TxSts__2__POS, 2
.set P_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set P_UART_BUART_sTX_TxSts__3__POS, 3
.set P_UART_BUART_sTX_TxSts__MASK, 0x0F
.set P_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB00_MSK
.set P_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set P_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB00_ST
.set P_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set P_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set P_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set P_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set P_UART_IntClock__INDEX, 0x00
.set P_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set P_UART_IntClock__PM_ACT_MSK, 0x01
.set P_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set P_UART_IntClock__PM_STBY_MSK, 0x01

/* BootIRQ */
.set BootIRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BootIRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BootIRQ__INTC_MASK, 0x800
.set BootIRQ__INTC_NUMBER, 11
.set BootIRQ__INTC_PRIOR_NUM, 7
.set BootIRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set BootIRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BootIRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BootPin */
.set BootPin__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set BootPin__0__MASK, 0x10
.set BootPin__0__PC, CYREG_PRT12_PC4
.set BootPin__0__PORT, 12
.set BootPin__0__SHIFT, 4
.set BootPin__AG, CYREG_PRT12_AG
.set BootPin__BIE, CYREG_PRT12_BIE
.set BootPin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BootPin__BYP, CYREG_PRT12_BYP
.set BootPin__DM0, CYREG_PRT12_DM0
.set BootPin__DM1, CYREG_PRT12_DM1
.set BootPin__DM2, CYREG_PRT12_DM2
.set BootPin__DR, CYREG_PRT12_DR
.set BootPin__INP_DIS, CYREG_PRT12_INP_DIS
.set BootPin__INTSTAT, CYREG_PICU12_INTSTAT
.set BootPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BootPin__MASK, 0x10
.set BootPin__PORT, 12
.set BootPin__PRT, CYREG_PRT12_PRT
.set BootPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BootPin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BootPin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BootPin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BootPin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BootPin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BootPin__PS, CYREG_PRT12_PS
.set BootPin__SHIFT, 4
.set BootPin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BootPin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BootPin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BootPin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BootPin__SLW, CYREG_PRT12_SLW
.set BootPin__SNAP, CYREG_PICU12_SNAP

/* Sup_I2C */
.set Sup_I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set Sup_I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set Sup_I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set Sup_I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set Sup_I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set Sup_I2C_I2C_FF__D, CYREG_I2C_D
.set Sup_I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set Sup_I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set Sup_I2C_I2C_FF__PM_ACT_MSK, 0x04
.set Sup_I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set Sup_I2C_I2C_FF__PM_STBY_MSK, 0x04
.set Sup_I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set Sup_I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set Sup_I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set Sup_I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set Sup_I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set Sup_I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Sup_I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Sup_I2C_I2C_IRQ__INTC_MASK, 0x8000
.set Sup_I2C_I2C_IRQ__INTC_NUMBER, 15
.set Sup_I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set Sup_I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set Sup_I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Sup_I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADB_Data */
.set ADB_Data__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set ADB_Data__0__MASK, 0x20
.set ADB_Data__0__PC, CYREG_PRT12_PC5
.set ADB_Data__0__PORT, 12
.set ADB_Data__0__SHIFT, 5
.set ADB_Data__AG, CYREG_PRT12_AG
.set ADB_Data__BIE, CYREG_PRT12_BIE
.set ADB_Data__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ADB_Data__BYP, CYREG_PRT12_BYP
.set ADB_Data__DM0, CYREG_PRT12_DM0
.set ADB_Data__DM1, CYREG_PRT12_DM1
.set ADB_Data__DM2, CYREG_PRT12_DM2
.set ADB_Data__DR, CYREG_PRT12_DR
.set ADB_Data__INP_DIS, CYREG_PRT12_INP_DIS
.set ADB_Data__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ADB_Data__MASK, 0x20
.set ADB_Data__PORT, 12
.set ADB_Data__PRT, CYREG_PRT12_PRT
.set ADB_Data__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ADB_Data__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ADB_Data__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ADB_Data__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ADB_Data__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ADB_Data__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ADB_Data__PS, CYREG_PRT12_PS
.set ADB_Data__SHIFT, 5
.set ADB_Data__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ADB_Data__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ADB_Data__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ADB_Data__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ADB_Data__SLW, CYREG_PRT12_SLW

/* ILO_Trim */
.set ILO_Trim_bILO_Trim_FF_Timer__CAP0, CYREG_TMR0_CAP0
.set ILO_Trim_bILO_Trim_FF_Timer__CAP1, CYREG_TMR0_CAP1
.set ILO_Trim_bILO_Trim_FF_Timer__CFG0, CYREG_TMR0_CFG0
.set ILO_Trim_bILO_Trim_FF_Timer__CFG1, CYREG_TMR0_CFG1
.set ILO_Trim_bILO_Trim_FF_Timer__CFG2, CYREG_TMR0_CFG2
.set ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set ILO_Trim_bILO_Trim_FF_Timer__PER0, CYREG_TMR0_PER0
.set ILO_Trim_bILO_Trim_FF_Timer__PER1, CYREG_TMR0_PER1
.set ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_MSK, 0x01
.set ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_MSK, 0x01
.set ILO_Trim_bILO_Trim_FF_Timer__RT0, CYREG_TMR0_RT0
.set ILO_Trim_bILO_Trim_FF_Timer__RT1, CYREG_TMR0_RT1
.set ILO_Trim_bILO_Trim_FF_Timer__SR0, CYREG_TMR0_SR0
.set ILO_Trim_CorrectionISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ILO_Trim_CorrectionISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ILO_Trim_CorrectionISR__INTC_MASK, 0x04
.set ILO_Trim_CorrectionISR__INTC_NUMBER, 2
.set ILO_Trim_CorrectionISR__INTC_PRIOR_NUM, 7
.set ILO_Trim_CorrectionISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ILO_Trim_CorrectionISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ILO_Trim_CorrectionISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SysTimer */
.set SysTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set SysTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SysTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set SysTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set SysTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set SysTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set SysTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set SysTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set SysTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SysTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set SysTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set SysTimer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set SysTimer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set SysTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set SysTimer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set SysTimer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set SysTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SysTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set SysTimer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set SysTimer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1

/* TimerIRQ */
.set TimerIRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TimerIRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TimerIRQ__INTC_MASK, 0x01
.set TimerIRQ__INTC_NUMBER, 0
.set TimerIRQ__INTC_PRIOR_NUM, 7
.set TimerIRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set TimerIRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TimerIRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SuspendWD */
.set SuspendWD_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SuspendWD_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SuspendWD_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SuspendWD_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SuspendWD_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SuspendWD_Counter7__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SuspendWD_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SuspendWD_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SuspendWD_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SuspendWD_Counter7__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SuspendWD_Counter7__CONTROL_REG, CYREG_B0_UDB03_CTL
.set SuspendWD_Counter7__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SuspendWD_Counter7__COUNT_REG, CYREG_B0_UDB03_CTL
.set SuspendWD_Counter7__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SuspendWD_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SuspendWD_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SuspendWD_Counter7__PERIOD_REG, CYREG_B0_UDB03_MSK

/* USBSuspendIRQ */
.set USBSuspendIRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBSuspendIRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBSuspendIRQ__INTC_MASK, 0x02
.set USBSuspendIRQ__INTC_NUMBER, 1
.set USBSuspendIRQ__INTC_PRIOR_NUM, 7
.set USBSuspendIRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBSuspendIRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBSuspendIRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 36000000
.set BCLK__BUS_CLK__KHZ, 36000
.set BCLK__BUS_CLK__MHZ, 36
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008006
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
