Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep  4 16:22:37 2025
| Host         : DESKTOP-0HRFVUH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                                     1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                                                              1           
CKBF-1     Warning           connects_I_driver_BUFR                                                                                 2           
LUTAR-1    Warning           LUT drives async reset alert                                                                           5           
PDRC-190   Warning           Suboptimally placed synchronized register chain                                                        8           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-18  Warning           Missing input or output delay                                                                          9           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (2)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (2)
------------------------------
 There are 2 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.240        0.000                      0                11348        0.019        0.000                      0                11276        0.264        0.000                       0                  4836  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
RGMII_1_rxc                                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                                               {0.000 10.000}       20.000          50.000          
  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {0.000 80.000}       160.000         6.250           
clk_fpga_1                                               {0.000 4.000}        8.000           125.000         
clk_fpga_2                                               {0.000 2.500}        5.000           200.000         
  clk_10                                                 {0.000 50.000}       100.000         10.000          
    i_system_gmii_to_rgmii_0_0_clocking_n_6              {0.000 200.000}      400.000         2.500           
  clk_10_90                                              {62.500 112.500}     100.000         10.000          
    i_system_gmii_to_rgmii_0_0_clocking_n_7              {62.500 262.500}     400.000         2.500           
  clkfbout                                               {0.000 2.500}        5.000           200.000         
  i_system_gmii_to_rgmii_0_0_clocking_n_2                {0.000 4.000}        8.000           125.000         
  i_system_gmii_to_rgmii_0_0_clocking_n_3                {2.000 6.000}        8.000           125.000         
  i_system_gmii_to_rgmii_0_0_clocking_n_4                {10.000 30.000}      40.000          25.000          
  i_system_gmii_to_rgmii_0_0_clocking_n_5                {0.000 20.000}       40.000          25.000          
eth_rxc                                                  {2.000 6.000}        8.000           125.000         
  eth_txc                                                {2.000 6.000}        8.000           125.000         
eth_rxc_v                                                {0.000 4.000}        8.000           125.000         
eth_txc_v                                                {4.000 8.000}        8.000           125.000         
system_gmii_to_rgmii_0_0_rgmii_rx_clk                    {0.000 4.000}        8.000           125.000         
system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1      {0.000 20.000}       40.000          25.000          
  clk_25m_90d_clk_wiz_1                                  {10.000 30.000}      40.000          25.000          
  clkfbout_clk_wiz_1                                     {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_1_rxc                                                    3.178        0.000                      0                   22        0.260        0.000                      0                   22        3.500        0.000                       0                    19  
clk_fpga_0                                                    17.112        0.000                      0                   53        0.131        0.000                      0                   53        9.020        0.000                       0                    43  
  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0      154.542        0.000                      0                   69        0.128        0.000                      0                   69       79.500        0.000                       0                    66  
clk_fpga_1                                                     0.955        0.000                      0                 9212        0.026        0.000                      0                 9212        2.750        0.000                       0                  3811  
clk_fpga_2                                                     0.837        0.000                      0                  419        0.185        0.000                      0                  419        0.264        0.000                       0                   209  
  clk_10                                                                                                                                                                                                  98.334        0.000                       0                     2  
    i_system_gmii_to_rgmii_0_0_clocking_n_6                                                                                                                                                              397.845        0.000                       0                     2  
  clk_10_90                                                                                                                                                                                               98.334        0.000                       0                     2  
    i_system_gmii_to_rgmii_0_0_clocking_n_7                                                                                                                                                              397.845        0.000                       0                     2  
  clkfbout                                                                                                                                                                                                 3.751        0.000                       0                     2  
  i_system_gmii_to_rgmii_0_0_clocking_n_2                      2.892        0.000                      0                   52        0.206        0.000                      0                   52        3.500        0.000                       0                    47  
  i_system_gmii_to_rgmii_0_0_clocking_n_3                      4.842        0.000                      0                    6        0.190        0.000                      0                    6        3.500        0.000                       0                     9  
  i_system_gmii_to_rgmii_0_0_clocking_n_4                                                                                                                                                                 37.845        0.000                       0                     3  
  i_system_gmii_to_rgmii_0_0_clocking_n_5                                                                                                                                                                 37.845        0.000                       0                     3  
eth_rxc                                                        2.403        0.000                      0                  997        0.019        0.000                      0                  997        3.020        0.000                       0                   612  
system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1                                                                                                                                                       15.000        0.000                       0                     1  
  clk_25m_90d_clk_wiz_1                                                                                                                                                                                   37.845        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
system_gmii_to_rgmii_0_0_rgmii_rx_clk                  RGMII_1_rxc                                                  0.240        0.000                      0                    5        0.298        0.000                      0                    5  
system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  clk_fpga_0                                                  13.942        0.000                      0                    3        0.198        0.000                      0                    3  
eth_rxc                                                clk_fpga_1                                                   6.489        0.000                      0                   36                                                                        
clk_fpga_1                                             eth_rxc                                                      6.469        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_fpga_0                                             clk_fpga_0                                                  12.132        0.000                      0                   15        1.379        0.000                      0                   15  
**async_default**                                      clk_fpga_1                                             clk_fpga_1                                                   4.465        0.000                      0                  114        0.430        0.000                      0                  114  
**async_default**                                      eth_rxc                                                eth_rxc                                                      2.406        0.000                      0                  245        0.433        0.000                      0                  245  
**async_default**                                      clk_fpga_0                                             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0       13.807        0.000                      0                   65        0.669        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                   system_gmii_to_rgmii_0_0_rgmii_rx_clk    RGMII_1_rxc                              
(none)                                                                            clk_fpga_0                               
(none)                                                                            clk_fpga_1                               
(none)                                   clk_fpga_1                               clk_fpga_1                               
(none)                                   eth_rxc                                  clk_fpga_1                               
(none)                                                                            clk_fpga_2                               
(none)                                   clk_fpga_2                               clk_fpga_2                               
(none)                                   clk_fpga_0                               eth_rxc                                  
(none)                                   clk_fpga_1                               eth_rxc                                  
(none)                                   eth_rxc                                  eth_rxc                                  
(none)                                   eth_rxc_v                                eth_rxc                                  
(none)                                   eth_rxc                                  eth_txc_v                                
(none)                                   RGMII_1_rxc                              i_system_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                   clk_fpga_2                               i_system_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                   i_system_gmii_to_rgmii_0_0_clocking_n_2  i_system_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                   clk_fpga_2                               i_system_gmii_to_rgmii_0_0_clocking_n_3  
(none)                                   clk_fpga_2                               i_system_gmii_to_rgmii_0_0_clocking_n_4  
(none)                                   clk_fpga_2                               i_system_gmii_to_rgmii_0_0_clocking_n_5  
(none)                                   clk_fpga_2                               i_system_gmii_to_rgmii_0_0_clocking_n_6  
(none)                                   clk_fpga_2                               i_system_gmii_to_rgmii_0_0_clocking_n_7  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                             
----------                                             ----------                                             --------                                             
(none)                                                 clk_25m_90d_clk_wiz_1                                                                                         
(none)                                                 clk_fpga_0                                                                                                    
(none)                                                 clk_fpga_2                                                                                                    
(none)                                                 clkfbout                                                                                                      
(none)                                                 clkfbout_clk_wiz_1                                                                                            
(none)                                                 eth_rxc                                                                                                       
(none)                                                 i_system_gmii_to_rgmii_0_0_clocking_n_2                                                                       
(none)                                                 i_system_gmii_to_rgmii_0_0_clocking_n_3                                                                       
(none)                                                 system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0                                                         
(none)                                                                                                        system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_1_rxc
  To Clock:  RGMII_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.686ns (11.462%)  route 5.299ns (88.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 12.989 - 8.000 ) 
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408     1.892    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.609     3.501 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328     3.830    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y20         IDDR (Prop_iddr_C_Q2)        0.508     4.338 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           1.890     6.227    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.178     6.405 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           3.409     9.815    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER
    SLICE_X26Y78         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.512    12.989    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y78         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                         clock pessimism              0.071    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X26Y78         FDRE (Setup_fdre_C_D)       -0.031    12.993    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.518ns (18.128%)  route 2.339ns (81.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.681     5.437    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     5.955 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           2.339     8.295    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -1.493    12.010    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.517ns (9.880%)  route 4.716ns (90.120%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 12.984 - 8.000 ) 
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408     1.892    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.609     3.501 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328     3.830    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y20         IDDR (Prop_iddr_C_Q1)        0.517     4.347 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           4.716     9.063    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.507    12.984    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                         clock pessimism              0.071    13.054    
                         clock uncertainty           -0.035    13.019    
    SLICE_X26Y74         FDRE (Setup_fdre_C_D)       -0.084    12.935    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.456ns (17.912%)  route 2.090ns (82.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.681     5.437    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X27Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.456     5.893 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           2.090     7.983    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -1.493    12.010    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.518ns (20.565%)  route 2.001ns (79.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.678     5.434    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.518     5.952 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           2.001     7.953    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -1.493    12.010    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.518ns (20.867%)  route 1.964ns (79.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.681     5.437    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     5.955 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.964     7.920    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -1.493    12.010    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.518ns (20.987%)  route 1.950ns (79.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.678     5.434    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.518     5.952 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.950     7.903    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -1.493    12.010    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.518ns (21.440%)  route 1.898ns (78.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.681     5.437    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     5.955 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.898     7.854    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -1.493    12.010    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.518ns (19.362%)  route 2.157ns (80.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.678     5.434    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.518     5.952 r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           2.157     8.110    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -1.192    12.311    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_1_rxc rise@8.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.518ns (23.595%)  route 1.677ns (76.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.684     5.440    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y78         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.518     5.958 r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.677     7.636    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      8.000     8.000 r  
    Y6                                                0.000     8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     9.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.972    11.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.477 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.768    13.245    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.294    13.538    
                         clock uncertainty           -0.035    13.503    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -1.385    12.118    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  4.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.449ns (18.168%)  route 2.022ns (81.832%))
  Logic Levels:           0  
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.584ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     1.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.784    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.431     3.215 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.497    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y20         IDDR (Prop_iddr_C_Q1)        0.449     3.946 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           2.022     5.969    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X2Y34          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.828     5.584    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X2Y34          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.071     5.514    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.195     5.709    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -5.709    
                         arrival time                           5.969    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.790%)  route 0.625ns (79.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.565     1.506    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           0.625     2.295    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.494%)  route 0.636ns (79.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.562     1.503    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           0.636     2.303    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.250ns (18.435%)  route 1.106ns (81.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.914 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     1.003    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y20         IDDR (Prop_iddr_C_Q1)        0.180     1.183 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.700     1.883    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.070     1.953 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.406     2.359    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er
    SLICE_X2Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.884     2.072    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X2Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.188     1.884    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.059     1.943    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.587%)  route 0.718ns (81.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.565     1.506    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y78         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           0.718     2.388    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.872%)  route 0.808ns (83.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.565     1.506    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           0.808     2.478    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.164ns (16.044%)  route 0.858ns (83.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.562     1.503    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           0.858     2.525    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.164ns (16.072%)  route 0.856ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.565     1.506    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           0.856     2.526    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.141ns (13.799%)  route 0.881ns (86.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.565     1.506    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X27Y72         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           0.881     2.528    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc rise@0.000ns - RGMII_1_rxc rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.164ns (15.532%)  route 0.892ns (84.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.562     1.503    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y74         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           0.892     2.559    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.719     1.159    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.188 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.002     2.190    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.252     1.938    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                      0.000     1.938    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_1_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_1_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.666         8.000       6.334      BUFIO_X0Y1     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y20   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y17   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y18   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y34    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y31    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y34    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y34    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y31    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y31    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y34    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y34    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y31    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y31    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.112ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.752ns (68.512%)  route 0.805ns (31.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.643     2.937    system_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y66         SRL16E                                       r  system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.565 r  system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.805     5.370    system_i/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.494 r  system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_i_1/O
                         net (fo=1, routed)           0.000     5.494    system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0
    SLICE_X45Y66         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.471    22.650    system_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y66         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)        0.029    22.606    system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                 17.112    

Slack (MET) :             17.138ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.580ns (28.803%)  route 1.434ns (71.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.656     4.106    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.230 r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.778     5.008    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.526    22.705    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.267    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.524    22.146    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                 17.138    

Slack (MET) :             17.138ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.580ns (28.803%)  route 1.434ns (71.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.656     4.106    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.230 r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.778     5.008    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.526    22.705    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.267    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.524    22.146    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                 17.138    

Slack (MET) :             17.138ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.580ns (28.803%)  route 1.434ns (71.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.656     4.106    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.230 r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.778     5.008    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.526    22.705    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.267    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.524    22.146    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                 17.138    

Slack (MET) :             17.138ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.580ns (28.803%)  route 1.434ns (71.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.656     4.106    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.230 r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.778     5.008    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.526    22.705    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.267    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.524    22.146    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                 17.138    

Slack (MET) :             17.138ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.580ns (28.803%)  route 1.434ns (71.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.656     4.106    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.230 r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.778     5.008    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.526    22.705    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.267    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.524    22.146    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                 17.138    

Slack (MET) :             17.138ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.580ns (28.803%)  route 1.434ns (71.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.656     4.106    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.230 r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.778     5.008    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.526    22.705    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.267    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.524    22.146    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                 17.138    

Slack (MET) :             17.402ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.580ns (26.482%)  route 1.610ns (73.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDSE                                         r  system_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           1.090     4.540    system_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.664 r  system_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=2, routed)           0.520     5.184    system_i/proc_sys_reset_0/U0/SEQ_n_0
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.525    22.704    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                         clock pessimism              0.265    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)       -0.081    22.586    system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.586    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 17.402    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.580ns (28.987%)  route 1.421ns (71.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.700     2.994    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDSE                                         r  system_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.456     3.450 f  system_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           1.090     4.540    system_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.664 r  system_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=2, routed)           0.331     4.995    system_i/proc_sys_reset_0/U0/SEQ_n_0
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.525    22.704    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.265    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)       -0.067    22.600    system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.456ns (30.783%)  route 1.025ns (69.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.643     2.937    system_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y66         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.025     4.418    system_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X55Y68         FDSE                                         r  system_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.526    22.705    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y68         FDSE                                         r  system_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.129    22.834    
                         clock uncertainty           -0.302    22.532    
    SLICE_X55Y68         FDSE (Setup_fdse_C_S)       -0.429    22.103    system_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                 17.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.552     0.888    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.094    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.818     1.184    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.888    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.075     0.963    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.099     1.122    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.167 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.167    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_0[2]
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.283     0.896    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.121     1.017    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.120     1.144    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X50Y66         LUT5 (Prop_lut5_I3_O)        0.048     1.192 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.192    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_0[4]
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.283     0.896    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.131     1.027    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.120     1.144    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X50Y66         LUT4 (Prop_lut4_I2_O)        0.045     1.189 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.189    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_0[3]
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.283     0.896    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.120     1.016    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.124     1.148    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.193 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.193    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_0[5]
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.283     0.896    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.121     1.017    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.552     0.888    system_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.084    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X45Y65         LUT5 (Prop_lut5_I2_O)        0.099     1.183 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.183    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X45Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.818     1.184    system_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.296     0.888    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.091     0.979    system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/Q
                         net (fo=2, routed)           0.119     1.307    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.962     1.328    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
                         clock pessimism             -0.304     1.024    
    SLICE_X102Y110       FDCE (Hold_fdce_C_D)         0.063     1.087    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.915%)  route 0.188ns (57.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.552     0.888    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.188     1.216    system_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X45Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.818     1.184    system_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     0.995    system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.552     0.888    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.135    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.818     1.184    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.296     0.888    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.017     0.905    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.507%)  route 0.163ns (43.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.569     0.905    system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163     1.232    system_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.048     1.280 r  system_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.280    system_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X54Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.835     1.201    system_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X54Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.283     0.918    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.131     1.049    system_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y28  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X103Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X104Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X51Y66    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y66    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y66    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X103Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X103Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y66    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y66    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X103Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X103Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X102Y110  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X104Y109  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  To Clock:  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0

Setup :            0  Failing Endpoints,  Worst Slack      154.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.542ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.014ns (19.513%)  route 4.182ns (80.487%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 166.680 - 160.000 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.975     7.484    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDCE (Prop_fdce_C_Q)         0.518     8.002 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/Q
                         net (fo=16, routed)          1.258     9.261    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[4]
    SLICE_X106Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.385 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2/O
                         net (fo=11, routed)          1.476    10.860    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2_n_0
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.124    10.984 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_i_13/O
                         net (fo=2, routed)           0.808    11.793    system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_i_13_n_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I5_O)        0.124    11.917 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_i_5/O
                         net (fo=1, routed)           0.640    12.557    system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_i_5_n_0
    SLICE_X106Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.681 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_i_1/O
                         net (fo=1, routed)           0.000    12.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_i_1_n_0
    SLICE_X106Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.853   166.680    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_reg/C
                         clock pessimism              0.814   167.494    
                         clock uncertainty           -0.302   167.192    
    SLICE_X106Y116       FDCE (Setup_fdce_C_D)        0.031   167.223    system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_out_reg
  -------------------------------------------------------------------
                         required time                        167.223    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                154.542    

Slack (MET) :             155.429ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.890ns (20.828%)  route 3.383ns (79.172%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.606ns = ( 166.606 - 160.000 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.975     7.484    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDCE (Prop_fdce_C_Q)         0.518     8.002 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/Q
                         net (fo=16, routed)          1.258     9.261    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[4]
    SLICE_X106Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2/O
                         net (fo=11, routed)          0.720    10.104    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I4_O)        0.124    10.228 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_6/O
                         net (fo=6, routed)           1.405    11.633    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_6_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I4_O)        0.124    11.757 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    11.757    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[5]
    SLICE_X105Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.779   166.606    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X105Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[5]/C
                         clock pessimism              0.851   167.457    
                         clock uncertainty           -0.302   167.155    
    SLICE_X105Y116       FDCE (Setup_fdce_C_D)        0.031   167.186    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        167.186    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                155.429    

Slack (MET) :             155.477ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.890ns (20.828%)  route 3.383ns (79.172%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.606ns = ( 166.606 - 160.000 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.975     7.484    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDCE (Prop_fdce_C_Q)         0.518     8.002 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/Q
                         net (fo=16, routed)          1.258     9.261    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[4]
    SLICE_X106Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2/O
                         net (fo=11, routed)          0.720    10.104    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I4_O)        0.124    10.228 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_6/O
                         net (fo=6, routed)           1.405    11.633    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_6_n_0
    SLICE_X104Y116       LUT6 (Prop_lut6_I4_O)        0.124    11.757 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    11.757    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.779   166.606    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[6]/C
                         clock pessimism              0.851   167.457    
                         clock uncertainty           -0.302   167.155    
    SLICE_X104Y116       FDCE (Setup_fdce_C_D)        0.079   167.234    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        167.234    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                155.477    

Slack (MET) :             155.556ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.963ns (23.233%)  route 3.182ns (76.767%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.611ns = ( 166.611 - 160.000 ) 
    Source Clock Delay      (SCD):    7.488ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.979     7.488    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y107       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419     7.907 f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/Q
                         net (fo=2, routed)           0.815     8.722    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[16]
    SLICE_X105Y108       LUT4 (Prop_lut4_I1_O)        0.296     9.018 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_4/O
                         net (fo=1, routed)           1.019    10.037    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_4_n_0
    SLICE_X105Y106       LUT6 (Prop_lut6_I0_O)        0.124    10.161 f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_2/O
                         net (fo=24, routed)          1.348    11.509    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_done
    SLICE_X105Y109       LUT2 (Prop_lut2_I0_O)        0.124    11.633 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000    11.633    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_0[22]
    SLICE_X105Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.784   166.611    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[22]/C
                         clock pessimism              0.851   167.462    
                         clock uncertainty           -0.302   167.160    
    SLICE_X105Y109       FDCE (Setup_fdce_C_D)        0.029   167.189    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        167.189    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                155.556    

Slack (MET) :             155.576ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.989ns (23.711%)  route 3.182ns (76.289%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.611ns = ( 166.611 - 160.000 ) 
    Source Clock Delay      (SCD):    7.488ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.979     7.488    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y107       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419     7.907 f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/Q
                         net (fo=2, routed)           0.815     8.722    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[16]
    SLICE_X105Y108       LUT4 (Prop_lut4_I1_O)        0.296     9.018 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_4/O
                         net (fo=1, routed)           1.019    10.037    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_4_n_0
    SLICE_X105Y106       LUT6 (Prop_lut6_I0_O)        0.124    10.161 f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_2/O
                         net (fo=24, routed)          1.348    11.509    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_done
    SLICE_X105Y109       LUT2 (Prop_lut2_I0_O)        0.150    11.659 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    11.659    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_0[23]
    SLICE_X105Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.784   166.611    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[23]/C
                         clock pessimism              0.851   167.462    
                         clock uncertainty           -0.302   167.160    
    SLICE_X105Y109       FDCE (Setup_fdce_C_D)        0.075   167.235    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        167.235    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                155.576    

Slack (MET) :             155.596ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 1.021ns (24.555%)  route 3.137ns (75.445%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.606ns = ( 166.606 - 160.000 ) 
    Source Clock Delay      (SCD):    7.482ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.973     7.482    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.478     7.960 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[1]/Q
                         net (fo=14, routed)          0.929     8.889    system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_dir
    SLICE_X106Y114       LUT3 (Prop_lut3_I2_O)        0.295     9.184 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_2/O
                         net (fo=9, routed)           1.380    10.564    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_2_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[4]_i_2/O
                         net (fo=1, routed)           0.828    11.516    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[4]_i_2_n_0
    SLICE_X104Y116       LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    11.640    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[4]
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.779   166.606    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/C
                         clock pessimism              0.851   167.457    
                         clock uncertainty           -0.302   167.155    
    SLICE_X104Y116       FDCE (Setup_fdce_C_D)        0.081   167.236    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        167.236    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                155.596    

Slack (MET) :             155.635ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.126ns (27.407%)  route 2.982ns (72.593%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 166.681 - 160.000 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.972     7.481    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDCE (Prop_fdce_C_Q)         0.518     7.999 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/Q
                         net (fo=19, routed)          1.418     9.418    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg_n_0_[4]
    SLICE_X107Y116       LUT4 (Prop_lut4_I1_O)        0.152     9.570 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[2]_i_2/O
                         net (fo=4, routed)           0.851    10.421    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[2]_i_2_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I2_O)        0.332    10.753 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[5]_i_4/O
                         net (fo=5, routed)           0.712    11.466    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[5]_i_4_n_0
    SLICE_X107Y115       LUT6 (Prop_lut6_I4_O)        0.124    11.590 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000    11.590    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[4]_i_1_n_0
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854   166.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/C
                         clock pessimism              0.814   167.495    
                         clock uncertainty           -0.302   167.193    
    SLICE_X107Y115       FDCE (Setup_fdce_C_D)        0.031   167.224    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                        167.224    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                155.635    

Slack (MET) :             155.664ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.890ns (21.773%)  route 3.198ns (78.227%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 166.607 - 160.000 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.972     7.481    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDCE (Prop_fdce_C_Q)         0.518     7.999 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[4]/Q
                         net (fo=19, routed)          1.413     9.413    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg_n_0_[4]
    SLICE_X107Y116       LUT2 (Prop_lut2_I0_O)        0.124     9.537 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_8/O
                         net (fo=2, routed)           0.677    10.213    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_8_n_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_5/O
                         net (fo=5, routed)           1.108    11.445    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_5_n_0
    SLICE_X104Y115       LUT6 (Prop_lut6_I2_O)        0.124    11.569 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    11.569    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[2]
    SLICE_X104Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.780   166.607    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[2]/C
                         clock pessimism              0.851   167.458    
                         clock uncertainty           -0.302   167.156    
    SLICE_X104Y115       FDCE (Setup_fdce_C_D)        0.077   167.233    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        167.233    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                155.664    

Slack (MET) :             155.670ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.890ns (21.824%)  route 3.188ns (78.176%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.606ns = ( 166.606 - 160.000 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.975     7.484    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDCE (Prop_fdce_C_Q)         0.518     8.002 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/Q
                         net (fo=16, routed)          1.258     9.261    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[4]
    SLICE_X106Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2/O
                         net (fo=11, routed)          0.720    10.104    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_2_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I4_O)        0.124    10.228 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_6/O
                         net (fo=6, routed)           1.210    11.438    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[6]_i_6_n_0
    SLICE_X104Y116       LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    11.562    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt[1]
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.779   166.606    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y116       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[1]/C
                         clock pessimism              0.851   167.457    
                         clock uncertainty           -0.302   167.155    
    SLICE_X104Y116       FDCE (Setup_fdce_C_D)        0.077   167.232    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        167.232    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                155.670    

Slack (MET) :             155.671ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.963ns (23.875%)  route 3.071ns (76.125%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.613ns = ( 166.613 - 160.000 ) 
    Source Clock Delay      (SCD):    7.488ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.979     7.488    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y107       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419     7.907 f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/Q
                         net (fo=2, routed)           0.815     8.722    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[16]
    SLICE_X105Y108       LUT4 (Prop_lut4_I1_O)        0.296     9.018 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_4/O
                         net (fo=1, routed)           1.019    10.037    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_4_n_0
    SLICE_X105Y106       LUT6 (Prop_lut6_I0_O)        0.124    10.161 f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[23]_i_2/O
                         net (fo=24, routed)          1.237    11.398    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_done
    SLICE_X105Y104       LUT2 (Prop_lut2_I0_O)        0.124    11.522 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    11.522    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_0[1]
    SLICE_X105Y104       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.786   166.613    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y104       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/C
                         clock pessimism              0.851   167.464    
                         clock uncertainty           -0.302   167.162    
    SLICE_X105Y104       FDCE (Setup_fdce_C_D)        0.031   167.193    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        167.193    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                155.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.688     2.541    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X105Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDCE (Prop_fdce_C_Q)         0.141     2.682 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg[1]/Q
                         net (fo=3, routed)           0.076     2.758    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg_n_0_[1]
    SLICE_X104Y114       LUT6 (Prop_lut6_I2_O)        0.045     2.803 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.803    system_i/mdio_rw_test_0/inst/u_mdio_dri/next_state[4]
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.962     3.272    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]/C
                         clock pessimism             -0.718     2.554    
    SLICE_X104Y114       FDCE (Hold_fdce_C_D)         0.121     2.675    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.689     2.542    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDCE (Prop_fdce_C_Q)         0.141     2.683 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/Q
                         net (fo=5, routed)           0.099     2.781    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg_n_0
    SLICE_X104Y112       LUT6 (Prop_lut6_I2_O)        0.045     2.826 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.826    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt[2]_i_1_n_0
    SLICE_X104Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.963     3.273    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X104Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
                         clock pessimism             -0.718     2.555    
    SLICE_X104Y112       FDCE (Hold_fdce_C_D)         0.121     2.676    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.689     2.542    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDCE (Prop_fdce_C_Q)         0.141     2.683 f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/Q
                         net (fo=5, routed)           0.101     2.783    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg_n_0
    SLICE_X104Y112       LUT6 (Prop_lut6_I1_O)        0.045     2.828 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.828    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt[1]_i_1_n_0
    SLICE_X104Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.963     3.273    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X104Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/C
                         clock pessimism             -0.718     2.555    
    SLICE_X104Y112       FDCE (Hold_fdce_C_D)         0.120     2.675    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.320%)  route 0.110ns (36.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.715     2.568    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDCE (Prop_fdce_C_Q)         0.141     2.709 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/Q
                         net (fo=6, routed)           0.110     2.819    system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg_n_0
    SLICE_X106Y114       LUT4 (Prop_lut4_I3_O)        0.049     2.868 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.868    system_i/mdio_rw_test_0/inst/u_mdio_dri/next_state[3]
    SLICE_X106Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.988     3.298    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]/C
                         clock pessimism             -0.717     2.581    
    SLICE_X106Y114       FDCE (Hold_fdce_C_D)         0.107     2.688    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/addr_t_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.689     2.542    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDCE (Prop_fdce_C_Q)         0.141     2.683 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/Q
                         net (fo=2, routed)           0.127     2.810    system_i/mdio_rw_test_0/inst/u_mdio_dri/addr_t_reg[4]_0[0]
    SLICE_X105Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/addr_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.962     3.272    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X105Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/addr_t_reg[0]/C
                         clock pessimism             -0.716     2.556    
    SLICE_X105Y114       FDCE (Hold_fdce_C_D)         0.070     2.626    system_i/mdio_rw_test_0/inst/u_mdio_dri/addr_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.688     2.541    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDPE (Prop_fdpe_C_Q)         0.164     2.705 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[0]/Q
                         net (fo=12, routed)          0.085     2.790    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[0]
    SLICE_X105Y115       LUT6 (Prop_lut6_I1_O)        0.045     2.835 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_i_1/O
                         net (fo=1, routed)           0.000     2.835    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_i_1_n_0
    SLICE_X105Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.961     3.271    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X105Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/C
                         clock pessimism             -0.717     2.554    
    SLICE_X105Y115       FDPE (Hold_fdpe_C_D)         0.091     2.645    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.715     2.568    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDCE (Prop_fdce_C_Q)         0.141     2.709 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/Q
                         net (fo=6, routed)           0.110     2.819    system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg_n_0
    SLICE_X106Y114       LUT4 (Prop_lut4_I3_O)        0.045     2.864 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.864    system_i/mdio_rw_test_0/inst/u_mdio_dri/next_state[2]
    SLICE_X106Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.988     3.298    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]/C
                         clock pessimism             -0.717     2.581    
    SLICE_X106Y114       FDCE (Hold_fdce_C_D)         0.092     2.673    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.688     2.541    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X105Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDCE (Prop_fdce_C_Q)         0.141     2.682 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg[1]/Q
                         net (fo=3, routed)           0.160     2.842    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_code_reg_n_0_[1]
    SLICE_X104Y114       LUT6 (Prop_lut6_I1_O)        0.045     2.887 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.887    system_i/mdio_rw_test_0/inst/u_mdio_dri/next_state[5]
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.962     3.272    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X104Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[5]/C
                         clock pessimism             -0.718     2.554    
    SLICE_X104Y114       FDCE (Hold_fdce_C_D)         0.121     2.675    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.199%)  route 0.117ns (35.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.689     2.542    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X104Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDCE (Prop_fdce_C_Q)         0.164     2.706 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/Q
                         net (fo=13, routed)          0.117     2.822    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/flow_cnt__0[2]
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.045     2.867 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_i_1/O
                         net (fo=1, routed)           0.000     2.867    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_i_1_n_0
    SLICE_X105Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.963     3.273    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg/C
                         clock pessimism             -0.718     2.555    
    SLICE_X105Y112       FDCE (Hold_fdce_C_D)         0.092     2.647    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/read_next_reg
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.801%)  route 0.119ns (36.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.689     2.542    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X104Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDCE (Prop_fdce_C_Q)         0.164     2.706 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/Q
                         net (fo=12, routed)          0.119     2.824    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/flow_cnt__0[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.045     2.869 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.869    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr[4]_i_1_n_0
    SLICE_X105Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.963     3.273    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/C
                         clock pessimism             -0.718     2.555    
    SLICE_X105Y112       FDCE (Hold_fdce_C_D)         0.092     2.647    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1   system_i/mdio_rw_test_0/eth_mdc_reg_i_2/I
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X103Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_exec_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X103Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_rh_wl_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X102Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X102Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X104Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X105Y112  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/op_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.611ns (24.897%)  route 4.860ns (75.103%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.499     9.417    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X29Y54         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.611ns (24.897%)  route 4.860ns (75.103%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.499     9.417    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X29Y54         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.611ns (24.897%)  route 4.860ns (75.103%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.499     9.417    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X29Y54         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.611ns (24.897%)  route 4.860ns (75.103%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.499     9.417    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X29Y54         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.611ns (24.897%)  route 4.860ns (75.103%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.499     9.417    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X29Y54         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.611ns (24.897%)  route 4.860ns (75.103%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.499     9.417    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X29Y54         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X29Y54         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.611ns (24.952%)  route 4.845ns (75.048%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.485     9.402    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X28Y53         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X28Y53         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.611ns (24.952%)  route 4.845ns (75.048%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=78, routed)          0.938     4.402    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.526 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.115    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.239 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.756    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.880 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.198    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.092    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.505     7.721    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.838 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.724     8.562    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I17_out__1
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.356     8.918 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.485     9.402    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X28Y53         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.525    10.704    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X28Y53         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]/C
                         clock pessimism              0.229    10.933    
                         clock uncertainty           -0.125    10.808    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.436    10.372    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.554ns (24.174%)  route 4.874ns (75.826%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.700     2.994    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X31Y50         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=25, routed)          0.956     4.406    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wvalid[0]
    SLICE_X30Y53         LUT5 (Prop_lut5_I3_O)        0.124     4.530 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.120    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.244 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.761    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.885 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.203    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.327 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.096    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.220 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.624     7.845    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.962 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.616     8.577    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I118_out__1
    SLICE_X27Y51         LUT3 (Prop_lut3_I0_O)        0.361     8.938 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.484     9.422    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0[0]
    SLICE_X27Y52         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.522    10.701    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y52         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X27Y52         FDRE (Setup_fdre_C_CE)      -0.408    10.397    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.554ns (24.174%)  route 4.874ns (75.826%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.700     2.994    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X31Y50         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=25, routed)          0.956     4.406    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wvalid[0]
    SLICE_X30Y53         LUT5 (Prop_lut5_I3_O)        0.124     4.530 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.590     5.120    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.244 r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.517     5.761    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     5.885 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.318     6.203    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.327 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=23, routed)          0.769     7.096    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.220 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=23, routed)          0.624     7.845    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.117     7.962 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.616     8.577    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I118_out__1
    SLICE_X27Y51         LUT3 (Prop_lut3_I0_O)        0.361     8.938 r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.484     9.422    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0[0]
    SLICE_X27Y52         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.522    10.701    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y52         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X27Y52         FDRE (Setup_fdre_C_CE)      -0.408    10.397    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  0.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.238%)  route 0.218ns (60.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.563     0.899    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X44Y47         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[8]/Q
                         net (fo=1, routed)           0.218     1.258    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[8]
    SLICE_X51Y46         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.825     1.191    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_lite_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.076     1.232    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.247ns (57.317%)  route 0.184ns (42.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.578     0.914    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y50         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=3, routed)           0.184     1.246    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.099     1.345 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.345    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X58Y49         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.853     1.219    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y49         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.120     1.309    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.352%)  route 0.233ns (55.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.564     0.900    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/s_axi_lite_aclk
    SLICE_X33Y46         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[9]/Q
                         net (fo=2, routed)           0.233     1.274    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[9]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.319 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.319    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[9]_i_1__0_n_0
    SLICE_X32Y51         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.826     1.192    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X32Y51         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.121     1.283    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.584     0.920    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=10, routed)          0.208     1.269    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.314 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.314    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state__0[1]
    SLICE_X59Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.848     1.214    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X59Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.091     1.275    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.863%)  route 0.182ns (55.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.565     0.901    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/s_axi_lite_aclk
    SLICE_X34Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.182     1.230    system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/D[9]
    SLICE_X33Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.826     1.192    system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X33Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.024     1.186    system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.138%)  route 0.153ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.563     0.899    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/s_axi_lite_aclk
    SLICE_X42Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[1]/Q
                         net (fo=1, routed)           0.153     1.200    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[1]
    SLICE_X41Y50         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.825     1.191    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X41Y50         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)        -0.006     1.155    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.803%)  route 0.194ns (54.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.562     0.898    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X42Y46         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[4]/Q
                         net (fo=2, routed)           0.194     1.256    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0[4]
    SLICE_X50Y46         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.825     1.191    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y46         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.053     1.209    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.470%)  route 0.222ns (57.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.563     0.899    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/s_axi_lite_aclk
    SLICE_X42Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.222     1.285    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[7]
    SLICE_X41Y50         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.825     1.191    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X41Y50         FDRE                                         r  system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.076     1.237    system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.936%)  route 0.241ns (63.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.563     0.899    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X40Y47         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[0]/Q
                         net (fo=2, routed)           0.241     1.280    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0[0]
    SLICE_X50Y46         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.825     1.191    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y46         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.075     1.231    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.657%)  route 0.241ns (65.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.558     0.894    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/s_axi_lite_aclk
    SLICE_X37Y36         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]/Q
                         net (fo=1, routed)           0.241     1.263    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X2Y7          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.867     1.233    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.970    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.242     1.212    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y10    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y5     system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y29  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y39    system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.mm2s_stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y36    system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y36    system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y38    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.478ns (14.711%)  route 2.771ns (85.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.771     6.372    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X8Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.578     7.757    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X8Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X8Y39          FDRE (Setup_fdre_C_R)       -0.695     7.209    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.478ns (14.711%)  route 2.771ns (85.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.771     6.372    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X8Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.578     7.757    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X8Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X8Y39          FDRE (Setup_fdre_C_R)       -0.695     7.209    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.478ns (14.711%)  route 2.771ns (85.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.771     6.372    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X8Y39          FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.578     7.757    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X8Y39          FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X8Y39          FDSE (Setup_fdse_C_S)       -0.695     7.209    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.478ns (14.451%)  route 2.830ns (85.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.830     6.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X9Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.576     7.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X9Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[1]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.600     7.302    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.478ns (14.451%)  route 2.830ns (85.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.830     6.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X9Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.576     7.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X9Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[3]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.600     7.302    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.478ns (14.451%)  route 2.830ns (85.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.830     6.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X9Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.576     7.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X9Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[4]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.600     7.302    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[4]
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_EXT_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.478ns (15.366%)  route 2.633ns (84.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.633     6.234    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SRESET
    SLICE_X8Y38          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_EXT_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.577     7.757    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X8Y38          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_EXT_reg/C
                         clock pessimism              0.230     7.986    
                         clock uncertainty           -0.083     7.903    
    SLICE_X8Y38          FDRE (Setup_fdre_C_R)       -0.695     7.208    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_EXT_reg
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.773ns (19.941%)  route 3.103ns (80.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         3.103     6.704    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SRESET
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.295     6.999 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_1/O
                         net (fo=1, routed)           0.000     6.999    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.576     7.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X8Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.077     7.979    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.478ns (15.366%)  route 2.633ns (84.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.633     6.234    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SRESET
    SLICE_X9Y38          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.577     7.757    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X9Y38          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/C
                         clock pessimism              0.230     7.986    
                         clock uncertainty           -0.083     7.903    
    SLICE_X9Y38          FDRE (Setup_fdre_C_R)       -0.600     7.303    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]
  -------------------------------------------------------------------
                         required time                          7.303    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.478ns (15.366%)  route 2.633ns (84.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.478     3.601 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.633     6.234    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SRESET
    SLICE_X9Y38          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.577     7.757    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X9Y38          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[2]/C
                         clock pessimism              0.230     7.986    
                         clock uncertainty           -0.083     7.903    
    SLICE_X9Y38          FDRE (Setup_fdre_C_R)       -0.600     7.303    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[2]
  -------------------------------------------------------------------
                         required time                          7.303    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  1.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.619     0.955    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDPE (Prop_fdpe_C_Q)         0.148     1.103 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.162    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync_reg1
    SLICE_X4Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
                         clock pessimism             -0.297     0.955    
    SLICE_X4Y32          FDPE (Hold_fdpe_C_D)         0.022     0.977    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X8Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.148     1.077 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.059     1.137    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.098     1.235 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.235    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    SLICE_X8Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X8Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.299     0.929    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.120     1.049    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.619     0.955    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDPE (Prop_fdpe_C_Q)         0.128     1.083 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.137    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.297     0.955    
    SLICE_X7Y32          FDPE (Hold_fdpe_C_D)        -0.008     0.947    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.616     0.952    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDPE (Prop_fdpe_C_Q)         0.128     1.080 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.134    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X5Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.883     1.249    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.297     0.952    
    SLICE_X5Y29          FDPE (Hold_fdpe_C_D)        -0.008     0.944    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDPE (Prop_fdpe_C_Q)         0.128     1.082 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.136    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg1
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.885     1.251    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
                         clock pessimism             -0.297     0.954    
    SLICE_X5Y31          FDPE (Hold_fdpe_C_D)        -0.008     0.946    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/Q
                         net (fo=1, routed)           0.116     1.187    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG2
    SLICE_X8Y39          FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X8Y39          FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
                         clock pessimism             -0.286     0.942    
    SLICE_X8Y39          FDSE (Hold_fdse_C_D)         0.052     0.994    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.624     0.960    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X5Y41          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[0]/Q
                         net (fo=4, routed)           0.147     1.247    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg_n_0_[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.292 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_i_1/O
                         net (fo=1, routed)           0.000     1.292    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.893     1.259    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X6Y40          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/C
                         clock pessimism             -0.283     0.976    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121     1.097    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.616     0.952    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X7Y29          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.093 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.128     1.220    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X6Y29          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.883     1.249    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X6Y29          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism             -0.284     0.965    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.060     1.025    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.813%)  route 0.074ns (33.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.616     0.952    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X4Y29          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.100 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.074     1.173    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X4Y29          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.883     1.249    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X4Y29          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.297     0.952    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.022     0.974    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDPE (Prop_fdpe_C_Q)         0.128     1.082 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     1.197    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg5
    SLICE_X5Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
                         clock pessimism             -0.283     0.969    
    SLICE_X5Y32          FDPE (Hold_fdpe_C_D)         0.022     0.991    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y30   system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X4Y31      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X6Y37      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X1Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y37      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X6Y37      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_STATUS_MONI_EN_REG_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y31      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y31      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y37      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y37      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y31      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y31      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y37      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y37      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y38      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X1Y9        system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_6
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_gmii_to_rgmii_0_0_clocking_n_6
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y24  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y25  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_90
  To Clock:  clk_10_90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_90
Waveform(ns):       { 62.500 112.500 }
Period(ns):         100.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X1Y8        system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_90_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_7
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_gmii_to_rgmii_0_0_clocking_n_7
Waveform(ns):       { 62.500 262.500 }
Period(ns):         400.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_90_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y26  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y27  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.132ns (46.881%)  route 2.416ns (53.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           2.416    12.173    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[4]
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)       -0.058    15.065    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 2.132ns (47.642%)  route 2.343ns (52.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[0]
                         net (fo=1, routed)           2.343    12.101    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[0]
    SLICE_X26Y73         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y73         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y73         FDRE (Setup_fdre_C_D)       -0.031    15.092    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 2.132ns (48.091%)  route 2.301ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[3]
                         net (fo=1, routed)           2.301    12.059    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[3]
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)       -0.061    15.062    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 2.132ns (48.744%)  route 2.242ns (51.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                         net (fo=1, routed)           2.242    11.999    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)       -0.081    15.042    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.132ns (48.806%)  route 2.236ns (51.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                         net (fo=1, routed)           2.236    11.994    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X27Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)       -0.067    15.056    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.069ns (47.418%)  route 2.294ns (52.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.069     9.695 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXEN
                         net (fo=1, routed)           2.294    11.989    system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_i
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.028    15.095    system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 2.132ns (49.739%)  route 2.154ns (50.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           2.154    11.912    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.045    15.078    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 2.132ns (49.728%)  route 2.155ns (50.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           2.155    11.913    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.028    15.095    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.132ns (49.763%)  route 2.152ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.132     9.758 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           2.152    11.910    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[5]
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.506    14.641    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.031    15.092    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.980ns (50.228%)  route 1.962ns (49.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 14.645 - 8.000 ) 
    Source Clock Delay      (SCD):    7.626ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.957     7.626    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.980     9.606 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXER
                         net (fo=1, routed)           1.962    11.568    system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_i
    SLICE_X26Y80         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    10.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.510    14.645    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y80         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
                         clock pessimism              0.548    15.193    
                         clock uncertainty           -0.066    15.127    
    SLICE_X26Y80         FDRE (Setup_fdre_C_D)       -0.031    15.096    system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  3.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.615     2.395    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDPE (Prop_fdpe_C_Q)         0.128     2.523 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     2.638    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    SLICE_X1Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.884     3.029    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.619     2.410    
    SLICE_X1Y29          FDPE (Hold_fdpe_C_D)         0.022     2.432    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.585%)  route 0.561ns (81.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.616     2.396    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.128     2.524 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=15, routed)          0.561     3.085    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y31         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.884     3.029    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y31         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.598     2.431    
    OLOGIC_X0Y31         ODDR (Hold_oddr_C_R)         0.422     2.853    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.335%)  route 0.178ns (45.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.619     2.399    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     2.563 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/Q
                         net (fo=2, routed)           0.178     2.741    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_sync
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.048     2.789 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.789    system_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                         clock pessimism             -0.619     2.414    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131     2.545    system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.156%)  route 0.577ns (81.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.616     2.396    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.128     2.524 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=15, routed)          0.577     3.101    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y28         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.881     3.026    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y28         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.598     2.428    
    OLOGIC_X0Y28         ODDR (Hold_oddr_C_R)         0.422     2.850    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.619     2.399    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     2.563 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/Q
                         net (fo=2, routed)           0.178     2.741    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_sync
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.045     2.786 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.786    system_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                         clock pessimism             -0.619     2.414    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     2.535    system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.128ns (18.028%)  route 0.582ns (81.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.616     2.396    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.128     2.524 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=15, routed)          0.582     3.106    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y27         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.881     3.026    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y27         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism             -0.598     2.428    
    OLOGIC_X0Y27         ODDR (Hold_oddr_C_R)         0.422     2.850    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.780%)  route 0.146ns (53.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.615     2.395    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDPE (Prop_fdpe_C_Q)         0.128     2.523 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.146     2.669    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.883     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.633     2.395    
    SLICE_X1Y28          FDPE (Hold_fdpe_C_D)         0.003     2.398    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.020%)  route 0.624ns (82.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.616     2.396    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.128     2.524 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=15, routed)          0.624     3.148    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y32         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.884     3.029    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y32         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism             -0.598     2.431    
    OLOGIC_X0Y32         ODDR (Hold_oddr_C_R)         0.422     2.853    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.412%)  route 0.224ns (63.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.615     2.395    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDPE (Prop_fdpe_C_Q)         0.128     2.523 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.224     2.747    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.883     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.633     2.395    
    SLICE_X1Y28          FDPE (Hold_fdpe_C_D)         0.006     2.401    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.128ns (15.647%)  route 0.690ns (84.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.616     2.396    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.128     2.524 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=15, routed)          0.690     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y22         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.881     3.026    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism             -0.598     2.428    
    OLOGIC_X0Y22         ODDR (Hold_oddr_C_R)         0.422     2.850    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_gmii_to_rgmii_0_0_clocking_n_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y24   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y31     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y32     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y27     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y28     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y33      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_3
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_3

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@10.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        2.043ns  (logic 0.419ns (20.504%)  route 1.624ns (79.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.763ns = ( 16.763 - 10.000 ) 
    Source Clock Delay      (SCD):    7.487ns = ( 9.487 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     5.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     7.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.818     9.487    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y25          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.419     9.906 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/Q
                         net (fo=1, routed)           1.624    11.530    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_90_sync
    OLOGIC_X0Y21         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    12.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    15.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.628    16.763    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk_90
    OLOGIC_X0Y21         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/C
                         clock pessimism              0.648    17.411    
                         clock uncertainty           -0.066    17.346    
    OLOGIC_X0Y21         ODDR (Setup_oddr_C_R)       -0.973    16.373    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@10.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.487ns = ( 9.487 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     5.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     7.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.818     9.487    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.419     9.906 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/Q
                         net (fo=1, routed)           0.486    10.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg3
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    12.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    15.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642    16.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
                         clock pessimism              0.709    17.487    
                         clock uncertainty           -0.066    17.421    
    SLICE_X1Y24          FDPE (Setup_fdpe_C_D)       -0.265    17.156    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@10.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.914%)  route 0.659ns (59.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.487ns = ( 9.487 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     5.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     7.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.818     9.487    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     9.943 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/Q
                         net (fo=1, routed)           0.659    10.602    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg4
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    12.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    15.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642    16.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
                         clock pessimism              0.709    17.487    
                         clock uncertainty           -0.066    17.421    
    SLICE_X1Y24          FDPE (Setup_fdpe_C_D)       -0.043    17.378    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         17.378    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@10.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.782ns  (logic 0.419ns (53.596%)  route 0.363ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.487ns = ( 9.487 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     5.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     7.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.818     9.487    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.419     9.906 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/Q
                         net (fo=1, routed)           0.363    10.269    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg5
    SLICE_X1Y25          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    12.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    15.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642    16.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y25          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/C
                         clock pessimism              0.648    17.426    
                         clock uncertainty           -0.066    17.360    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_D)       -0.220    17.140    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@10.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.487ns = ( 9.487 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     5.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     7.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.818     9.487    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     9.943 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/Q
                         net (fo=1, routed)           0.520    10.463    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg2
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    12.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    15.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642    16.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
                         clock pessimism              0.709    17.487    
                         clock uncertainty           -0.066    17.421    
    SLICE_X1Y24          FDPE (Setup_fdpe_C_D)       -0.062    17.359    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@10.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.691%)  route 0.157ns (27.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.487ns = ( 9.487 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     5.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     7.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.818     9.487    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.419     9.906 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/Q
                         net (fo=1, routed)           0.157    10.063    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg1
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    12.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    15.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642    16.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
                         clock pessimism              0.709    17.487    
                         clock uncertainty           -0.066    17.421    
    SLICE_X1Y24          FDPE (Setup_fdpe_C_D)       -0.270    17.151    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  7.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 4.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     2.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     3.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     3.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     3.754    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.780 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.612     4.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.128     4.520 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     4.575    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg1
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
                         clock pessimism             -0.632     4.392    
    SLICE_X1Y24          FDPE (Hold_fdpe_C_D)        -0.008     4.384    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -4.384    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.272%)  route 0.143ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 4.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     2.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     3.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     3.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     3.754    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.780 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.612     4.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.128     4.520 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/Q
                         net (fo=1, routed)           0.143     4.663    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg5
    SLICE_X1Y25          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y25          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/C
                         clock pessimism             -0.598     4.426    
    SLICE_X1Y25          FDPE (Hold_fdpe_C_D)         0.022     4.448    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           4.663    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 4.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     2.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     3.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     3.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     3.754    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.780 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.612     4.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.141     4.533 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/Q
                         net (fo=1, routed)           0.170     4.703    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg2
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
                         clock pessimism             -0.632     4.392    
    SLICE_X1Y24          FDPE (Hold_fdpe_C_D)         0.071     4.463    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.703    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 4.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     2.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     3.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     3.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     3.754    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.780 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.612     4.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.128     4.520 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/Q
                         net (fo=1, routed)           0.170     4.690    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg3
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
                         clock pessimism             -0.632     4.392    
    SLICE_X1Y24          FDPE (Hold_fdpe_C_D)        -0.006     4.386    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -4.386    
                         arrival time                           4.690    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.801ns  (logic 0.128ns (15.970%)  route 0.673ns (84.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 5.026 - 2.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 4.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     2.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     3.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     3.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     3.754    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.780 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.612     4.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y25          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     4.520 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/Q
                         net (fo=1, routed)           0.673     5.194    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_90_sync
    OLOGIC_X0Y21         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.881     5.026    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk_90
    OLOGIC_X0Y21         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/C
                         clock pessimism             -0.598     4.428    
    OLOGIC_X0Y21         ODDR (Hold_oddr_C_R)         0.422     4.850    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out
  -------------------------------------------------------------------
                         required time                         -4.850    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             i_system_gmii_to_rgmii_0_0_clocking_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns - i_system_gmii_to_rgmii_0_0_clocking_n_3 rise@2.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 4.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     2.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     3.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     3.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     3.754    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.780 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.612     4.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.141     4.533 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/Q
                         net (fo=1, routed)           0.330     4.863    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync_reg4
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
                         clock pessimism             -0.632     4.392    
    SLICE_X1Y24          FDPE (Hold_fdpe_C_D)         0.076     4.468    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -4.468    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_gmii_to_rgmii_0_0_clocking_n_3
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y26   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y21     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y25      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C



---------------------------------------------------------------------------------------------------
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_4
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_gmii_to_rgmii_0_0_clocking_n_4
Waveform(ns):       { 10.000 30.000 }
Period(ns):         40.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y26   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y27   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/I1
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_5
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_gmii_to_rgmii_0_0_clocking_n_5
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y24   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y25   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.330ns  (logic 1.272ns (23.863%)  route 4.058ns (76.137%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.672    11.724    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4/O
                         net (fo=5, routed)           0.622    12.469    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.593 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1/O
                         net (fo=8, routed)           0.485    13.078    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1_n_0
    SLICE_X47Y62         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.474    15.264    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X47Y62         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[1]/C
                         clock pessimism              0.458    15.721    
                         clock uncertainty           -0.035    15.686    
    SLICE_X47Y62         FDCE (Setup_fdce_C_CE)      -0.205    15.481    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[1]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.330ns  (logic 1.272ns (23.863%)  route 4.058ns (76.137%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.672    11.724    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4/O
                         net (fo=5, routed)           0.622    12.469    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.593 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1/O
                         net (fo=8, routed)           0.485    13.078    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1_n_0
    SLICE_X47Y62         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.474    15.264    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X47Y62         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[3]/C
                         clock pessimism              0.458    15.721    
                         clock uncertainty           -0.035    15.686    
    SLICE_X47Y62         FDCE (Setup_fdce_C_CE)      -0.205    15.481    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[3]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/gmii_txd_delay_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/D2
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        4.648ns  (logic 0.608ns (13.081%)  route 4.040ns (86.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 15.622 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns = ( 7.812 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.713     7.812    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X80Y83         FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_txd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDCE (Prop_fdce_C_Q)         0.456     8.268 r  system_i/gmii2rgmii_0/inst/gmii_txd_delay_reg[7]/Q
                         net (fo=2, routed)           2.066    10.334    system_i/gmii2rgmii_0/inst/gmii_txd_delay[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I3_O)        0.152    10.486 r  system_i/gmii2rgmii_0/inst/txdata_bus[3].u_oddr_tx_i_2/O
                         net (fo=1, routed)           1.974    12.460    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[7]
    OLOGIC_X1Y134        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.832    15.622    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y134        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/C
                         clock pessimism              0.323    15.945    
                         clock uncertainty           -0.035    15.910    
    OLOGIC_X1Y134        ODDR (Setup_oddr_C_D2)      -1.042    14.868    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/gmii_txd_delay_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/D2
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        4.593ns  (logic 0.608ns (13.236%)  route 3.985ns (86.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns = ( 7.812 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.713     7.812    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X80Y83         FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_txd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDCE (Prop_fdce_C_Q)         0.456     8.268 r  system_i/gmii2rgmii_0/inst/gmii_txd_delay_reg[5]/Q
                         net (fo=2, routed)           2.042    10.311    system_i/gmii2rgmii_0/inst/gmii_txd_delay[5]
    SLICE_X96Y107        LUT4 (Prop_lut4_I3_O)        0.152    10.463 r  system_i/gmii2rgmii_0/inst/txdata_bus[1].u_oddr_tx_i_2/O
                         net (fo=1, routed)           1.943    12.406    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[5]
    OLOGIC_X1Y132        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.831    15.621    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y132        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/C
                         clock pessimism              0.323    15.944    
                         clock uncertainty           -0.035    15.909    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D2)      -1.058    14.851    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.237ns  (logic 1.272ns (24.290%)  route 3.965ns (75.710%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.672    11.724    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4/O
                         net (fo=5, routed)           0.622    12.469    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.593 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1/O
                         net (fo=8, routed)           0.391    12.984    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.475    15.265    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[0]/C
                         clock pessimism              0.458    15.722    
                         clock uncertainty           -0.035    15.687    
    SLICE_X47Y61         FDCE (Setup_fdce_C_CE)      -0.205    15.482    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.237ns  (logic 1.272ns (24.290%)  route 3.965ns (75.710%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.672    11.724    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4/O
                         net (fo=5, routed)           0.622    12.469    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.593 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1/O
                         net (fo=8, routed)           0.391    12.984    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.475    15.265    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[2]/C
                         clock pessimism              0.458    15.722    
                         clock uncertainty           -0.035    15.687    
    SLICE_X47Y61         FDCE (Setup_fdce_C_CE)      -0.205    15.482    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[2]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.237ns  (logic 1.272ns (24.290%)  route 3.965ns (75.710%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.672    11.724    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4/O
                         net (fo=5, routed)           0.622    12.469    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.593 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1/O
                         net (fo=8, routed)           0.391    12.984    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.475    15.265    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[4]/C
                         clock pessimism              0.458    15.722    
                         clock uncertainty           -0.035    15.687    
    SLICE_X47Y61         FDCE (Setup_fdce_C_CE)      -0.205    15.482    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[4]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.237ns  (logic 1.272ns (24.290%)  route 3.965ns (75.710%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.672    11.724    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4/O
                         net (fo=5, routed)           0.622    12.469    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_4_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.593 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1/O
                         net (fo=8, routed)           0.391    12.984    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd[7]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.475    15.265    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X47Y61         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[6]/C
                         clock pessimism              0.458    15.722    
                         clock uncertainty           -0.035    15.687    
    SLICE_X47Y61         FDCE (Setup_fdce_C_CE)      -0.205    15.482    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_txd_reg[6]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.159ns  (logic 1.272ns (24.655%)  route 3.887ns (75.345%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.565    11.616    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.740 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_5/O
                         net (fo=2, routed)           0.479    12.219    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_5_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.343 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter[15]_i_1/O
                         net (fo=16, routed)          0.564    12.907    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_0
    SLICE_X42Y60         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.477    15.267    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X42Y60         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[6]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.655    
    SLICE_X42Y60         FDCE (Setup_fdce_C_CE)      -0.169    15.486    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.159ns  (logic 1.272ns (24.655%)  route 3.887ns (75.345%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns = ( 7.747 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.648     7.747    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X44Y61         FDPE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDPE (Prop_fdpe_C_Q)         0.456     8.203 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state_reg[0]/Q
                         net (fo=9, routed)           1.174     9.378    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[0]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.502 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2/O
                         net (fo=15, routed)          0.447     9.949    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/cur_state[4]_i_2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I2_O)        0.118    10.067 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9/O
                         net (fo=1, routed)           0.658    10.725    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_9_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.326    11.051 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_6/O
                         net (fo=30, routed)          0.565    11.616    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/next_state__0[5]
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.740 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_5/O
                         net (fo=2, routed)           0.479    12.219    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_5_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.343 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter[15]_i_1/O
                         net (fo=16, routed)          0.564    12.907    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_0
    SLICE_X42Y60         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.477    15.267    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X42Y60         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[7]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.655    
    SLICE_X42Y60         FDCE (Setup_fdce_C_CE)      -0.169    15.486    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  2.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        2.865ns  (logic 0.588ns (20.523%)  route 2.277ns (79.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 8.076 - 2.000 ) 
    Source Clock Delay      (SCD):    3.491ns = ( 5.491 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.370     3.776    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     5.207 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.284     5.491    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y115        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y115        IDDR (Prop_iddr_C_Q2)        0.441     5.932 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/Q2
                         net (fo=1, routed)           2.277     8.209    system_i/gmii2rgmii_0/inst/gmii_rxd_1000m[6]
    SLICE_X98Y106        LUT4 (Prop_lut4_I3_O)        0.147     8.356 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.356    system_i/gmii2rgmii_0/inst/gmii_rxd_r[6]_i_1_n_0
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.977     8.076    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[6]/C
                         clock pessimism             -0.071     8.006    
    SLICE_X98Y106        FDCE (Hold_fdce_C_D)         0.331     8.337    system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.337    
                         arrival time                           8.356    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.602%)  route 0.266ns (65.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 4.189 - 2.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 3.668 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.556     3.668    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     3.809 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/Q
                         net (fo=2, routed)           0.266     4.075    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]_0[3]
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.821     4.189    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.261     3.928    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.075     4.003    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.402%)  route 0.269ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 4.189 - 2.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 3.668 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.556     3.668    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     3.809 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/Q
                         net (fo=2, routed)           0.269     4.078    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]_0[2]
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.821     4.189    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.261     3.928    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.072     4.000    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.000    
                         arrival time                           4.078    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.826%)  route 0.240ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 4.189 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X48Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.128     3.795 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]/Q
                         net (fo=2, routed)           0.240     4.034    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]_0[7]
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.821     4.189    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/C
                         clock pessimism             -0.261     3.928    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.023     3.951    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.951    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.072%)  route 0.237ns (64.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 4.189 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X48Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.128     3.795 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/Q
                         net (fo=2, routed)           0.237     4.032    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]_0[6]
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.821     4.189    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/C
                         clock pessimism             -0.261     3.928    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.018     3.946    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.032    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 4.256 - 2.000 ) 
    Source Clock Delay      (SCD):    1.688ns = ( 3.688 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.576     3.688    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     3.852 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/Q
                         net (fo=3, routed)           0.169     4.021    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.887     4.256    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509     3.746    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.929    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.929    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.728%)  route 0.265ns (65.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 4.189 - 2.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 3.668 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.556     3.668    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y53         FDSE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDSE (Prop_fdse_C_Q)         0.141     3.809 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.265     4.074    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]_0[0]
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.821     4.189    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.261     3.928    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.046     3.974    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.974    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        2.948ns  (logic 0.588ns (19.948%)  route 2.360ns (80.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 8.075 - 2.000 ) 
    Source Clock Delay      (SCD):    3.490ns = ( 5.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.370     3.776    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     5.207 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.283     5.490    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y117        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        IDDR (Prop_iddr_C_Q2)        0.441     5.931 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/Q2
                         net (fo=1, routed)           2.360     8.291    system_i/gmii2rgmii_0/inst/gmii_rxd_1000m[4]
    SLICE_X96Y106        LUT4 (Prop_lut4_I3_O)        0.147     8.438 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.438    system_i/gmii2rgmii_0/inst/gmii_rxd_r[4]_i_1_n_0
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.976     8.075    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[4]/C
                         clock pessimism             -0.071     8.005    
    SLICE_X96Y106        FDCE (Hold_fdce_C_D)         0.331     8.336    system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.336    
                         arrival time                           8.438    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.256%)  route 0.235ns (64.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 4.189 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X48Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.128     3.795 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]/Q
                         net (fo=2, routed)           0.235     4.030    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]_0[11]
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.821     4.189    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
                         clock pessimism             -0.261     3.928    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)        -0.006     3.922    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.032%)  route 0.272ns (67.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4.213 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X48Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.128     3.795 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/Q
                         net (fo=2, routed)           0.272     4.066    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]_0[1]
    SLICE_X54Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.845     4.213    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.261     3.952    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.005     3.957    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y10    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y5     system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y31  system_i/gmii2rgmii_0/inst/BUFG_inst/I
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X1Y9      system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y117   system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y118   system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y115   system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y116   system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y114   system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_iddr_rx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y131   system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y59    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y59    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y27    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y27    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y63    system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y63    system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y60    system_i/ethernet_controller_0/inst/clk_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y60    system_i/ethernet_controller_0/inst/clk_en_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X50Y61    system_i/ethernet_controller_0/inst/u_crc32_d8_tx/crc_data_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X50Y61    system_i/ethernet_controller_0/inst/u_crc32_d8_tx/crc_data_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y59    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y59    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y27    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y27    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y63    system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y63    system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y60    system_i/ethernet_controller_0/inst/clk_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y60    system_i/ethernet_controller_0/inst/clk_en_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X50Y61    system_i/ethernet_controller_0/inst/u_crc32_d8_tx/crc_data_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X50Y61    system_i/ethernet_controller_0/inst/u_crc32_d8_tx/crc_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1
  To Clock:  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_90d_clk_wiz_1
  To Clock:  clk_25m_90d_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_90d_clk_wiz_1
Waveform(ns):       { 10.000 30.000 }
Period(ns):         40.000
Sources:            { system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  RGMII_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 RGMII_1_rx_ctl
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc fall@4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.236ns  (logic 2.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 13.003 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB2                                               0.000     2.500 r  RGMII_1_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    AB2                  IBUF (Prop_ibuf_I_O)         0.459     2.959 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.959    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.736 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.736    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc fall edge)
                                                      4.000     4.000 f  
    Y6                                                0.000     4.000 f  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     4.252 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     4.914 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.003    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.003    
                         clock uncertainty           -0.025     4.978    
    ILOGIC_X0Y20         IDDR (Setup_iddr_C_D)       -0.002     4.976    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 RGMII_1_rd[2]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc fall@4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.214ns  (logic 2.214ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.005 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB4                                               0.000     2.500 r  RGMII_1_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    AB4                  IBUF (Prop_ibuf_I_O)         0.437     2.937 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.937    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.714 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.714    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y17         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc fall edge)
                                                      4.000     4.000 f  
    Y6                                                0.000     4.000 f  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     4.252 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     4.914 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.005    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y17         IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.005    
                         clock uncertainty           -0.025     4.980    
    ILOGIC_X0Y17         IDDR (Setup_iddr_C_D)       -0.002     4.978    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 RGMII_1_rd[3]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc fall@4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.213ns  (logic 2.213ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.005 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB5                                               0.000     2.500 r  RGMII_1_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    AB5                  IBUF (Prop_ibuf_I_O)         0.436     2.936 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.936    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.713 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.713    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y18         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc fall edge)
                                                      4.000     4.000 f  
    Y6                                                0.000     4.000 f  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     4.252 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     4.914 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.005    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y18         IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.005    
                         clock uncertainty           -0.025     4.980    
    ILOGIC_X0Y18         IDDR (Setup_iddr_C_D)       -0.002     4.978    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 RGMII_1_rd[0]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc fall@4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.211ns  (logic 2.211ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.008 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AA4                                               0.000     2.500 r  RGMII_1_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    AA4                  IBUF (Prop_ibuf_I_O)         0.435     2.935 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.935    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.711 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.711    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y13         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc fall edge)
                                                      4.000     4.000 f  
    Y6                                                0.000     4.000 f  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     4.252 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     4.914 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.008    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y13         IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.008    
                         clock uncertainty           -0.025     4.983    
    ILOGIC_X0Y13         IDDR (Setup_iddr_C_D)       -0.002     4.981    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.981    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 RGMII_1_rd[1]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_1_rxc fall@4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.192ns  (logic 2.192ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.008 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y4                                                0.000     2.500 r  RGMII_1_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.415     2.915 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.692 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.692    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y14         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc fall edge)
                                                      4.000     4.000 f  
    Y6                                                0.000     4.000 f  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     4.252 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.431    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     4.914 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.008    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y14         IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.008    
                         clock uncertainty           -0.025     4.983    
    ILOGIC_X0Y14         IDDR (Setup_iddr_C_D)       -0.002     4.981    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.981    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  0.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 RGMII_1_rd[1]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_1_rxc rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.151ns  (logic 3.151ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y4                                                0.000    -6.800 r  RGMII_1_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Y4                   IBUF (Prop_ibuf_I_O)         1.389    -5.411 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.411    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.649 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.649    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y14         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    Y6                                                0.000    -8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484    -6.516 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.108    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.609    -4.499 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.336    -4.162    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y14         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.162    
                         clock uncertainty            0.025    -4.137    
    ILOGIC_X0Y14         IDDR (Hold_iddr_C_D)         0.191    -3.946    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 RGMII_1_rd[0]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_1_rxc rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.171ns  (logic 3.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AA4                                               0.000    -6.800 r  RGMII_1_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    AA4                  IBUF (Prop_ibuf_I_O)         1.408    -5.392 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.629 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.629    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y13         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    Y6                                                0.000    -8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484    -6.516 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.108    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.609    -4.499 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.336    -4.162    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y13         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.162    
                         clock uncertainty            0.025    -4.137    
    ILOGIC_X0Y13         IDDR (Hold_iddr_C_D)         0.191    -3.946    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 RGMII_1_rd[3]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_1_rxc rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.172ns  (logic 3.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AB5                                               0.000    -6.800 r  RGMII_1_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    AB5                  IBUF (Prop_ibuf_I_O)         1.410    -5.390 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.390    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.628 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.628    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y18         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    Y6                                                0.000    -8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484    -6.516 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.108    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.609    -4.499 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.331    -4.167    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y18         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.167    
                         clock uncertainty            0.025    -4.142    
    ILOGIC_X0Y18         IDDR (Hold_iddr_C_D)         0.191    -3.951    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.951    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 RGMII_1_rd[2]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_1_rxc rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.173ns  (logic 3.173ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AB4                                               0.000    -6.800 r  RGMII_1_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    AB4                  IBUF (Prop_ibuf_I_O)         1.411    -5.389 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.389    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.627 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.627    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y17         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    Y6                                                0.000    -8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484    -6.516 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.108    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.609    -4.499 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.331    -4.167    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y17         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.167    
                         clock uncertainty            0.025    -4.142    
    ILOGIC_X0Y17         IDDR (Hold_iddr_C_D)         0.191    -3.951    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.951    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 RGMII_1_rx_ctl
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_1_rxc rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.195ns  (logic 3.195ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.830ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AB2                                               0.000    -6.800 r  RGMII_1_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    AB2                  IBUF (Prop_ibuf_I_O)         1.433    -5.367 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.367    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.605 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    Y6                                                0.000    -8.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484    -6.516 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.108    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.609    -4.499 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -4.170    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.170    
                         clock uncertainty            0.025    -4.145    
    ILOGIC_X0Y20         IDDR (Hold_iddr_C_D)         0.191    -3.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          3.954    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.942ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.231%)  route 0.770ns (59.769%))
  Logic Levels:           0  
  Clock Path Skew:        -4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    7.485ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.976     7.485    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X102Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDCE (Prop_fdce_C_Q)         0.518     8.003 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[1]/Q
                         net (fo=2, routed)           0.770     8.773    system_i/mdio_rw_test_0/inst/u_mdio_ctrl_n_5
    SLICE_X104Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X104Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
                         clock pessimism              0.115    23.075    
                         clock uncertainty           -0.302    22.773    
    SLICE_X104Y109       FDCE (Setup_fdce_C_D)       -0.058    22.715    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]
  -------------------------------------------------------------------
                         required time                         22.715    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 13.942    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.518ns (59.999%)  route 0.345ns (40.001%))
  Logic Levels:           0  
  Clock Path Skew:        -4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    7.485ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.976     7.485    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X102Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDCE (Prop_fdce_C_Q)         0.518     8.003 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]/Q
                         net (fo=2, routed)           0.345     8.349    system_i/mdio_rw_test_0/inst/u_mdio_ctrl_n_6
    SLICE_X103Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X103Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
                         clock pessimism              0.115    23.075    
                         clock uncertainty           -0.302    22.773    
    SLICE_X103Y110       FDCE (Setup_fdce_C_D)       -0.067    22.706    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             17.876ns  (required time - arrival time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                            (clock source 'system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.124ns (10.245%)  route 1.086ns (89.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.086     4.529    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.653 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     4.653    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459    22.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.115    22.753    
                         clock uncertainty           -0.302    22.451    
    SLICE_X50Y66         FDCE (Setup_fdce_C_D)        0.079    22.530    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         22.530    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                 17.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                            (clock source 'system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.045ns (10.680%)  route 0.376ns (89.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.376     1.423    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.468 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.468    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.030     1.149    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.121     1.270    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.689     2.542    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X102Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDCE (Prop_fdce_C_Q)         0.164     2.706 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]/Q
                         net (fo=2, routed)           0.127     2.833    system_i/mdio_rw_test_0/inst/u_mdio_ctrl_n_6
    SLICE_X103Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.962     1.328    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X103Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
                         clock pessimism             -0.030     1.298    
    SLICE_X103Y110       FDCE (Hold_fdce_C_D)         0.070     1.368    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.913%)  route 0.269ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.689     2.542    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X102Y112       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDCE (Prop_fdce_C_Q)         0.164     2.706 r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[1]/Q
                         net (fo=2, routed)           0.269     2.974    system_i/mdio_rw_test_0/inst/u_mdio_ctrl_n_5
    SLICE_X104Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.964     1.330    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X104Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
                         clock pessimism             -0.030     1.300    
    SLICE_X104Y109       FDCE (Hold_fdce_C_D)         0.087     1.387    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  1.588    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.489ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.241ns  (logic 0.478ns (38.523%)  route 0.763ns (61.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.763     1.241    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[3]
    SLICE_X52Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)       -0.270     7.730    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.234ns  (logic 0.478ns (38.736%)  route 0.756ns (61.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.756     1.234    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X39Y24         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)       -0.270     7.730    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.231ns  (logic 0.478ns (38.832%)  route 0.753ns (61.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.753     1.231    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X33Y25         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.264     7.736    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.188ns  (logic 0.419ns (35.276%)  route 0.769ns (64.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.769     1.188    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X52Y50         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)       -0.268     7.732    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.239ns  (logic 0.419ns (33.824%)  route 0.820ns (66.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.820     1.239    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X34Y25         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)       -0.217     7.783    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.987%)  route 0.811ns (61.013%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.811     1.329    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[2]
    SLICE_X51Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y56         FDRE (Setup_fdre_C_D)       -0.093     7.907    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.839%)  route 0.750ns (64.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/C
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.750     1.169    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[9]
    SLICE_X50Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)       -0.217     7.783    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.674     1.192    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y25         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.095     7.905    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.559%)  route 0.758ns (62.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.758     1.214    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X34Y25         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)       -0.047     7.953    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.260%)  route 0.622ns (59.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.622     1.041    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y23         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)       -0.220     7.780    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  6.739    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.265ns  (logic 0.419ns (33.114%)  route 0.846ns (66.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.846     1.265    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[5]
    SLICE_X47Y28         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)       -0.266     7.734    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.782%)  route 0.821ns (66.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.821     1.240    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X51Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)       -0.266     7.734    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.135ns  (logic 0.478ns (42.120%)  route 0.657ns (57.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.657     1.135    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X53Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y53         FDRE (Setup_fdre_C_D)       -0.265     7.735    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.051ns  (logic 0.478ns (45.497%)  route 0.573ns (54.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.573     1.051    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X39Y23         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)       -0.264     7.736    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.197ns  (logic 0.518ns (43.260%)  route 0.679ns (56.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.679     1.197    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y53         FDRE (Setup_fdre_C_D)       -0.095     7.905    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.628%)  route 0.593ns (55.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.071    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y21         FDRE (Setup_fdre_C_D)       -0.218     7.782    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.017ns  (logic 0.478ns (47.009%)  route 0.539ns (52.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.539     1.017    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)       -0.270     7.730    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.016ns  (logic 0.478ns (47.041%)  route 0.538ns (52.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.538     1.016    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X52Y52         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)       -0.266     7.734    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.282%)  route 0.596ns (58.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27                                      0.000     0.000 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.596     1.015    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[3]
    SLICE_X48Y26         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)       -0.265     7.735    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.505%)  route 0.591ns (58.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51                                      0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.591     1.010    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X52Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)       -0.268     7.732    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.132ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.580ns (7.898%)  route 6.763ns (92.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          5.067    10.336    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X104Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X104Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X104Y110       FDCE (Recov_fdce_C_CLR)     -0.319    22.468    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 12.132    

Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.580ns (8.061%)  route 6.615ns (91.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          4.918    10.188    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X104Y109       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X104Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X104Y109       FDCE (Recov_fdce_C_CLR)     -0.319    22.468    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][1]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.580ns (8.061%)  route 6.615ns (91.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          4.918    10.188    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X104Y109       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X104Y109       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X104Y109       FDCE (Recov_fdce_C_CLR)     -0.319    22.468    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][1]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.442ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.580ns (8.349%)  route 6.367ns (91.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          4.670     9.940    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X103Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X103Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X103Y110       FDCE (Recov_fdce_C_CLR)     -0.405    22.382    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         22.382    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 12.442    

Slack (MET) :             12.528ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.580ns (8.349%)  route 6.367ns (91.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          4.670     9.940    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X102Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X102Y110       FDCE (Recov_fdce_C_CLR)     -0.319    22.468    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 12.528    

Slack (MET) :             12.528ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.580ns (8.349%)  route 6.367ns (91.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          4.670     9.940    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X102Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X102Y110       FDCE (Recov_fdce_C_CLR)     -0.319    22.468    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 12.528    

Slack (MET) :             12.528ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.580ns (8.349%)  route 6.367ns (91.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          4.670     9.940    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X102Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X102Y110       FDCE (Recov_fdce_C_CLR)     -0.319    22.468    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 12.528    

Slack (MET) :             12.528ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.580ns (8.349%)  route 6.367ns (91.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          4.670     9.940    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X102Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.781    22.960    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X102Y110       FDCE (Recov_fdce_C_CLR)     -0.319    22.468    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 12.528    

Slack (MET) :             15.896ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.580ns (17.731%)  route 2.691ns (82.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.994     6.264    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X51Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459    22.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.229    22.867    
                         clock uncertainty           -0.302    22.565    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405    22.160    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 15.896    

Slack (MET) :             15.896ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.580ns (17.731%)  route 2.691ns (82.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.994     6.264    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X51Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459    22.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.229    22.867    
                         clock uncertainty           -0.302    22.565    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405    22.160    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 15.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.441     2.227    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.441     2.227    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.441     2.227    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.441     2.227    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.441     2.227    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.441     2.227    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X51Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          0.441     2.227    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X51Y66         FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X51Y66         FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    system_i/mdio_rw_test_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             2.751ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.186ns (6.052%)  route 2.887ns (93.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.191     3.977    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X102Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.962     1.328    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]/C
                         clock pessimism             -0.035     1.293    
    SLICE_X102Y110       FDCE (Remov_fdce_C_CLR)     -0.067     1.226    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.751ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.186ns (6.052%)  route 2.887ns (93.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.191     3.977    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X102Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.962     1.328    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                         clock pessimism             -0.035     1.293    
    SLICE_X102Y110       FDCE (Remov_fdce_C_CLR)     -0.067     1.226    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.751ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.186ns (6.052%)  route 2.887ns (93.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.191     3.977    system_i/mdio_rw_test_0/inst/u_mdio_dri_n_0
    SLICE_X102Y110       FDCE                                         f  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.962     1.328    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
                         clock pessimism             -0.035     1.293    
    SLICE_X102Y110       FDCE (Remov_fdce_C_CLR)     -0.067     1.226    system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  2.751    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.642ns (21.508%)  route 2.343ns (78.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.758     3.052    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y48         FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.007     4.577    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X11Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.701 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.336     6.037    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y49         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.579    10.759    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y49         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X22Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    10.502    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X15Y31         FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y31         FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.405    10.486    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X14Y31         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X14Y31         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X14Y31         FDPE (Recov_fdpe_C_PRE)     -0.361    10.530    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X14Y31         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X14Y31         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X14Y31         FDPE (Recov_fdpe_C_PRE)     -0.361    10.530    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X15Y31         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y31         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X15Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    10.532    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X15Y31         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y31         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X15Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    10.532    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X15Y31         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y31         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X15Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    10.532    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X15Y31         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y31         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X15Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    10.532    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.773ns (26.965%)  route 2.094ns (73.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.753     3.047    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.457     5.914    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X15Y31         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.570    10.750    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y31         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.267    11.016    
                         clock uncertainty           -0.125    10.891    
    SLICE_X15Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    10.532    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.642ns (23.042%)  route 2.144ns (76.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.758     3.052    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y48         FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.007     4.577    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X11Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.701 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.137     5.838    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y48         FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.581    10.760    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    10.990    
                         clock uncertainty           -0.125    10.865    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    10.460    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  4.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.277%)  route 0.215ns (56.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.215     1.290    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y58         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y58         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.277%)  route 0.215ns (56.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.215     1.290    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y58         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y58         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.277%)  route 0.215ns (56.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.215     1.290    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y58         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y58         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.277%)  route 0.215ns (56.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.215     1.290    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y58         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y58         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.108%)  route 0.216ns (56.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.216     1.291    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y57         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y57         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.108%)  route 0.216ns (56.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.216     1.291    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y57         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y57         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.108%)  route 0.216ns (56.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.216     1.291    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y57         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y57         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.108%)  route 0.216ns (56.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.575     0.911    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.075 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.216     1.291    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X54Y57         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.844     1.210    system_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y57         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.315%)  route 0.268ns (67.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.555     0.891    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.019 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.268     1.287    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y29         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.847     1.213    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X30Y29         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.263     0.950    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.121     0.829    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.315%)  route 0.268ns (67.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.555     0.891    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.019 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.268     1.287    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y29         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.847     1.213    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X30Y29         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.263     0.950    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.121     0.829    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.266ns  (logic 0.580ns (11.014%)  route 4.686ns (88.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.408    13.035    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m_n_1
    SLICE_X99Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X99Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.441    system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.266ns  (logic 0.580ns (11.014%)  route 4.686ns (88.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.408    13.035    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m_n_1
    SLICE_X99Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][0]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X99Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.441    system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.266ns  (logic 0.580ns (11.014%)  route 4.686ns (88.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.408    13.035    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m_n_1
    SLICE_X99Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][1]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X99Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.441    system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.266ns  (logic 0.580ns (11.014%)  route 4.686ns (88.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.408    13.035    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/reset
    SLICE_X99Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/CLK
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[0]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X99Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.441    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.266ns  (logic 0.580ns (11.014%)  route 4.686ns (88.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.408    13.035    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/reset
    SLICE_X99Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/CLK
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[1]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X99Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.441    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.266ns  (logic 0.580ns (11.014%)  route 4.686ns (88.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.408    13.035    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/reset
    SLICE_X99Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/CLK
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[2]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X99Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.441    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/rst_n_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.128ns  (logic 0.580ns (11.310%)  route 4.548ns (88.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.271    12.898    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m_n_1
    SLICE_X96Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][2]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X96Y104        FDCE (Recov_fdce_C_CLR)     -0.361    15.485    system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.128ns  (logic 0.580ns (11.310%)  route 4.548ns (88.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.271    12.898    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m_n_1
    SLICE_X96Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][3]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X96Y104        FDCE (Recov_fdce_C_CLR)     -0.361    15.485    system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.128ns  (logic 0.580ns (11.310%)  route 4.548ns (88.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.271    12.898    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m_n_1
    SLICE_X96Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X96Y104        FDCE (Recov_fdce_C_CLR)     -0.319    15.527    system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@10.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        5.128ns  (logic 0.580ns (11.310%)  route 4.548ns (88.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 15.572 - 10.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 7.769 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.670     7.769    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X35Y47         FDCE                                         r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     8.225 r  system_i/gmii2rgmii_0/inst/local_rst_n_delay_reg[3]/Q
                         net (fo=2, routed)           2.277    10.503    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/Q[0]
    SLICE_X66Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m/gmii_rx_dv_r_i_1/O
                         net (fo=31, routed)          2.271    12.898    system_i/gmii2rgmii_0/inst/u_rgmii_rx_100m_n_1
    SLICE_X96Y104        FDCE                                         f  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   10.000    10.000 r  
    B19                                               0.000    10.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000    10.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293    13.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782    15.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[1]/C
                         clock pessimism              0.309    15.882    
                         clock uncertainty           -0.035    15.846    
    SLICE_X96Y104        FDCE (Recov_fdce_C_CLR)     -0.319    15.527    system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[1]
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 4.187 - 2.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 3.668 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.556     3.668    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y30         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDPE (Prop_fdpe_C_Q)         0.148     3.816 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     3.994    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X34Y29         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.819     4.187    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.507     3.681    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.120     3.561    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 4.187 - 2.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 3.668 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.556     3.668    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y30         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDPE (Prop_fdpe_C_Q)         0.148     3.816 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     3.994    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X34Y29         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.819     4.187    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.507     3.681    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.120     3.561    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 4.187 - 2.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 3.668 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.556     3.668    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y30         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDPE (Prop_fdpe_C_Q)         0.148     3.816 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     3.994    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X34Y29         FDPE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.819     4.187    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.507     3.681    
    SLICE_X34Y29         FDPE (Remov_fdpe_C_PRE)     -0.124     3.557    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/rst_n_delay_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/crc_clr_reg/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.449%)  route 0.446ns (70.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 4.190 - 2.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 3.662 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.550     3.662    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X51Y60         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/rst_n_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.141     3.803 r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/rst_n_delay_reg[2]/Q
                         net (fo=1, routed)           0.216     4.019    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/rst_n_delay[2]
    SLICE_X51Y60         LUT1 (Prop_lut1_I0_O)        0.045     4.064 f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_tx_en_i_2/O
                         net (fo=127, routed)         0.229     4.293    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/rst_n_delay_reg[2]_0
    SLICE_X47Y60         FDCE                                         f  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/crc_clr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.822     4.190    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/gmii_rx_clk
    SLICE_X47Y60         FDCE                                         r  system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/crc_clr_reg/C
                         clock pessimism             -0.261     3.929    
    SLICE_X47Y60         FDCE (Remov_fdce_C_CLR)     -0.092     3.837    system_i/ethernet_controller_0/inst/u_ethernet_controller_tx/crc_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.908%)  route 0.293ns (64.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 4.185 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDPE (Prop_fdpe_C_Q)         0.164     3.831 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.293     4.123    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X43Y28         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.817     4.185    system_i/fifo_generator_1/U0/inst_fifo_gen/m_aclk
    SLICE_X43Y28         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/C
                         clock pessimism             -0.490     3.696    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.092     3.604    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.908%)  route 0.293ns (64.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 4.185 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDPE (Prop_fdpe_C_Q)         0.164     3.831 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.293     4.123    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X43Y28         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.817     4.185    system_i/fifo_generator_1/U0/inst_fifo_gen/m_aclk
    SLICE_X43Y28         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/C
                         clock pessimism             -0.490     3.696    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.092     3.604    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.908%)  route 0.293ns (64.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 4.185 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDPE (Prop_fdpe_C_Q)         0.164     3.831 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.293     4.123    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X43Y28         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.817     4.185    system_i/fifo_generator_1/U0/inst_fifo_gen/m_aclk
    SLICE_X43Y28         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/C
                         clock pessimism             -0.490     3.696    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.092     3.604    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.908%)  route 0.293ns (64.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 4.185 - 2.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDPE (Prop_fdpe_C_Q)         0.164     3.831 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.293     4.123    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_rd_rst
    SLICE_X43Y28         FDCE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.817     4.185    system_i/fifo_generator_1/U0/inst_fifo_gen/m_aclk
    SLICE_X43Y28         FDCE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/C
                         clock pessimism             -0.490     3.696    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.092     3.604    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.956%)  route 0.260ns (67.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 4.187 - 2.000 ) 
    Source Clock Delay      (SCD):    1.688ns = ( 3.688 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.576     3.688    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDPE (Prop_fdpe_C_Q)         0.128     3.816 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.260     4.076    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y59         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.819     4.187    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X53Y59         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.490     3.697    
    SLICE_X53Y59         FDCE (Remov_fdce_C_CLR)     -0.146     3.551    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@2.000ns - eth_rxc rise@2.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.956%)  route 0.260ns (67.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 4.187 - 2.000 ) 
    Source Clock Delay      (SCD):    1.688ns = ( 3.688 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.576     3.688    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDPE (Prop_fdpe_C_Q)         0.128     3.816 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.260     4.076    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y59         FDCE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.819     4.187    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X53Y59         FDCE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.490     3.697    
    SLICE_X53Y59         FDCE (Remov_fdce_C_CLR)     -0.146     3.551    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0

Setup :            0  Failing Endpoints,  Worst Slack       13.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.807ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        9.375ns  (logic 0.580ns (6.187%)  route 8.795ns (93.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 166.681 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          7.098   152.368    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X108Y115       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854   166.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X108Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[3]/C
                         clock pessimism              0.115   166.796    
                         clock uncertainty           -0.302   166.494    
    SLICE_X108Y115       FDCE (Recov_fdce_C_CLR)     -0.319   166.175    system_i/mdio_rw_test_0/inst/u_mdio_dri/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        166.175    
                         arrival time                        -152.368    
  -------------------------------------------------------------------
                         slack                                 13.807    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[2]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        9.092ns  (logic 0.580ns (6.379%)  route 8.512ns (93.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 166.682 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.815   152.085    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X106Y113       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.855   166.682    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y113       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[2]/C
                         clock pessimism              0.115   166.797    
                         clock uncertainty           -0.302   166.495    
    SLICE_X106Y113       FDCE (Recov_fdce_C_CLR)     -0.405   166.090    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                        166.090    
                         arrival time                        -152.085    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        9.092ns  (logic 0.580ns (6.379%)  route 8.512ns (93.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 166.682 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.815   152.085    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X106Y113       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.855   166.682    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y113       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[4]/C
                         clock pessimism              0.115   166.797    
                         clock uncertainty           -0.302   166.495    
    SLICE_X106Y113       FDCE (Recov_fdce_C_CLR)     -0.405   166.090    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                        166.090    
                         arrival time                        -152.085    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[5]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        9.092ns  (logic 0.580ns (6.379%)  route 8.512ns (93.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 166.682 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.815   152.085    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X106Y113       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.855   166.682    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y113       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[5]/C
                         clock pessimism              0.115   166.797    
                         clock uncertainty           -0.302   166.495    
    SLICE_X106Y113       FDCE (Recov_fdce_C_CLR)     -0.405   166.090    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                        166.090    
                         arrival time                        -152.085    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        8.948ns  (logic 0.580ns (6.482%)  route 8.368ns (93.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 166.682 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.671   151.941    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X106Y114       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.855   166.682    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]/C
                         clock pessimism              0.115   166.797    
                         clock uncertainty           -0.302   166.495    
    SLICE_X106Y114       FDCE (Recov_fdce_C_CLR)     -0.405   166.090    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                        166.090    
                         arrival time                        -151.941    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        8.948ns  (logic 0.580ns (6.482%)  route 8.368ns (93.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 166.682 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.671   151.941    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X106Y114       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.855   166.682    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]/C
                         clock pessimism              0.115   166.797    
                         clock uncertainty           -0.302   166.495    
    SLICE_X106Y114       FDCE (Recov_fdce_C_CLR)     -0.405   166.090    system_i/mdio_rw_test_0/inst/u_mdio_dri/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                        166.090    
                         arrival time                        -151.941    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.153ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        8.944ns  (logic 0.580ns (6.485%)  route 8.364ns (93.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 166.682 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.667   151.937    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X107Y114       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.855   166.682    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y114       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg/C
                         clock pessimism              0.115   166.797    
                         clock uncertainty           -0.302   166.495    
    SLICE_X107Y114       FDCE (Recov_fdce_C_CLR)     -0.405   166.090    system_i/mdio_rw_test_0/inst/u_mdio_dri/st_done_reg
  -------------------------------------------------------------------
                         required time                        166.090    
                         arrival time                        -151.937    
  -------------------------------------------------------------------
                         slack                                 14.153    

Slack (MET) :             14.303ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        8.793ns  (logic 0.580ns (6.596%)  route 8.213ns (93.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 166.681 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.516   151.786    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X107Y115       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854   166.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/C
                         clock pessimism              0.115   166.796    
                         clock uncertainty           -0.302   166.494    
    SLICE_X107Y115       FDCE (Recov_fdce_C_CLR)     -0.405   166.089    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                        166.089    
                         arrival time                        -151.786    
  -------------------------------------------------------------------
                         slack                                 14.303    

Slack (MET) :             14.303ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        8.793ns  (logic 0.580ns (6.596%)  route 8.213ns (93.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 166.681 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.516   151.786    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X107Y115       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854   166.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/C
                         clock pessimism              0.115   166.796    
                         clock uncertainty           -0.302   166.494    
    SLICE_X107Y115       FDCE (Recov_fdce_C_CLR)     -0.405   166.089    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                        166.089    
                         arrival time                        -151.786    
  -------------------------------------------------------------------
                         slack                                 14.303    

Slack (MET) :             14.303ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/CLR
                            (recovery check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        8.793ns  (logic 0.580ns (6.596%)  route 8.213ns (93.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 166.681 - 160.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 142.993 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101   141.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699   142.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456   143.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697   145.146    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.124   145.270 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          6.516   151.786    system_i/mdio_rw_test_0/inst/u_mdio_dri/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X107Y115       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091   161.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459   162.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418   163.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680   164.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   164.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854   166.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/C
                         clock pessimism              0.115   166.796    
                         clock uncertainty           -0.302   166.494    
    SLICE_X107Y115       FDCE (Recov_fdce_C_CLR)     -0.405   166.089    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                        166.089    
                         arrival time                        -151.786    
  -------------------------------------------------------------------
                         slack                                 14.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[0]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.186ns (6.368%)  route 2.735ns (93.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.039     3.824    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y104       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y104       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[0]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y104       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.186ns (6.368%)  route 2.735ns (93.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.039     3.824    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y104       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y104       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y104       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[2]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.186ns (6.368%)  route 2.735ns (93.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.039     3.824    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y104       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y104       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[2]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y104       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[3]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.186ns (6.368%)  route 2.735ns (93.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.039     3.824    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y104       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y104       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[3]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y104       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[4]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.186ns (6.233%)  route 2.798ns (93.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.102     3.888    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y105       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y105       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[4]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[5]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.186ns (6.233%)  route 2.798ns (93.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.102     3.888    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y105       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y105       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[5]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[6]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.186ns (6.233%)  route 2.798ns (93.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.102     3.888    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y105       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y105       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[6]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[7]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.186ns (6.233%)  route 2.798ns (93.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.102     3.888    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y105       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y105       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[7]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[8]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.186ns (6.233%)  route 2.798ns (93.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.102     3.888    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y105       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y105       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[8]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[9]/CLR
                            (removal check against rising-edge clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.186ns (6.233%)  route 2.798ns (93.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_rst_n
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.785 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=80, routed)          2.102     3.888    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/phy_speed_reg[0]_0
    SLICE_X105Y105       FDCE                                         f  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.967     3.277    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/dri_clk
    SLICE_X105Y105       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[9]/C
                         clock pessimism             -0.030     3.247    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.092     3.155    system_i/mdio_rw_test_0/inst/u_mdio_ctrl/timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.732    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  system_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  RGMII_1_rxc

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_1_rx_ctl
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.854ns  (logic 3.854ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB2                                               0.000     2.500 r  RGMII_1_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    AB2                  IBUF (Prop_ibuf_I_O)         1.504     4.004 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     4.004    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.354 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     6.354    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     1.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.784    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.431     3.215 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.497    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C

Slack:                    inf
  Source:                 RGMII_1_rd[2]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 3.832ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB4                                               0.000     2.500 r  RGMII_1_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    AB4                  IBUF (Prop_ibuf_I_O)         1.482     3.982 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.982    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.332 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.332    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y17         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     1.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.784    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.431     3.215 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.283     3.498    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y17         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_1_rd[3]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.831ns  (logic 3.831ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB5                                               0.000     2.500 r  RGMII_1_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    AB5                  IBUF (Prop_ibuf_I_O)         1.481     3.981 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.981    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.331 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.331    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y18         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     1.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.784    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.431     3.215 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.283     3.498    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y18         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_1_rd[0]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 3.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AA4                                               0.000     2.500 r  RGMII_1_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    AA4                  IBUF (Prop_ibuf_I_O)         1.479     3.979 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.979    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.329 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.329    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y13         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     1.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.784    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.431     3.215 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.288     3.503    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y13         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_1_rd[1]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 3.810ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y4                                                0.000     2.500 r  RGMII_1_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     3.960 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.960    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.310 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.310    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y14         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.414     1.414 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.784    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.431     3.215 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.288     3.503    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y14         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_1_rd[1]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 1.510ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y4                                                0.000    -2.800 r  RGMII_1_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.228    -2.572 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.572    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.290 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.290    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y14         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.720    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.516     1.236 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.108     1.344    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y14         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_1_rd[0]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 1.529ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AA4                                               0.000    -2.800 r  RGMII_1_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    AA4                  IBUF (Prop_ibuf_I_O)         0.247    -2.553 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.553    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.271 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.271    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y13         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.720    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.516     1.236 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.108     1.344    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y13         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_1_rd[3]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 1.531ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AB5                                               0.000    -2.800 r  RGMII_1_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    AB5                  IBUF (Prop_ibuf_I_O)         0.249    -2.551 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.551    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.269 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.269    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y18         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.720    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.516     1.236 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.105     1.341    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y18         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_1_rd[2]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 1.532ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AB4                                               0.000    -2.800 r  RGMII_1_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    AB4                  IBUF (Prop_ibuf_I_O)         0.249    -2.551 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.551    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.268 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.268    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y17         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.720    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.516     1.236 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.105     1.341    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y17         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_1_rx_ctl
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 1.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AB2                                               0.000    -2.800 r  RGMII_1_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    AB2                  IBUF (Prop_ibuf_I_O)         0.271    -2.529 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.529    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.246 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.246    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.720    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.516     1.236 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.103     1.339    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y20         IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 0.124ns (4.047%)  route 2.940ns (95.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           2.485     2.485    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.609 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.455     3.064    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.473     2.652    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.045ns (3.583%)  route 1.211ns (96.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.031     1.031    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.076 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.180     1.256    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.818     1.184    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 0.150ns (5.693%)  route 2.485ns (94.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           2.485     2.485    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y67         LUT1 (Prop_lut1_I0_O)        0.150     2.635 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.635    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y67         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.471     2.650    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y67         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.044ns (4.093%)  route 1.031ns (95.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.031     1.031    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y67         LUT1 (Prop_lut1_I0_O)        0.044     1.075 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.075    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y67         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.816     1.182    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y67         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.149ns  (logic 0.668ns (16.101%)  route 3.481ns (83.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.292     5.744    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.150     5.894 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.189     7.083    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.576     2.755    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.149ns  (logic 0.668ns (16.101%)  route 3.481ns (83.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.292     5.744    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.150     5.894 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.189     7.083    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.576     2.755    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.149ns  (logic 0.668ns (16.101%)  route 3.481ns (83.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.292     5.744    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.150     5.894 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.189     7.083    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.576     2.755    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.149ns  (logic 0.668ns (16.101%)  route 3.481ns (83.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.292     5.744    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.150     5.894 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.189     7.083    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.576     2.755    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 0.668ns (17.424%)  route 3.166ns (82.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.292     5.744    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.150     5.894 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.874     6.768    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y47         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.582     2.761    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 0.668ns (17.424%)  route 3.166ns (82.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.292     5.744    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.150     5.894 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.874     6.768    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y47         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.582     2.761    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.118ns  (logic 0.518ns (16.613%)  route 2.600ns (83.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.600     6.052    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X36Y37         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.491     2.670    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X36Y37         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.642ns (31.073%)  route 1.424ns (68.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.658     2.952    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518     3.470 f  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.521     3.991    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.903     5.018    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X35Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.482     2.661    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X35Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 0.518ns (26.468%)  route 1.439ns (73.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.640     2.934    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.439     4.891    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X30Y83         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.518     2.697    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X30Y83         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.642ns (35.407%)  route 1.171ns (64.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.658     2.952    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518     3.470 r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.521     3.991    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.650     4.765    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y29         FDPE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.484     2.663    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.973%)  route 0.406ns (66.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.557     0.892    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.163     1.220    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.265 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.243     1.508    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y29         FDPE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.819     1.185    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.973%)  route 0.406ns (66.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.557     0.892    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.163     1.220    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.265 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.243     1.508    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y29         FDPE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.819     1.185    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.164%)  route 0.533ns (71.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.557     0.892    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.163     1.220    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.265 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.370     1.635    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X35Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.817     1.183    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X35Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.164ns (19.733%)  route 0.667ns (80.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.550     0.886    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.667     1.717    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X30Y83         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.837     1.203    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X30Y83         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.164ns (11.970%)  route 1.206ns (88.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.550     0.886    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.206     2.256    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X36Y37         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.825     1.191    system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X36Y37         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.210ns (12.838%)  route 1.426ns (87.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.550     0.886    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.040     2.090    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.046     2.136 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.386     2.521    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y47         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.866     1.232    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.210ns (12.838%)  route 1.426ns (87.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.550     0.886    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.040     2.090    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.046     2.136 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.386     2.521    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y47         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.866     1.232    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.210ns (11.879%)  route 1.558ns (88.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.550     0.886    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.040     2.090    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.046     2.136 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.518     2.653    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.861     1.227    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.210ns (11.879%)  route 1.558ns (88.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.550     0.886    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.040     2.090    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.046     2.136 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.518     2.653    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.861     1.227    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.210ns (11.879%)  route 1.558ns (88.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.550     0.886    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.040     2.090    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.046     2.136 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.518     2.653    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.861     1.227    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  clk_fpga_1

Max Delay             8 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.580ns (23.805%)  route 1.857ns (76.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    5.805ns = ( 7.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.706     7.805    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     8.261 f  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.670     8.932    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     9.056 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           1.186    10.242    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X59Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.537     2.716    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.523%)  route 1.453ns (71.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    5.805ns = ( 7.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.706     7.805    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     8.261 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.670     8.932    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     9.056 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.783     9.839    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X55Y59         FDPE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.534     2.713    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X55Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.523%)  route 1.453ns (71.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    5.805ns = ( 7.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.706     7.805    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     8.261 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.670     8.932    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     9.056 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.783     9.839    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X55Y59         FDPE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.534     2.713    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X55Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.220ns  (logic 0.518ns (42.465%)  route 0.702ns (57.535%))
  Logic Levels:           0  
  Clock Path Skew:        -3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    5.755ns = ( 7.755 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.656     7.755    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X34Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDPE (Prop_fdpe_C_Q)         0.518     8.273 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.702     8.975    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X30Y28         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.559     2.738    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X30Y28         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.210%)  route 0.678ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    5.736ns = ( 7.736 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.637     7.736    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X53Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDPE (Prop_fdpe_C_Q)         0.456     8.192 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.678     8.870    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X54Y60         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.534     2.713    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X54Y60         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.115%)  route 0.602ns (56.885%))
  Logic Levels:           0  
  Clock Path Skew:        -3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    5.750ns = ( 7.750 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.651     7.750    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X47Y56         FDSE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDSE (Prop_fdse_C_Q)         0.456     8.206 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/Q
                         net (fo=2, routed)           0.602     8.808    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/src_in
    SLICE_X52Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.466     2.645    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/dest_clk
    SLICE_X52Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.841%)  route 0.497ns (52.159%))
  Logic Levels:           0  
  Clock Path Skew:        -3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    5.751ns = ( 7.751 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.652     7.751    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X37Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     8.207 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          0.497     8.705    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X35Y26         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.481     2.660    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X35Y26         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.785ns  (logic 0.456ns (58.099%)  route 0.329ns (41.901%))
  Logic Levels:           0  
  Clock Path Skew:        -3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    5.813ns = ( 7.813 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.714     7.813    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X60Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456     8.269 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=66, routed)          0.329     8.598    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X60Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.540     2.719    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X60Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.981%)  route 0.157ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.666ns = ( 3.666 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.554     3.666    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X49Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.128     3.794 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.157     3.950    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[11]
    SLICE_X50Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.819     1.185    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X50Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.981%)  route 0.157ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.666ns = ( 3.666 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.554     3.666    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X48Y57         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128     3.794 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.157     3.950    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[7]
    SLICE_X50Y57         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.819     1.185    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X50Y57         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.748%)  route 0.154ns (52.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.666ns = ( 3.666 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.554     3.666    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X49Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     3.807 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.154     3.961    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[8]
    SLICE_X50Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.819     1.185    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X50Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.532%)  route 0.173ns (57.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.667ns = ( 3.667 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.555     3.667    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X48Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.128     3.795 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.173     3.968    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[5]
    SLICE_X51Y57         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.819     1.185    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X51Y57         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.670%)  route 0.143ns (50.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.691ns = ( 3.691 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.579     3.691    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X60Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     3.832 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=66, routed)          0.143     3.975    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X60Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.848     1.214    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X60Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.868%)  route 0.173ns (55.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.665ns = ( 3.665 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.553     3.665    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141     3.806 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.173     3.979    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X52Y50         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.821     1.187    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y50         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.301%)  route 0.172ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.661ns = ( 3.661 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.549     3.661    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X38Y24         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.148     3.809 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.172     3.980    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y22         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.816     1.182    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y22         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.283%)  route 0.172ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.664ns = ( 3.664 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.552     3.664    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X50Y55         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.148     3.812 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.172     3.983    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[1]
    SLICE_X51Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.820     1.186    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X51Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.294%)  route 0.168ns (56.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.689ns = ( 3.689 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.577     3.689    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.128     3.817 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.168     3.984    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X58Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.848     1.214    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.877%)  route 0.160ns (53.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.689ns = ( 3.689 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.577     3.689    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     3.830 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.160     3.990    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X58Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.848     1.214    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_2

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 0.150ns (2.101%)  route 6.988ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.660     4.660    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.810 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           2.328     7.138    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 0.150ns (2.101%)  route 6.988ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.660     4.660    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.810 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           2.328     7.138    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 0.150ns (2.101%)  route 6.988ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.660     4.660    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.810 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           2.328     7.138    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 0.150ns (2.101%)  route 6.988ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.660     4.660    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.810 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           2.328     7.138    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 0.150ns (2.101%)  route 6.988ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.660     4.660    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.810 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           2.328     7.138    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 MDIO_PHY_1_mdio_io
                            (input port)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.586ns  (logic 1.485ns (22.548%)  route 5.101ns (77.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  MDIO_PHY_1_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_PHY_1_mdio_iobuf/IO
    Y14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  MDIO_PHY_1_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           5.101     6.586    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.576     2.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1MDIOO
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 0.000ns (0.000%)  route 4.410ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1MDIOO
                         net (fo=2, routed)           4.410     4.410    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.578     2.757    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1MDIOMDC
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 0.000ns (0.000%)  route 4.257ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1MDIOMDC
                         net (fo=2, routed)           4.257     4.257    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.579     2.758    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 0.124ns (2.981%)  route 4.036ns (97.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.487     1.487    system_i/util_vector_logic_0/Op1[0]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.611 f  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          2.549     4.160    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X5Y29          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.647     2.826    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 0.124ns (2.981%)  route 4.036ns (97.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.487     1.487    system_i/util_vector_logic_0/Op1[0]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.611 f  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          2.549     4.160    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X5Y29          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.647     2.826    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y29          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.045ns (2.624%)  route 1.670ns (97.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/util_vector_logic_0/Op1[0]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.642 f  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.073     1.715    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X5Y31          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.885     1.251    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.045ns (2.624%)  route 1.670ns (97.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/util_vector_logic_0/Op1[0]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.642 f  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.073     1.715    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X5Y31          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.885     1.251    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.045ns (2.624%)  route 1.670ns (97.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/util_vector_logic_0/Op1[0]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.642 f  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.073     1.715    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X5Y31          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.885     1.251    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.045ns (2.624%)  route 1.670ns (97.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/util_vector_logic_0/Op1[0]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.642 f  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.073     1.715    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X5Y31          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.885     1.251    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.045ns (2.624%)  route 1.670ns (97.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/util_vector_logic_0/Op1[0]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.642 f  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.073     1.715    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X5Y31          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.885     1.251    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X5Y31          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.048ns (2.798%)  route 1.668ns (97.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X26Y67         LUT2 (Prop_lut2_I0_O)        0.048     0.645 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.071     1.716    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.048ns (2.798%)  route 1.668ns (97.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X26Y67         LUT2 (Prop_lut2_I0_O)        0.048     0.645 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.071     1.716    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.048ns (2.798%)  route 1.668ns (97.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X26Y67         LUT2 (Prop_lut2_I0_O)        0.048     0.645 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.071     1.716    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.048ns (2.798%)  route 1.668ns (97.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X26Y67         LUT2 (Prop_lut2_I0_O)        0.048     0.645 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.071     1.716    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.048ns (2.798%)  route 1.668ns (97.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.597     0.597    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X26Y67         LUT2 (Prop_lut2_I0_O)        0.048     0.645 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/system_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.071     1.716    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X7Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.886     1.252    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.747ns  (logic 0.828ns (30.144%)  route 1.919ns (69.856%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X1Y36          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.857     4.440    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.564 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.495     5.059    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.124     5.183 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.567     5.750    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.124     5.874 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     5.874    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.655     2.834    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X2Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.740ns  (logic 0.821ns (29.966%)  route 1.919ns (70.034%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X1Y36          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.857     4.440    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.564 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.495     5.059    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.124     5.183 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.567     5.750    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.117     5.867 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     5.867    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[8]
    SLICE_X2Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.655     2.834    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X2Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.517ns  (logic 0.828ns (32.892%)  route 1.689ns (67.108%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           0.620     4.203    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X5Y39          LUT6 (Prop_lut6_I4_O)        0.124     4.327 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.806     5.133    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.124     5.257 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.263     5.520    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.124     5.644 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     5.644    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.657     2.836    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.513ns  (logic 0.824ns (32.786%)  route 1.689ns (67.214%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           0.620     4.203    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X5Y39          LUT6 (Prop_lut6_I4_O)        0.124     4.327 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.806     5.133    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.124     5.257 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.263     5.520    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.120     5.640 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     5.640    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X3Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.657     2.836    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.465ns  (logic 0.828ns (33.589%)  route 1.637ns (66.411%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          0.641     4.224    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X3Y38          LUT5 (Prop_lut5_I3_O)        0.124     4.348 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.512     4.861    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     4.985 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.483     5.468    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.124     5.592 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.592    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.654     2.833    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X4Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.457ns  (logic 0.820ns (33.373%)  route 1.637ns (66.627%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          0.641     4.224    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X3Y38          LUT5 (Prop_lut5_I3_O)        0.124     4.348 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.512     4.861    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     4.985 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.483     5.468    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.116     5.584 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.584    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[6]
    SLICE_X4Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.654     2.833    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X4Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.718ns (32.424%)  route 1.496ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.419     3.542 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.834     4.376    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.299     4.675 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.663     5.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X4Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.718ns (32.424%)  route 1.496ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.419     3.542 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.834     4.376    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.299     4.675 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.663     5.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X4Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.718ns (32.424%)  route 1.496ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.419     3.542 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.834     4.376    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.299     4.675 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.663     5.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X4Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.718ns (32.424%)  route 1.496ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.829     3.123    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X7Y33          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.419     3.542 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.834     4.376    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.299     4.675 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.663     5.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X4Y32          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.650     2.829    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X4Y32          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.126    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync1
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.592     0.928    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.147    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync1
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.860     1.226    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.149    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync1
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128     1.058 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.177    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync2
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.592     0.928    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.195    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync2
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.860     1.226    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.148     1.077 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.197    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync2
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128     1.058 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     1.224    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync5
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.592     0.928    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     1.247    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync5
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.860     1.226    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X10Y36         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.148     1.077 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     1.249    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync5
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X10Y39         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.512%)  route 0.196ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.594     0.929    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128     1.058 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/Q
                         net (fo=1, routed)           0.196     1.253    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync3
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.863     1.229    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X9Y39          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  eth_rxc

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.612ns (22.125%)  route 2.154ns (77.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 7.320 - 2.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           1.697     5.146    system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.156     5.302 r  system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.457     5.759    system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y65         FDRE                                         r  system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.530     7.320    system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y65         FDRE                                         r  system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/D2
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.670ns (16.520%)  route 3.386ns (83.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 7.622 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.411     5.198    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X97Y107        LUT4 (Prop_lut4_I2_O)        0.152     5.350 r  system_i/gmii2rgmii_0/inst/txdata_bus[3].u_oddr_tx_i_2/O
                         net (fo=1, routed)           1.974     7.325    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[7]
    OLOGIC_X1Y134        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.832     7.622    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y134        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/D2
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.011ns  (logic 0.670ns (16.703%)  route 3.341ns (83.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 7.621 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.398     5.185    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X96Y107        LUT4 (Prop_lut4_I2_O)        0.152     5.337 r  system_i/gmii2rgmii_0/inst/txdata_bus[1].u_oddr_tx_i_2/O
                         net (fo=1, routed)           1.943     7.280    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[5]
    OLOGIC_X1Y132        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.831     7.621    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y132        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/D2
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 0.668ns (17.183%)  route 3.219ns (82.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 7.621 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.408     5.195    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X96Y107        LUT4 (Prop_lut4_I2_O)        0.150     5.345 r  system_i/gmii2rgmii_0/inst/txdata_bus[0].u_oddr_tx_i_2/O
                         net (fo=1, routed)           1.811     7.156    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[4]
    OLOGIC_X1Y131        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.831     7.621    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y131        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/D2
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.886ns  (logic 0.670ns (17.243%)  route 3.216ns (82.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 7.622 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.393     5.180    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X97Y107        LUT4 (Prop_lut4_I2_O)        0.152     5.332 r  system_i/gmii2rgmii_0/inst/txdata_bus[2].u_oddr_tx_i_2/O
                         net (fo=1, routed)           1.822     7.155    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[6]
    OLOGIC_X1Y133        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.832     7.622    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y133        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/D1
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 0.642ns (16.561%)  route 3.235ns (83.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 7.621 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.408     5.195    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X96Y107        LUT4 (Prop_lut4_I2_O)        0.124     5.319 r  system_i/gmii2rgmii_0/inst/txdata_bus[0].u_oddr_tx_i_1/O
                         net (fo=1, routed)           1.826     7.146    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[0]
    OLOGIC_X1Y131        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.831     7.621    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y131        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/D1
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 0.642ns (16.593%)  route 3.227ns (83.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 7.622 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.411     5.198    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X97Y107        LUT4 (Prop_lut4_I2_O)        0.124     5.322 r  system_i/gmii2rgmii_0/inst/txdata_bus[3].u_oddr_tx_i_1/O
                         net (fo=1, routed)           1.816     7.138    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[3]
    OLOGIC_X1Y134        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.832     7.622    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y134        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/D1
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 0.642ns (16.643%)  route 3.215ns (83.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 7.621 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.398     5.185    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X96Y107        LUT4 (Prop_lut4_I2_O)        0.124     5.309 r  system_i/gmii2rgmii_0/inst/txdata_bus[1].u_oddr_tx_i_1/O
                         net (fo=1, routed)           1.817     7.126    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[1]
    OLOGIC_X1Y132        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.831     7.621    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y132        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/D1
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.853ns  (logic 0.670ns (17.389%)  route 3.183ns (82.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 7.618 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/Q
                         net (fo=19, routed)          1.346     5.133    system_i/gmii2rgmii_0/inst/phy_speed[0]
    SLICE_X98Y107        LUT4 (Prop_lut4_I1_O)        0.152     5.285 r  system_i/gmii2rgmii_0/inst/gmii_tx_en_t/O
                         net (fo=2, routed)           1.837     7.122    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_tx_en
    OLOGIC_X1Y130        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.827     7.618    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y130        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/D1
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.642ns (16.685%)  route 3.206ns (83.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 7.622 - 2.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          1.393     5.180    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X97Y107        LUT4 (Prop_lut4_I2_O)        0.124     5.304 r  system_i/gmii2rgmii_0/inst/txdata_bus[2].u_oddr_tx_i_1/O
                         net (fo=1, routed)           1.812     7.117    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/gmii_txd[2]
    OLOGIC_X1Y133        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.832     7.622    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y133        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.188ns (17.668%)  route 0.876ns (82.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 4.207 - 2.000 ) 
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.696     1.740    system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.047     1.787 r  system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.180     1.968    system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y65         FDRE                                         r  system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.839     4.207    system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y65         FDRE                                         r  system_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rx_dv_r_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.971%)  route 0.246ns (54.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          0.246     1.434    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X99Y106        LUT5 (Prop_lut5_I2_O)        0.045     1.479 r  system_i/gmii2rgmii_0/inst/gmii_rx_dv_r/O
                         net (fo=1, routed)           0.000     1.479    system_i/gmii2rgmii_0/inst/gmii_rx_dv_r_n_0
    SLICE_X99Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rx_dv_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.964     4.332    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rx_dv_r_reg/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.464%)  route 0.321ns (60.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          0.321     1.509    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X98Y106        LUT4 (Prop_lut4_I2_O)        0.045     1.554 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.554    system_i/gmii2rgmii_0/inst/gmii_rxd_r[5]_i_1_n_0
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.964     4.332    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[5]/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.315%)  route 0.323ns (60.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          0.323     1.511    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X98Y106        LUT4 (Prop_lut4_I2_O)        0.045     1.556 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.556    system_i/gmii2rgmii_0/inst/gmii_rxd_r[2]_i_1_n_0
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.964     4.332    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[2]/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.159%)  route 0.353ns (62.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/Q
                         net (fo=19, routed)          0.353     1.541    system_i/gmii2rgmii_0/inst/phy_speed[0]
    SLICE_X98Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.586 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.586    system_i/gmii2rgmii_0/inst/gmii_rxd_r[0]_i_1_n_0
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.964     4.332    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[0]/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.027%)  route 0.355ns (62.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/Q
                         net (fo=19, routed)          0.355     1.543    system_i/gmii2rgmii_0/inst/phy_speed[0]
    SLICE_X98Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.588 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.588    system_i/gmii2rgmii_0/inst/gmii_rxd_r[6]_i_1_n_0
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.964     4.332    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X98Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[6]/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.209ns (31.989%)  route 0.444ns (68.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.331 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/Q
                         net (fo=19, routed)          0.444     1.632    system_i/gmii2rgmii_0/inst/phy_speed[0]
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.677 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.677    system_i/gmii2rgmii_0/inst/gmii_rxd_r[7]_i_1_n_0
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.963     4.331    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[7]/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.305%)  route 0.529ns (71.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.331 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          0.529     1.717    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X96Y106        LUT4 (Prop_lut4_I2_O)        0.045     1.762 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.762    system_i/gmii2rgmii_0/inst/gmii_rxd_r[4]_i_1_n_0
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.963     4.331    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[4]/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.230%)  route 0.531ns (71.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.331 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/Q
                         net (fo=19, routed)          0.531     1.719    system_i/gmii2rgmii_0/inst/phy_speed[0]
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.764 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    system_i/gmii2rgmii_0/inst/gmii_rxd_r[3]_i_1_n_0
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.963     4.331    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[3]/C

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.192%)  route 0.532ns (71.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.331 - 2.000 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/Q
                         net (fo=19, routed)          0.532     1.720    system_i/gmii2rgmii_0/inst/phy_speed[0]
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  system_i/gmii2rgmii_0/inst/gmii_rxd_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.765    system_i/gmii2rgmii_0/inst/gmii_rxd_r[1]_i_1_n_0
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.963     4.331    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/gmii_rxd_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  eth_rxc

Max Delay             8 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.225ns  (logic 0.642ns (28.854%)  route 1.583ns (71.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 7.271 - 2.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.658     2.952    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518     3.470 f  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.521     3.991    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           1.062     5.177    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X37Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.481     7.271    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X37Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.821ns  (logic 0.642ns (35.259%)  route 1.179ns (64.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.275ns = ( 7.275 - 2.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.658     2.952    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518     3.470 r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.521     3.991    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.658     4.773    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X34Y30         FDPE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.485     7.275    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y30         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.821ns  (logic 0.642ns (35.259%)  route 1.179ns (64.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.275ns = ( 7.275 - 2.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.658     2.952    system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X34Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518     3.470 r  system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=1, routed)           0.521     3.991    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.658     4.773    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X34Y30         FDPE                                         f  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.485     7.275    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y30         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.249ns  (logic 0.456ns (36.511%)  route 0.793ns (63.489%))
  Logic Levels:           0  
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 7.273 - 2.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.652     2.946    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X35Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=66, routed)          0.793     4.195    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X38Y28         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.483     7.273    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X38Y28         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.067ns  (logic 0.518ns (48.533%)  route 0.549ns (51.467%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 7.255 - 2.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.709     3.003    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDPE (Prop_fdpe_C_Q)         0.518     3.521 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=14, routed)          0.549     4.070    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X53Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.465     7.255    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X53Y58         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.654%)  route 0.639ns (58.346%))
  Logic Levels:           0  
  Clock Path Skew:        2.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 7.271 - 2.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.655     2.949    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X35Y28         FDSE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDSE (Prop_fdse_C_Q)         0.456     3.405 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/Q
                         net (fo=2, routed)           0.639     4.044    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/src_in
    SLICE_X41Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.481     7.271    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/dest_clk
    SLICE_X41Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.051%)  route 0.493ns (51.949%))
  Logic Levels:           0  
  Clock Path Skew:        2.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 7.330 - 2.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.714     3.008    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X60Y56         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          0.493     3.957    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X60Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.540     7.330    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X60Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.518ns (62.843%)  route 0.306ns (37.157%))
  Logic Levels:           0  
  Clock Path Skew:        2.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 7.350 - 2.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        1.734     3.028    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X30Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.518     3.546 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.306     3.852    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X31Y29         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.560     7.350    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X31Y29         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.962%)  route 0.170ns (57.038%))
  Logic Levels:           0  
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 4.182 - 2.000 ) 
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.552     0.888    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X47Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.170     1.185    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[1]
    SLICE_X47Y26         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.814     4.182    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X47Y26         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 4.215 - 2.000 ) 
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.581     0.917    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X30Y29         FDPE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.081 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.116     1.197    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X31Y29         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.847     4.215    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X31Y29         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.586%)  route 0.168ns (54.414%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 4.185 - 2.000 ) 
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.552     0.888    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X47Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.168     1.197    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[4]
    SLICE_X47Y28         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.817     4.185    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X47Y28         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.561%)  route 0.175ns (55.439%))
  Logic Levels:           0  
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 4.182 - 2.000 ) 
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.552     0.888    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_clk
    SLICE_X47Y27         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     1.204    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[2]
    SLICE_X48Y26         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.814     4.182    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X48Y26         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.788%)  route 0.175ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 4.186 - 2.000 ) 
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.554     0.890    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X32Y22         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.175     1.213    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X32Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.818     4.186    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.263%)  route 0.179ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 4.185 - 2.000 ) 
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.554     0.890    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.179     1.216    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.817     4.185    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.227%)  route 0.169ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 4.185 - 2.000 ) 
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.554     0.890    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.169     1.223    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X36Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.817     4.185    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.030%)  route 0.170ns (50.970%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 4.186 - 2.000 ) 
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.554     0.890    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X32Y22         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.170     1.224    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.818     4.186    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y21         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.060%)  route 0.166ns (52.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4.213 - 2.000 ) 
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.577     0.913    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y51         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.166     1.227    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.845     4.213    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y53         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.810%)  route 0.220ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 4.181 - 2.000 ) 
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3812, routed)        0.551     0.887    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y24         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.220     1.234    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X36Y25         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.813     4.181    system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y25         FDRE                                         r  system_i/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  eth_rxc

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.577ns  (logic 0.580ns (22.509%)  route 1.997ns (77.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 7.327 - 2.000 ) 
    Source Clock Delay      (SCD):    5.805ns = ( 7.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.706     7.805    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     8.261 f  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.670     8.932    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     9.056 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           1.326    10.382    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X59Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.537     7.327    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 0.580ns (26.503%)  route 1.608ns (73.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 7.325 - 2.000 ) 
    Source Clock Delay      (SCD):    5.805ns = ( 7.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.706     7.805    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     8.261 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.670     8.932    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     9.056 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.938     9.994    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X56Y59         FDPE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.535     7.325    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 0.580ns (26.503%)  route 1.608ns (73.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 7.325 - 2.000 ) 
    Source Clock Delay      (SCD):    5.805ns = ( 7.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     3.476 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     5.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.099 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.706     7.805    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     8.261 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.670     8.932    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     9.056 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.938     9.994    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X56Y59         FDPE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.535     7.325    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.533%)  route 0.604ns (76.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 4.214 - 2.000 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 3.684 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.572     3.684    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     3.825 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.232     4.057    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.045     4.102 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.372     4.474    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X56Y59         FDPE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.846     4.214    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.533%)  route 0.604ns (76.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 4.214 - 2.000 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 3.684 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.572     3.684    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     3.825 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.232     4.057    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.045     4.102 f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.372     4.474    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X56Y59         FDPE                                         f  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.846     4.214    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y59         FDPE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.647%)  route 0.761ns (80.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 4.215 - 2.000 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 3.684 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.572     3.684    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y63         FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     3.825 f  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.232     4.057    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.045     4.102 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=6, routed)           0.528     4.630    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X59Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.847     4.215    system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y54         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc_v
  To Clock:  eth_rxc

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 1.485ns (39.999%)  route 2.227ns (60.001%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.300ns
  Clock Path Skew:        5.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 7.572 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    D22                                               0.000     5.300 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[1]
    D22                  IBUF (Prop_ibuf_I_O)         1.485     6.785 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=2, routed)           2.227     9.012    system_i/gmii2rgmii_0/inst/rgmii_rxd[1]
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782     7.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/C

Slack:                    inf
  Source:                 eth_rxd[2]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.378ns  (logic 1.486ns (43.982%)  route 1.893ns (56.018%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.300ns
  Clock Path Skew:        5.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 7.572 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    D21                                               0.000     5.300 r  eth_rxd[2] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[2]
    D21                  IBUF (Prop_ibuf_I_O)         1.486     6.786 r  eth_rxd_IBUF[2]_inst/O
                         net (fo=2, routed)           1.893     8.678    system_i/gmii2rgmii_0/inst/rgmii_rxd[2]
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782     7.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][2]/C

Slack:                    inf
  Source:                 eth_rxd[3]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.260ns  (logic 1.479ns (45.377%)  route 1.781ns (54.623%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.300ns
  Clock Path Skew:        5.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 7.572 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    E21                                               0.000     5.300 r  eth_rxd[3] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[3]
    E21                  IBUF (Prop_ibuf_I_O)         1.479     6.779 r  eth_rxd_IBUF[3]_inst/O
                         net (fo=2, routed)           1.781     8.560    system_i/gmii2rgmii_0/inst/rgmii_rxd[3]
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782     7.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][3]/C

Slack:                    inf
  Source:                 eth_rx_ctl
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.503ns (46.270%)  route 1.746ns (53.730%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.300ns
  Clock Path Skew:        5.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 7.572 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    B21                                               0.000     5.300 r  eth_rx_ctl (IN)
                         net (fo=0)                   0.000     5.300    eth_rx_ctl
    B21                  IBUF (Prop_ibuf_I_O)         1.503     6.803 r  eth_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           1.746     8.549    system_i/gmii2rgmii_0/inst/rgmii_rx_ctl
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782     7.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.102ns  (logic 1.492ns (48.106%)  route 1.610ns (51.894%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.300ns
  Clock Path Skew:        5.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 7.572 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    C22                                               0.000     5.300 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[0]
    C22                  IBUF (Prop_ibuf_I_O)         1.492     6.792 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=2, routed)           1.610     8.402    system_i/gmii2rgmii_0/inst/rgmii_rxd[0]
    SLICE_X99Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     3.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.293     5.699    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.790 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.782     7.572    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][0]/C

Slack:                    inf
  Source:                 eth_rx_ctl
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_iddr_rx_ctl/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 2.318ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.300ns
  Clock Path Skew:        3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 9.495 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    B21                                               0.000     5.300 r  eth_rx_ctl (IN)
                         net (fo=0)                   0.000     5.300    eth_rx_ctl
    B21                  IBUF (Prop_ibuf_I_O)         1.503     6.803 r  eth_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           0.000     6.803    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rx_ctl
    IDELAY_X1Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.618 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     7.618    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rx_ctl_delay
    ILOGIC_X1Y114        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_iddr_rx_ctl/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     7.406 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.370     7.776    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     9.207 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.288     9.495    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y114        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_iddr_rx_ctl/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.307ns  (logic 2.307ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.300ns
  Clock Path Skew:        3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 9.490 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    C22                                               0.000     5.300 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[0]
    C22                  IBUF (Prop_ibuf_I_O)         1.492     6.792 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=2, routed)           0.000     6.792    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[0]
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.607 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     7.607    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_0
    ILOGIC_X1Y117        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     7.406 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.370     7.776    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     9.207 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.283     9.490    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y117        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/C

Slack:                    inf
  Source:                 eth_rxd[2]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.301ns  (logic 2.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.300ns
  Clock Path Skew:        3.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 9.491 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    D21                                               0.000     5.300 r  eth_rxd[2] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[2]
    D21                  IBUF (Prop_ibuf_I_O)         1.486     6.786 r  eth_rxd_IBUF[2]_inst/O
                         net (fo=2, routed)           0.000     6.786    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[2]
    IDELAY_X1Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.601 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     7.601    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_2
    ILOGIC_X1Y115        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     7.406 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.370     7.776    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     9.207 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.284     9.491    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y115        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.300ns  (logic 2.300ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.300ns
  Clock Path Skew:        3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 9.490 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    D22                                               0.000     5.300 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[1]
    D22                  IBUF (Prop_ibuf_I_O)         1.485     6.785 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=2, routed)           0.000     6.785    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[1]
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.600 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     7.600    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_1
    ILOGIC_X1Y118        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     7.406 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.370     7.776    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     9.207 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.283     9.490    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y118        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_iddr_rxd/C

Slack:                    inf
  Source:                 eth_rxd[3]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.294ns  (logic 2.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.300ns
  Clock Path Skew:        3.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 9.491 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  1.300     5.300    
    E21                                               0.000     5.300 r  eth_rxd[3] (IN)
                         net (fo=0)                   0.000     5.300    eth_rxd[3]
    E21                  IBUF (Prop_ibuf_I_O)         1.479     6.779 r  eth_rxd_IBUF[3]_inst/O
                         net (fo=2, routed)           0.000     6.779    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[3]
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.594 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     7.594    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_3
    ILOGIC_X1Y116        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     7.406 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.370     7.776    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     9.207 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.284     9.491    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y116        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_iddr_rxd/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxd[3]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 7.333 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    E21                                               0.000    -0.300 r  eth_rxd[3] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[3]
    E21                  IBUF (Prop_ibuf_I_O)         0.247    -0.053 r  eth_rxd_IBUF[3]_inst/O
                         net (fo=2, routed)           0.000    -0.053    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[3]
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.190 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.190    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_3
    ILOGIC_X1Y116        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     6.432 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.280     6.712    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     7.228 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.105     7.333    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y116        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[3].u_iddr_rxd/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.496ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 7.333 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    D22                                               0.000    -0.300 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[1]
    D22                  IBUF (Prop_ibuf_I_O)         0.253    -0.047 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=2, routed)           0.000    -0.047    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[1]
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.196 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.196    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_1
    ILOGIC_X1Y118        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     6.432 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.280     6.712    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     7.228 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.105     7.333    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y118        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[1].u_iddr_rxd/C

Slack:                    inf
  Source:                 eth_rxd[2]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.497ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 7.333 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    D21                                               0.000    -0.300 r  eth_rxd[2] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[2]
    D21                  IBUF (Prop_ibuf_I_O)         0.254    -0.046 r  eth_rxd_IBUF[2]_inst/O
                         net (fo=2, routed)           0.000    -0.046    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[2]
    IDELAY_X1Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.197 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.197    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_2
    ILOGIC_X1Y115        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     6.432 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.280     6.712    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     7.228 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.105     7.333    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y115        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[2].u_iddr_rxd/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.503ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 7.333 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    C22                                               0.000    -0.300 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[0]
    C22                  IBUF (Prop_ibuf_I_O)         0.260    -0.040 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=2, routed)           0.000    -0.040    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd[0]
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.203 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.203    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxd_delay_0
    ILOGIC_X1Y117        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     6.432 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.280     6.712    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     7.228 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.105     7.333    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y117        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rxdata_bus[0].u_iddr_rxd/C

Slack:                    inf
  Source:                 eth_rx_ctl
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_iddr_rx_ctl/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.514ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 7.336 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    B21                                               0.000    -0.300 r  eth_rx_ctl (IN)
                         net (fo=0)                   0.000    -0.300    eth_rx_ctl
    B21                  IBUF (Prop_ibuf_I_O)         0.271    -0.029 r  eth_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           0.000    -0.029    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rx_ctl
    IDELAY_X1Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.214 r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_delay_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.214    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rx_ctl_delay
    ILOGIC_X1Y114        IDDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_iddr_rx_ctl/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     6.432 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.280     6.712    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     7.228 f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/BUFIO_inst/O
                         net (fo=5, routed)           0.108     7.336    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/rgmii_rxc_bufio
    ILOGIC_X1Y114        IDDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/u_iddr_rx_ctl/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.260ns (27.514%)  route 0.685ns (72.486%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.332 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    C22                                               0.000    -0.300 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[0]
    C22                  IBUF (Prop_ibuf_I_O)         0.260    -0.040 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=2, routed)           0.685     0.645    system_i/gmii2rgmii_0/inst/rgmii_rxd[0]
    SLICE_X99Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.964     4.332    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y106        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][0]/C

Slack:                    inf
  Source:                 eth_rxd[3]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.247ns (24.350%)  route 0.768ns (75.650%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.331 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    E21                                               0.000    -0.300 r  eth_rxd[3] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[3]
    E21                  IBUF (Prop_ibuf_I_O)         0.247    -0.053 r  eth_rxd_IBUF[3]_inst/O
                         net (fo=2, routed)           0.768     0.715    system_i/gmii2rgmii_0/inst/rgmii_rxd[3]
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.963     4.331    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][3]/C

Slack:                    inf
  Source:                 eth_rx_ctl
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.271ns (26.448%)  route 0.754ns (73.552%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.331 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    B21                                               0.000    -0.300 r  eth_rx_ctl (IN)
                         net (fo=0)                   0.000    -0.300    eth_rx_ctl
    B21                  IBUF (Prop_ibuf_I_O)         0.271    -0.029 r  eth_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           0.754     0.725    system_i/gmii2rgmii_0/inst/rgmii_rx_ctl
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.963     4.331    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rx_ctl_d_reg[0]/C

Slack:                    inf
  Source:                 eth_rxd[2]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.254ns (23.768%)  route 0.814ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.331 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    D21                                               0.000    -0.300 r  eth_rxd[2] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[2]
    D21                  IBUF (Prop_ibuf_I_O)         0.254    -0.046 r  eth_rxd_IBUF[2]_inst/O
                         net (fo=2, routed)           0.814     0.767    system_i/gmii2rgmii_0/inst/rgmii_rxd[2]
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.963     4.331    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X96Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][2]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port clocked by eth_rxc_v  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.253ns (21.536%)  route 0.920ns (78.464%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.300ns
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.332 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc_v rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.300    -0.300    
    D22                                               0.000    -0.300 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000    -0.300    eth_rxd[1]
    D22                  IBUF (Prop_ibuf_I_O)         0.253    -0.047 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=2, routed)           0.920     0.873    system_i/gmii2rgmii_0/inst/rgmii_rxd[1]
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     2.432 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     3.339    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.368 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.964     4.332    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X99Y104        FDCE                                         r  system_i/gmii2rgmii_0/inst/rgmii_rxd_d_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  eth_txc_v

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[1]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.487ns  (logic 3.486ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns = ( 12.169 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     7.476 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     9.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    10.099 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         2.069    12.169    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y132        ODDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y132        ODDR (Prop_oddr_C_Q)         0.472    12.641 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/Q
                         net (fo=1, routed)           0.001    12.642    eth_txd_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.014    15.655 r  eth_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.655    eth_txd[1]
    A16                                                               r  eth_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[0]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.485ns  (logic 3.484ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns = ( 12.169 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     7.476 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     9.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    10.099 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         2.069    12.169    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y131        ODDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y131        ODDR (Prop_oddr_C_Q)         0.472    12.641 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/Q
                         net (fo=1, routed)           0.001    12.642    eth_txd_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.012    15.654 r  eth_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.654    eth_txd[0]
    A17                                                               r  eth_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[2]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -6.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.172ns = ( 12.172 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     7.476 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     9.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    10.099 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         2.072    12.172    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y133        ODDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y133        ODDR (Prop_oddr_C_Q)         0.472    12.644 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/Q
                         net (fo=1, routed)           0.001    12.645    eth_txd_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         3.006    15.651 r  eth_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.651    eth_txd[2]
    B17                                                               r  eth_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[3]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.478ns  (logic 3.477ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -6.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.172ns = ( 12.172 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     7.476 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     9.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    10.099 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         2.072    12.172    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y134        ODDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472    12.644 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/Q
                         net (fo=1, routed)           0.001    12.645    eth_txd_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.005    15.650 r  eth_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.650    eth_txd[3]
    B16                                                               r  eth_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_tx_ctl
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.474ns  (logic 3.473ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -6.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.165ns = ( 12.165 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     7.476 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     9.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    10.099 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         2.065    12.165    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y130        ODDR                                         f  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.472    12.637 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/Q
                         net (fo=1, routed)           0.001    12.638    eth_tx_ctl_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.001    15.639 r  eth_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    15.639    eth_tx_ctl
    A18                                                               r  eth_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_tx_ctl
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.335ns  (logic 1.334ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        -1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.815ns = ( 3.815 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.703     3.815    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y130        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.177     3.992 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/u_oddr_tx_ctl/Q
                         net (fo=1, routed)           0.001     3.993    eth_tx_ctl_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.157     5.150 r  eth_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     5.150    eth_tx_ctl
    A18                                                               r  eth_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[3]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.339ns  (logic 1.338ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.819ns = ( 3.819 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.707     3.819    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y134        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     3.996 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[3].u_oddr_tx/Q
                         net (fo=1, routed)           0.001     3.997    eth_txd_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.161     5.158 r  eth_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.158    eth_txd[3]
    B16                                                               r  eth_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[2]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.340ns  (logic 1.339ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.819ns = ( 3.819 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.707     3.819    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y133        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y133        ODDR (Prop_oddr_C_Q)         0.177     3.996 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[2].u_oddr_tx/Q
                         net (fo=1, routed)           0.001     3.997    eth_txd_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         1.162     5.159 r  eth_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.159    eth_txd[2]
    B17                                                               r  eth_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[0]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.346ns  (logic 1.345ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        -1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.817ns = ( 3.817 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.705     3.817    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y131        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y131        ODDR (Prop_oddr_C_Q)         0.177     3.994 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[0].u_oddr_tx/Q
                         net (fo=1, routed)           0.001     3.995    eth_txd_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.168     5.163 r  eth_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.163    eth_txd[0]
    A17                                                               r  eth_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txd[1]
                            (output port clocked by eth_txc_v  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.347ns  (logic 1.346ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        -1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.817ns = ( 3.817 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.705     3.817    system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/CLK
    OLOGIC_X1Y132        ODDR                                         r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y132        ODDR (Prop_oddr_C_Q)         0.177     3.994 r  system_i/gmii2rgmii_0/inst/u_rgmii_tx_1000m/txdata_bus[1].u_oddr_tx/Q
                         net (fo=1, routed)           0.001     3.995    eth_txd_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.169     5.164 r  eth_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.164    eth_txd[1]
    A16                                                               r  eth_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RGMII_1_rxc
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.676%)  route 0.447ns (46.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.824     5.580    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X2Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.098 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.447     6.546    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.651     6.787    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.171     3.655    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.756 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.828     5.584    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X2Y34          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     6.102 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.307     6.410    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.652     6.788    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.619     1.560    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X2Y34          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.112     1.836    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_1_rxc rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  RGMII_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.663     0.915    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.941 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.616     1.557    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X2Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.164     1.885    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.887     3.032    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_2

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 0.608ns (22.865%)  route 2.051ns (77.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.763ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          1.345     4.928    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.152     5.080 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.706     5.786    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    OLOGIC_X0Y28         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.628     6.763    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y28         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.580ns (22.112%)  route 2.043ns (77.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.763ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          1.345     4.928    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.124     5.052 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.698     5.750    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y27         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.628     6.763    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y27         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.608ns  (logic 0.602ns (23.086%)  route 2.006ns (76.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.767ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          1.353     4.936    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.146     5.082 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.653     5.735    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y32         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.632     6.767    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y32         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.594%)  route 1.878ns (76.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.767ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          1.353     4.936    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.525     5.585    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y31         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.632     6.767    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y31         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.471%)  route 0.794ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.783ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.794     4.432    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.647     6.783    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.471%)  route 0.794ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.783ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.794     4.432    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.647     6.783    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.471%)  route 0.794ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.783ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.794     4.432    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.647     6.783    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.471%)  route 0.794ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.783ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.794     4.432    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.647     6.783    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.471%)  route 0.794ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.783ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.794     4.432    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.647     6.783    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.164ns  (logic 0.580ns (49.846%)  route 0.584ns (50.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X1Y36          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     3.583 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.584     4.167    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     4.291 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     4.291    system_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.652     6.788    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.258%)  route 0.208ns (52.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.621     0.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X1Y36          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.098 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.208     1.305    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.350 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.350    system_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.190ns (47.789%)  route 0.208ns (52.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.621     0.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X1Y36          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.098 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.208     1.305    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.049     1.354 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.354    system_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X2Y33          FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.471%)  route 0.298ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.298     1.416    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.883     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.471%)  route 0.298ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.298     1.416    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.883     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.471%)  route 0.298ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.298     1.416    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.883     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.471%)  route 0.298ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.298     1.416    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.883     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.471%)  route 0.298ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.298     1.416    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X1Y28          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.883     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X1Y28          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.211%)  route 0.734ns (79.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.622     0.958    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          0.517     1.615    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.045     1.660 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.217     1.878    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y31         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.884     3.029    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y31         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.185ns (19.021%)  route 0.788ns (80.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.622     0.958    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          0.517     1.615    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.044     1.659 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.271     1.930    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y32         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.884     3.029    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y32         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.361%)  route 0.827ns (81.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.622     0.958    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=10, routed)          0.515     1.613    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.045     1.658 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.312     1.971    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y27         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.881     3.026    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y27         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_2

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.358%)  route 0.624ns (54.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.830     7.499    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     8.017 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.624     8.641    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.652     6.788    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.126%)  route 0.605ns (53.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.829     7.498    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     8.016 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.605     8.621    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.651     6.787    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.830     7.499    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     7.977 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.544     8.521    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.652     6.788    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.829     7.498    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     7.976 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.544     8.520    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.651     6.787    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.130%)  route 0.495ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.830     7.499    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     7.977 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.495     8.472    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.652     6.788    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.130%)  route 0.495ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.829     7.498    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     7.976 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.495     8.471    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.651     6.787    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.830     7.499    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     7.977 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.359    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.652     6.788    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.829     7.498    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     7.976 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.358    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.651     6.787    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.830     7.499    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     8.017 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.652     6.788    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     3.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.829     7.498    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     8.016 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.206    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.651     6.787    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.619     2.399    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     2.563 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.619    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.887     3.032    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.620     2.400    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     2.564 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.620    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.619     2.399    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.148     2.547 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.887     3.032    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.620     2.400    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148     2.548 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.667    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.619     2.399    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.148     2.547 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     2.719    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.887     3.032    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.620     2.400    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148     2.548 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     2.720    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.619     2.399    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.148     2.547 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.178     2.725    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.887     3.032    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.620     2.400    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148     2.548 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.178     2.726    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.619     2.399    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     2.563 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.201     2.764    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.887     3.032    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X2Y32          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.729%)  route 0.229ns (58.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.620     2.400    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     2.564 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.229     2.793    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.888     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X2Y33          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_3

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.518ns (31.822%)  route 1.110ns (68.178%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 8.778 - 2.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          1.110     4.748    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     3.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     3.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     4.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     7.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642     8.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.518ns (31.822%)  route 1.110ns (68.178%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 8.778 - 2.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          1.110     4.748    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     3.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     3.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     4.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     7.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642     8.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.518ns (31.822%)  route 1.110ns (68.178%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 8.778 - 2.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          1.110     4.748    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     3.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     3.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     4.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     7.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642     8.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.518ns (31.822%)  route 1.110ns (68.178%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 8.778 - 2.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          1.110     4.748    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     3.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     3.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     4.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     7.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642     8.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.518ns (31.822%)  route 1.110ns (68.178%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 8.778 - 2.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.826     3.120    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     3.638 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          1.110     4.748    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     3.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     3.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     4.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     7.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.135 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.642     8.778    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.895%)  route 0.446ns (73.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.446     1.563    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.895%)  route 0.446ns (73.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.446     1.563    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.895%)  route 0.446ns (73.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.446     1.563    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.895%)  route 0.446ns (73.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.446     1.563    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4/C

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/PRE
                            (removal check against rising-edge clock i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.895%)  route 0.446ns (73.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 5.024 - 2.000 ) 
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X4Y31          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.118 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=10, routed)          0.446     1.563    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_in
    SLICE_X1Y24          FDPE                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     2.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     3.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     4.145 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.879     5.024    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/clk
    SLICE_X1Y24          FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_4  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.456ns (14.293%)  route 2.734ns (85.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           2.734     6.317    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_4 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    12.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    13.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    15.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m_90
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_4  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.141ns (9.796%)  route 1.298ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.622     0.958    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           1.298     2.397    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_4 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    10.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    10.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945    11.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053    11.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    12.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m_90
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_5

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_5  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.456ns (14.293%)  route 2.734ns (85.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           2.734     6.317    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_5 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.012     5.044    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_5  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.141ns (9.796%)  route 1.298ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.622     0.958    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           1.298     2.397    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_5 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.752     2.116    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_6

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_6  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 0.456ns (15.312%)  route 2.522ns (84.688%))
  Logic Levels:           0  
  Clock Path Skew:        2.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           2.522     6.105    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_6 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770     2.949    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.032 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.960     3.992    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     4.910 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           1.145     6.055    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_6  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.141ns (10.397%)  route 1.215ns (89.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.622     0.958    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           1.215     2.314    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_6 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945     1.311    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.364 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.402     1.766    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           0.508     2.705    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m
    BUFGCTRL_X0Y25       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_7

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_7  {rise@62.500ns fall@262.500ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 0.456ns (13.492%)  route 2.924ns (86.508%))
  Logic Levels:           0  
  Clock Path Skew:        2.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns = ( 68.555 - 62.500 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.833     3.127    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.583 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           2.924     6.507    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_7 rise edge)
                                                     62.500    62.500 r  
    PS7_X0Y0             PS7                          0.000    62.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    63.588    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    63.679 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.770    65.449    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.532 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.960    66.492    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk_10_90
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    67.410 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_90_div_buf/O
                         net (fo=1, routed)           1.145    68.555    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_90
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_system_gmii_to_rgmii_0_0_clocking_n_7  {rise@62.500ns fall@262.500ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.141ns (9.401%)  route 1.359ns (90.599%))
  Logic Levels:           0  
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 65.205 - 62.500 ) 
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.622     0.958    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X5Y37          FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=6, routed)           1.359     2.457    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_7 rise edge)
                                                     62.500    62.500 r  
    PS7_X0Y0             PS7                          0.000    62.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    62.837    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    62.866 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.945    63.811    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    63.864 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402    64.266    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk_10_90
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    64.697 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_90_div_buf/O
                         net (fo=1, routed)           0.508    65.205    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_90
    BUFGCTRL_X0Y27       BUFGCTRL                                     r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m_90/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m_90d_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_25m_90d_clk_wiz_1'  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            eth_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 3.227ns (31.356%)  route 7.065ns (68.644%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.356ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_90d_clk_wiz_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y31       BUFG                         0.000    30.000 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.762    31.762    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    28.047 f  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    29.902    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_25m_90d_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    30.003 f  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           2.496    32.499    system_i/gmii2rgmii_0/inst/clk_25m_90d
    SLICE_X102Y110       LUT4 (Prop_lut4_I0_O)        0.124    32.623 f  system_i/gmii2rgmii_0/inst/rgmii_txc__0/O
                         net (fo=1, routed)           2.714    35.337    eth_txc_OBUF
    A19                  OBUF (Prop_obuf_I_O)         3.002    38.339 f  eth_txc_OBUF_inst/O
                         net (fo=0)                   0.000    38.339    eth_txc
    A19                                                               f  eth_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_25m_90d_clk_wiz_1'  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            eth_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.449ns  (logic 1.229ns (35.635%)  route 2.220ns (64.365%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.356ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_90d_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.580    10.580    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     9.458 r  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     9.976    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_25m_90d_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.002 r  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856    10.858    system_i/gmii2rgmii_0/inst/clk_25m_90d
    SLICE_X102Y110       LUT4 (Prop_lut4_I0_O)        0.045    10.903 r  system_i/gmii2rgmii_0/inst/rgmii_txc__0/O
                         net (fo=1, routed)           0.846    11.749    eth_txc_OBUF
    A19                  OBUF (Prop_obuf_I_O)         1.158    12.907 r  eth_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.907    eth_txc
    A19                                                               r  eth_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.394ns  (logic 3.965ns (42.207%)  route 5.429ns (57.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.699     2.993    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           5.429     8.878    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.509    12.387 r  eth_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000    12.387    eth_rst_n
    H17                                                               r  eth_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 4.032ns (54.819%)  route 3.323ns (45.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/Q
                         net (fo=1, routed)           3.323     7.110    lopt_1
    F16                  OBUF (Prop_obuf_I_O)         3.514    10.623 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.623    led[0]
    F16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.012ns (55.894%)  route 3.166ns (44.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X104Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/Q
                         net (fo=1, routed)           3.166     6.953    lopt_2
    E16                  OBUF (Prop_obuf_I_O)         3.494    10.446 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.446    led[1]
    E16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 3.644ns (50.784%)  route 3.532ns (49.216%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.975     3.269    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]/Q
                         net (fo=19, routed)          0.818     4.605    system_i/gmii2rgmii_0/inst/phy_speed[1]
    SLICE_X102Y110       LUT4 (Prop_lut4_I2_O)        0.124     4.729 r  system_i/gmii2rgmii_0/inst/rgmii_txc__0/O
                         net (fo=1, routed)           2.714     7.443    eth_txc_OBUF
    A19                  OBUF (Prop_obuf_I_O)         3.002    10.445 r  eth_txc_OBUF_inst/O
                         net (fo=0)                   0.000    10.445    eth_txc
    A19                                                               r  eth_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.367ns (57.614%)  route 1.006ns (42.386%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]/Q
                         net (fo=19, routed)          0.160     1.348    system_i/gmii2rgmii_0/inst/phy_speed[0]
    SLICE_X102Y110       LUT4 (Prop_lut4_I1_O)        0.045     1.393 r  system_i/gmii2rgmii_0/inst/rgmii_txc__0/O
                         net (fo=1, routed)           0.846     2.239    eth_txc_OBUF
    A19                  OBUF (Prop_obuf_I_O)         1.158     3.397 r  eth_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.397    eth_txc
    A19                                                               r  eth_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.359ns (56.633%)  route 1.041ns (43.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X104Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][1]_lopt_replica/Q
                         net (fo=1, routed)           1.041     2.229    lopt_2
    E16                  OBUF (Prop_obuf_I_O)         1.195     3.424 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.424    led[1]
    E16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.379ns (55.537%)  route 1.104ns (44.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.688     1.024    system_i/mdio_rw_test_0/inst/sys_clk
    SLICE_X102Y110       FDCE                                         r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.164     1.188 r  system_i/mdio_rw_test_0/inst/phy_speed_delay_reg[2][0]_lopt_replica/Q
                         net (fo=1, routed)           1.104     2.292    lopt_1
    F16                  OBUF (Prop_obuf_I_O)         1.215     3.506 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.506    led[0]
    F16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.351ns (38.744%)  route 2.136ns (61.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.568     0.904    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X55Y69         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           2.136     3.181    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.210     4.391 r  eth_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.391    eth_rst_n
    H17                                                               r  eth_rst_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.034ns  (logic 0.101ns (3.329%)  route 2.933ns (96.671%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.693    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.794 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.740     5.534    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/idelay_clk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   f  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.817ns  (logic 0.101ns (3.585%)  route 2.716ns (96.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.693    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.794 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.523     5.317    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking_n_1
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.861ns  (logic 0.026ns (3.021%)  route 0.835ns (96.979%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.525     0.861    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking_n_1
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.026ns (2.725%)  route 0.928ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.618     0.954    system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/idelay_clk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   r  system_i/gmii2rgmii_0/inst/u_rgmii_rx_1000m/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     3.693    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.794 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     5.774    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.862 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     5.876    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.063    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.715ns  (logic 0.101ns (2.719%)  route 3.614ns (97.281%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y31       BUFG                         0.000    20.000 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         1.762    21.762    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.715    18.047 f  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.855    19.902    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.003 f  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.759    21.762    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.026ns (2.318%)  route 1.095ns (97.682%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.580     0.580    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.122    -0.542 r  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.518    -0.024    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.578     0.580    system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxc
                            (clock source 'eth_rxc'  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.076ns  (logic 4.704ns (38.948%)  route 7.373ns (61.052%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    6.000     6.000 f  
    B19                                               0.000     6.000 f  eth_rxc (IN)
                         net (fo=0)                   0.000     6.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     7.476 f  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.522     9.998    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    10.099 f  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         2.137    12.236    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X102Y110       LUT4 (Prop_lut4_I3_O)        0.124    12.360 f  system_i/gmii2rgmii_0/inst/rgmii_txc__0/O
                         net (fo=1, routed)           2.714    15.074    eth_txc_OBUF
    A19                  OBUF (Prop_obuf_I_O)         3.002    18.076 f  eth_txc_OBUF_inst/O
                         net (fo=0)                   0.000    18.076    eth_txc
    A19                                                               f  eth_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxc
                            (clock source 'eth_rxc'  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.908ns  (logic 1.473ns (37.700%)  route 2.435ns (62.300%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    2.000     2.000 r  
    B19                                               0.000     2.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     2.000    eth_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     3.086    system_i/gmii2rgmii_0/inst/rgmii_rxc
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.112 r  system_i/gmii2rgmii_0/inst/BUFG_inst/O
                         net (fo=607, routed)         0.747     3.859    system_i/gmii2rgmii_0/inst/gmii_rx_clk
    SLICE_X102Y110       LUT4 (Prop_lut4_I3_O)        0.045     3.904 r  system_i/gmii2rgmii_0/inst/rgmii_txc__0/O
                         net (fo=1, routed)           0.846     4.750    eth_txc_OBUF
    A19                  OBUF (Prop_obuf_I_O)         1.158     5.908 r  eth_txc_OBUF_inst/O
                         net (fo=0)                   0.000     5.908    eth_txc
    A19                                                               r  eth_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.539ns  (logic 3.538ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     5.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     5.294 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     7.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.852    11.521    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y32         ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y32         ODDR (Prop_oddr_C_Q)         0.472    11.993 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.994    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    AB10                 OBUF (Prop_obuf_I_O)         3.066    15.060 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.060    RGMII_1_td[1]
    AB10                                                              r  RGMII_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.513ns  (logic 3.512ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     5.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     5.294 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     7.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.852    11.521    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y31         ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         ODDR (Prop_oddr_C_Q)         0.472    11.993 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.994    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    AB9                  OBUF (Prop_obuf_I_O)         3.040    15.034 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.034    RGMII_1_td[0]
    AB9                                                               r  RGMII_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.518ns  (logic 3.517ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     5.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     5.294 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     7.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.846    11.515    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y28         ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.472    11.987 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.988    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    AA9                  OBUF (Prop_obuf_I_O)         3.045    15.034 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.034    RGMII_1_td[3]
    AA9                                                               r  RGMII_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.514ns  (logic 3.513ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     5.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     5.294 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     7.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.846    11.515    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y27         ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.472    11.987 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.988    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    AA8                  OBUF (Prop_obuf_I_O)         3.041    15.029 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.029    RGMII_1_td[2]
    AA8                                                               r  RGMII_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.498ns  (logic 3.497ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     5.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     5.294 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     7.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          1.846    11.515    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y22         ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         ODDR (Prop_oddr_C_Q)         0.472    11.987 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.988    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    AA7                  OBUF (Prop_obuf_I_O)         3.025    15.013 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.013    RGMII_1_tx_ctl
    AA7                                                               r  RGMII_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.358ns  (logic 1.357ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.609     2.389    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         ODDR (Prop_oddr_C_Q)         0.177     2.566 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     2.567    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    AA7                  OBUF (Prop_obuf_I_O)         1.180     3.747 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     3.747    RGMII_1_tx_ctl
    AA7                                                               r  RGMII_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 1.373ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.609     2.389    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y27         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     2.566 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.567    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    AA8                  OBUF (Prop_obuf_I_O)         1.196     3.763 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.763    RGMII_1_td[2]
    AA8                                                               r  RGMII_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 1.372ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.612     2.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y31         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         ODDR (Prop_oddr_C_Q)         0.177     2.569 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.570    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    AB9                  OBUF (Prop_obuf_I_O)         1.195     3.766 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.766    RGMII_1_td[0]
    AB9                                                               r  RGMII_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.379ns  (logic 1.378ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.609     2.389    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y28         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.177     2.566 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.567    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    AA9                  OBUF (Prop_obuf_I_O)         1.201     3.768 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.768    RGMII_1_td[3]
    AA9                                                               r  RGMII_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_1_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 1.398ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     1.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=46, routed)          0.612     2.392    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y32         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y32         ODDR (Prop_oddr_C_Q)         0.177     2.569 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.570    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    AB10                 OBUF (Prop_obuf_I_O)         1.221     3.791 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.791    RGMII_1_td[1]
    AB10                                                              r  RGMII_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_system_gmii_to_rgmii_0_0_clocking_n_3
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/C
                            (falling edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            RGMII_1_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.491ns  (logic 3.490ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 fall edge)
                                                      6.000     6.000 f  
    PS7_X0Y0             PS7                          0.000     6.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     7.294 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         1.980     9.274    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.362 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    11.568    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    11.669 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           1.846    13.515    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk_90
    OLOGIC_X0Y21         ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y21         ODDR (Prop_oddr_C_Q)         0.472    13.987 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    13.988    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    AA6                  OBUF (Prop_obuf_I_O)         3.018    17.006 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    17.006    RGMII_1_txc
    AA6                                                               r  RGMII_1_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/C
                            (rising edge-triggered cell ODDR clocked by i_system_gmii_to_rgmii_0_0_clocking_n_3  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            RGMII_1_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.351ns  (logic 1.350ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     2.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=208, routed)         0.672     3.008    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     3.058 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     3.754    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_90
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.780 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_90_clk/O
                         net (fo=7, routed)           0.609     4.389    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk_90
    OLOGIC_X0Y21         ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y21         ODDR (Prop_oddr_C_Q)         0.177     4.566 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc_90.gen_rgmii_txc_90_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     4.567    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    AA6                  OBUF (Prop_obuf_I_O)         1.173     5.740 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.740    RGMII_1_txc
    AA6                                                               r  RGMII_1_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            eth_mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.989ns (61.703%)  route 2.476ns (38.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          2.049     7.558    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y117       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDCE (Prop_fdce_C_Q)         0.456     8.014 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_reg/Q
                         net (fo=1, routed)           2.476    10.490    eth_mdc_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.533    14.022 r  eth_mdc_OBUF_inst/O
                         net (fo=0)                   0.000    14.022    eth_mdc
    C15                                                               r  eth_mdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_dir_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            eth_mdio
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.427ns  (logic 4.008ns (62.355%)  route 2.419ns (37.645%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.631     2.925    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.518     3.443 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.965     5.408    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.509 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          2.051     7.560    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDPE (Prop_fdpe_C_Q)         0.456     8.016 f  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_dir_reg/Q
                         net (fo=2, routed)           2.419    10.436    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/T
    B15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.552    13.987 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.987    eth_mdio
    B15                                                               r  eth_mdio (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_dir_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            eth_mdio
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 0.965ns (50.644%)  route 0.940ns (49.356%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.715     2.568    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDPE (Prop_fdpe_C_Q)         0.141     2.709 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/mdio_dir_reg/Q
                         net (fo=2, routed)           0.940     3.649    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.473 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.473    eth_mdio
    B15                                                               r  eth_mdio (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            eth_mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.374ns (67.145%)  route 0.672ns (32.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.547     0.883    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.780     1.827    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.853 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.713     2.566    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X106Y117       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDCE (Prop_fdce_C_Q)         0.141     2.707 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdc_reg/Q
                         net (fo=1, routed)           0.672     3.379    eth_mdc_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.233     4.613 r  eth_mdc_OBUF_inst/O
                         net (fo=0)                   0.000     4.613    eth_mdc
    C15                                                               r  eth_mdc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.065ns  (logic 1.605ns (39.492%)  route 2.460ns (60.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           2.460     3.941    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X105Y115       LUT6 (Prop_lut6_I0_O)        0.124     4.065 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_i_1/O
                         net (fo=1, routed)           0.000     4.065    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_i_1_n_0
    SLICE_X105Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459     2.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418     3.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680     4.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.780     6.607    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X105Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/C

Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 1.605ns (43.295%)  route 2.103ns (56.705%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           2.103     3.584    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X107Y115       LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[5]_i_1/O
                         net (fo=1, routed)           0.000     3.708    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[5]_i_1_n_0
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459     2.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418     3.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680     4.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854     6.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/C

Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.703ns  (logic 1.605ns (43.353%)  route 2.098ns (56.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           2.098     3.579    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X107Y115       LUT6 (Prop_lut6_I0_O)        0.124     3.703 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     3.703    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[4]_i_1_n_0
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459     2.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418     3.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680     4.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854     6.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/C

Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.605ns (48.618%)  route 1.697ns (51.382%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           1.697     3.178    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X107Y115       LUT6 (Prop_lut6_I0_O)        0.124     3.302 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[2]_i_1/O
                         net (fo=1, routed)           0.000     3.302    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[2]_i_1_n_0
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          1.459     2.638    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.418     3.056 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           1.680     4.736    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.827 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          1.854     6.681    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.294ns (28.964%)  route 0.722ns (71.036%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           0.722     0.971    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X107Y115       LUT6 (Prop_lut6_I0_O)        0.045     1.016 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[2]_i_1/O
                         net (fo=1, routed)           0.000     1.016    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[2]_i_1_n_0
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.987     3.297    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[2]/C

Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.294ns (25.479%)  route 0.861ns (74.521%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           0.861     1.110    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X107Y115       LUT6 (Prop_lut6_I0_O)        0.045     1.155 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     1.155    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[4]_i_1_n_0
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.987     3.297    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[4]/C

Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.294ns (25.457%)  route 0.862ns (74.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           0.862     1.111    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X107Y115       LUT6 (Prop_lut6_I0_O)        0.045     1.156 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[5]_i_1/O
                         net (fo=1, routed)           0.000     1.156    system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t[5]_i_1_n_0
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.987     3.297    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X107Y115       FDCE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/rd_data_t_reg[5]/C

Slack:                    inf
  Source:                 eth_mdio
                            (input port)
  Destination:            system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.294ns (21.944%)  route 1.047ns (78.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  eth_mdio (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  system_i/mdio_rw_test_0/eth_mdio_IOBUF_inst/IBUF/O
                         net (fo=4, routed)           1.047     1.296    system_i/mdio_rw_test_0/inst/u_mdio_dri/eth_mdio_IBUF
    SLICE_X105Y115       LUT6 (Prop_lut6_I0_O)        0.045     1.341 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_i_1/O
                         net (fo=1, routed)           0.000     1.341    system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_i_1_n_0
    SLICE_X105Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42, routed)          0.813     1.179    system_i/mdio_rw_test_0/inst/u_mdio_dri/sys_clk
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.204     1.383 r  system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.898     2.281    system_i/mdio_rw_test_0/inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  system_i/mdio_rw_test_0/eth_mdc_reg_i_2/O
                         net (fo=65, routed)          0.961     3.271    system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk
    SLICE_X105Y115       FDPE                                         r  system_i/mdio_rw_test_0/inst/u_mdio_dri/op_rd_ack_reg/C





