Source Block: hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@151:166@HdlStmProcess
  end
end

assign sync = s_axis_sample_data[3:0] == 'h00 && data_counter == 'h3;

always @(posedge clk) begin
  if (processing_resetn == 1'b0) begin
    synced <= ~sample_has_stat;
  end else begin
    if (s_axis_sample_valid == 1'b1 && sync == 1'b1) begin
      synced <= 1'b1;
    end
  end
end

endmodule

Diff Content:
- 156 always @(posedge clk) begin
- 157   if (processing_resetn == 1'b0) begin
- 158     synced <= ~sample_has_stat;
- 159   end else begin
- 160     if (s_axis_sample_valid == 1'b1 && sync == 1'b1) begin
- 161       synced <= 1'b1;
- 164 end
+ 161   always @(posedge clk) begin
+ 161     if (processing_resetn == 1'b0) begin
+ 161       synced <= ~sample_has_stat;
+ 161     end else begin
+ 161       if (s_axis_sample_valid == 1'b1 && sync == 1'b1) begin
+ 161         synced <= 1'b1;
+ 161       end

Clone Blocks:
