INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NYU/course/22Fall/AHD/HW/code/HW3/HW3.srcs/sim_1/new/test_CounterB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CounterB
