<?xml version="1.0" encoding="utf-8"?>
<component name="encoder_inc" version="1.0">
	<description>
    VHDL for HEDS5540 optical encoders
	</description>

    <generics>
        <generic name="id" public="true" value="5" match="\d+" destination="both" type="natural" />
    </generics>

	<hdl_files>
    <hdl_file filename="hdl/top_encoder_inc.vhd" scope="all" istop="1" />
    <hdl_file filename="hdl/encoder_inc_debouncer.vhd" scope="all" istop="0" />
    <hdl_file filename="hdl/encoder_inc_reader.vhd" scope="all" istop="0" />
    <hdl_file filename="hdl/encoder_inc_wbs.vhd" scope="all" istop="0" />
	</hdl_files>

	<interfaces>

		<interface name="clock" class="CLK_RST">
			<ports>
				<port name="wbs_clk_i" type="CLK" size="1" dir="in"/>
				<port name="wbs_rst_i" type="RST" size="1" dir="in"/>
			</ports>
		</interface>

    <interface name="swb8" class="SLAVE" bus="wishbone8" clockandreset="clock">
			<ports>
				<port name="wbs_adr_i" type="ADR" size="6" dir="in"/>
<!--				<port name="wbs_dat_i" type="DAT_I" size="8" dir="in"/>-->
				<port name="wbs_dat_o" type="DAT_O" size="8" dir="out"/>
				<port name="wbs_we_i" type="WE" size="1" dir="in"/>
				<port name="wbs_stb_i" type="STB" size="1" dir="in"/>
        <port name="wbs_cyc_i" type="CYC" size="1" dir="in"/>
				<port name="wbs_ack_o" type="ACK" size="1" dir="out"/>
			</ports>
		</interface>

    <interface name="channels">
        <ports>
            <port name="ch_a_i" type="EXPORT" size="1" dir="in"/>
            <port name="ch_b_i" type="EXPORT" size="1" dir="in"/>
        </ports>
		</interface>
	</interfaces>

</component>
