###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Thu May 25 00:35:01 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              394                    0
PCI_CLK/func_worst_mode          1              394                    0
PCI_CLK/test_best_mode           1              394                    0
PCI_CLK/test_worst_mode          1              394                    0
SDRAM_CLK/func_best_mode         1             2860                   34
SDRAM_CLK/func_worst_mode        1             2860                   34
SDRAM_CLK/test_best_mode         1             2860                   34
SDRAM_CLK/test_worst_mode        1             2860                   34
SYS_2x_CLK/func_best_mode        1             1928                    0
SYS_2x_CLK/func_worst_mode       1             1928                    0
SYS_2x_CLK/test_best_mode        1             1928                    0
SYS_2x_CLK/test_worst_mode       1             1928                    0
SYS_CLK/func_best_mode           1             1724                    0
SYS_CLK/func_worst_mode          1             1724                    0
SYS_CLK/test_best_mode           1             1724                    0
SYS_CLK/test_worst_mode          1             1724                    0
ate_clk/test_best_mode           1             5162                   34
ate_clk/test_worst_mode          1             5162                   34
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.720     1.063     1.049        0.048       ignored                  -         0.344              -
                            PCI_CLK/func_worst_mode           -        0.720     1.063     1.049        0.048       ignored                  -         0.344              -
                            PCI_CLK/test_best_mode            -        0.720     1.063     1.049        0.048       ignored                  -         0.344              -
                            PCI_CLK/test_worst_mode           -        0.720     1.063     1.049        0.048       ignored                  -         0.344              -
                            SDRAM_CLK/func_best_mode          -        0.861     1.300     1.249        0.062       ignored                  -         0.440              -
                            SDRAM_CLK/func_worst_mode         -        0.861     1.300     1.249        0.062       ignored                  -         0.440              -
                            SDRAM_CLK/test_best_mode          -        0.861     1.300     1.249        0.062       ignored                  -         0.440              -
                            SDRAM_CLK/test_worst_mode         -        0.861     1.300     1.249        0.062       ignored                  -         0.440              -
                            SYS_2x_CLK/func_best_mode         -        1.291     1.735     1.686        0.089       ignored                  -         0.444              -
                            SYS_2x_CLK/func_worst_mode        -        1.291     1.735     1.686        0.089       ignored                  -         0.444              -
                            SYS_2x_CLK/test_best_mode         -        1.291     1.735     1.686        0.089       ignored                  -         0.444              -
                            SYS_2x_CLK/test_worst_mode        -        1.291     1.735     1.686        0.089       ignored                  -         0.444              -
                            SYS_CLK/func_best_mode            -        0.964     1.408     1.384        0.050       ignored                  -         0.444              -
                            SYS_CLK/func_worst_mode           -        0.964     1.408     1.384        0.050       ignored                  -         0.444              -
                            SYS_CLK/test_best_mode            -        0.964     1.408     1.384        0.050       ignored                  -         0.444              -
                            SYS_CLK/test_worst_mode           -        0.964     1.408     1.384        0.050       ignored                  -         0.444              -
                            ate_clk/test_best_mode            -        0.968     1.425     1.288        0.099       ignored                  -         0.457              -
                            ate_clk/test_worst_mode           -        0.968     1.425     1.288        0.099       ignored                  -         0.457              -
worst_corner:setup.late     PCI_CLK/func_best_mode        none         0.737     1.093     1.078        0.052       auto computed        0.488         0.356    100% {0.737, 1.093}
                            PCI_CLK/func_worst_mode       none         0.737     1.093     1.078        0.052       auto computed        0.488         0.356    100% {0.737, 1.093}
                            PCI_CLK/test_best_mode        none         0.737     1.093     1.078        0.052       auto computed        0.488         0.356    100% {0.737, 1.093}
                            PCI_CLK/test_worst_mode       none         0.737     1.093     1.078        0.052       auto computed        0.488         0.356    100% {0.737, 1.093}
                            SDRAM_CLK/func_best_mode      none         0.865     1.333     1.281        0.064       auto computed        0.488         0.468    100% {0.865, 1.333}
                            SDRAM_CLK/func_worst_mode     none         0.865     1.333     1.281        0.064       auto computed        0.488         0.468    100% {0.865, 1.333}
                            SDRAM_CLK/test_best_mode      none         0.865     1.333     1.281        0.064       auto computed        0.488         0.468    100% {0.865, 1.333}
                            SDRAM_CLK/test_worst_mode     none         0.865     1.333     1.281        0.064       auto computed        0.488         0.468    100% {0.865, 1.333}
                            SYS_2x_CLK/func_best_mode     none         1.307     1.772     1.724        0.087       auto computed        0.488         0.466    100% {1.307, 1.772}
                            SYS_2x_CLK/func_worst_mode    none         1.307     1.772     1.724        0.087       auto computed        0.488         0.466    100% {1.307, 1.772}
                            SYS_2x_CLK/test_best_mode     none         1.307     1.772     1.724        0.087       auto computed        0.488         0.466    100% {1.307, 1.772}
                            SYS_2x_CLK/test_worst_mode    none         1.307     1.772     1.724        0.087       auto computed        0.488         0.466    100% {1.307, 1.772}
                            SYS_CLK/func_best_mode        none         0.972     1.438     1.412        0.053       auto computed        0.488         0.466    100% {0.972, 1.438}
                            SYS_CLK/func_worst_mode       none         0.972     1.438     1.412        0.053       auto computed        0.488         0.466    100% {0.972, 1.438}
                            SYS_CLK/test_best_mode        none         0.972     1.438     1.412        0.053       auto computed        0.488         0.466    100% {0.972, 1.438}
                            SYS_CLK/test_worst_mode       none         0.972     1.438     1.412        0.053       auto computed        0.488         0.466    100% {0.972, 1.438}
                            ate_clk/test_best_mode        none         0.987     1.452     1.319        0.096       auto computed        0.488         0.466    100% {0.987, 1.452}
                            ate_clk/test_worst_mode       none         0.987     1.452     1.319        0.096       auto computed        0.488         0.466    100% {0.987, 1.452}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.136     0.202     0.196        0.007       ignored                  -         0.066              -
                            PCI_CLK/func_worst_mode           -        0.136     0.202     0.196        0.007       ignored                  -         0.066              -
                            PCI_CLK/test_best_mode            -        0.136     0.202     0.196        0.007       ignored                  -         0.066              -
                            PCI_CLK/test_worst_mode           -        0.136     0.202     0.196        0.007       ignored                  -         0.066              -
                            SDRAM_CLK/func_best_mode          -        0.178     0.246     0.230        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/func_worst_mode         -        0.178     0.246     0.230        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/test_best_mode          -        0.178     0.246     0.230        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/test_worst_mode         -        0.178     0.246     0.230        0.008       ignored                  -         0.067              -
                            SYS_2x_CLK/func_best_mode         -        0.214     0.339     0.324        0.012       ignored                  -         0.126              -
                            SYS_2x_CLK/func_worst_mode        -        0.214     0.339     0.324        0.012       ignored                  -         0.126              -
                            SYS_2x_CLK/test_best_mode         -        0.214     0.339     0.324        0.012       ignored                  -         0.126              -
                            SYS_2x_CLK/test_worst_mode        -        0.214     0.339     0.324        0.012       ignored                  -         0.126              -
                            SYS_CLK/func_best_mode            -        0.200     0.277     0.268        0.009       ignored                  -         0.076              -
                            SYS_CLK/func_worst_mode           -        0.200     0.277     0.268        0.009       ignored                  -         0.076              -
                            SYS_CLK/test_best_mode            -        0.200     0.277     0.268        0.009       ignored                  -         0.076              -
                            SYS_CLK/test_worst_mode           -        0.200     0.277     0.268        0.009       ignored                  -         0.076              -
                            ate_clk/test_best_mode            -        0.170     0.316     0.240        0.023       ignored                  -         0.146              -
                            ate_clk/test_worst_mode           -        0.170     0.316     0.240        0.023       ignored                  -         0.146              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.138     0.208     0.200        0.008       ignored                  -         0.070              -
                            PCI_CLK/func_worst_mode           -        0.138     0.208     0.200        0.008       ignored                  -         0.070              -
                            PCI_CLK/test_best_mode            -        0.138     0.208     0.200        0.008       ignored                  -         0.070              -
                            PCI_CLK/test_worst_mode           -        0.138     0.208     0.200        0.008       ignored                  -         0.070              -
                            SDRAM_CLK/func_best_mode          -        0.180     0.252     0.234        0.008       ignored                  -         0.071              -
                            SDRAM_CLK/func_worst_mode         -        0.180     0.252     0.234        0.008       ignored                  -         0.071              -
                            SDRAM_CLK/test_best_mode          -        0.180     0.252     0.234        0.008       ignored                  -         0.071              -
                            SDRAM_CLK/test_worst_mode         -        0.180     0.252     0.234        0.008       ignored                  -         0.071              -
                            SYS_2x_CLK/func_best_mode         -        0.216     0.344     0.329        0.013       ignored                  -         0.128              -
                            SYS_2x_CLK/func_worst_mode        -        0.216     0.344     0.329        0.013       ignored                  -         0.128              -
                            SYS_2x_CLK/test_best_mode         -        0.216     0.344     0.329        0.013       ignored                  -         0.128              -
                            SYS_2x_CLK/test_worst_mode        -        0.216     0.344     0.329        0.013       ignored                  -         0.128              -
                            SYS_CLK/func_best_mode            -        0.202     0.281     0.271        0.010       ignored                  -         0.079              -
                            SYS_CLK/func_worst_mode           -        0.202     0.281     0.271        0.010       ignored                  -         0.079              -
                            SYS_CLK/test_best_mode            -        0.202     0.281     0.271        0.010       ignored                  -         0.079              -
                            SYS_CLK/test_worst_mode           -        0.202     0.281     0.271        0.010       ignored                  -         0.079              -
                            ate_clk/test_best_mode            -        0.172     0.319     0.244        0.023       ignored                  -         0.148              -
                            ate_clk/test_worst_mode           -        0.172     0.319     0.244        0.023       ignored                  -         0.148              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.720       -       1.063       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.720       -       1.063       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.720       -       1.063       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.720       -       1.063       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      0.861       -       1.300       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.861       -       1.300       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.861       -       1.300       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.861       -       1.300       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     1.291       -       1.735       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/func_worst_mode    1.291       -       1.735       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_best_mode     1.291       -       1.735       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_worst_mode    1.291       -       1.735       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_best_mode        0.964       -       1.408       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_worst_mode       0.964       -       1.408       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_best_mode        0.964       -       1.408       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_worst_mode       0.964       -       1.408       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_best_mode        0.968       -       1.425       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_worst_mode       0.968       -       1.425       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_BLENDER_1/R_638/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.737       -       1.093       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.737       -       1.093       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.737       -       1.093       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.737       -       1.093       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      0.865       -       1.333       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.865       -       1.333       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.865       -       1.333       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.865       -       1.333       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     1.307       -       1.772       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/func_worst_mode    1.307       -       1.772       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_best_mode     1.307       -       1.772       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_worst_mode    1.307       -       1.772       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_best_mode        0.972       -       1.438       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_worst_mode       0.972       -       1.438       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_best_mode        0.972       -       1.438       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_worst_mode       0.972       -       1.438       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_best_mode        0.987       -       1.452       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_worst_mode       0.987       -       1.452       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_BLENDER_1/R_638/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.136       -       0.202       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/func_worst_mode       0.136       -       0.202       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_best_mode        0.136       -       0.202       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_worst_mode       0.136       -       0.202       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            SDRAM_CLK/func_best_mode      0.178       -       0.246       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.178       -       0.246       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.178       -       0.246       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.178       -       0.246       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     0.214       -       0.339       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.214       -       0.339       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_best_mode     0.214       -       0.339       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.214       -       0.339       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_CLK/func_best_mode        0.200       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_626/CLK
                            SYS_CLK/func_worst_mode       0.200       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_626/CLK
                            SYS_CLK/test_best_mode        0.200       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_626/CLK
                            SYS_CLK/test_worst_mode       0.200       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_626/CLK
                            ate_clk/test_best_mode        0.170       -       0.316       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.170       -       0.316       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
best_corner:hold.late       PCI_CLK/func_best_mode        0.138       -       0.208       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/func_worst_mode       0.138       -       0.208       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_best_mode        0.138       -       0.208       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_worst_mode       0.138       -       0.208       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            SDRAM_CLK/func_best_mode      0.180       -       0.252       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.180       -       0.252       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.180       -       0.252       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.180       -       0.252       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     0.216       -       0.344       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.216       -       0.344       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_best_mode     0.216       -       0.344       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.216       -       0.344       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_CLK/func_best_mode        0.202       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_632/CLK
                            SYS_CLK/func_worst_mode       0.202       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_632/CLK
                            SYS_CLK/test_best_mode        0.202       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_632/CLK
                            SYS_CLK/test_worst_mode       0.202       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_632/CLK
                            ate_clk/test_best_mode        0.172       -       0.319       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.172       -       0.319       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
----------------------------------------------------------------------------------------------

