<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='239' type='bool llvm::MCInstrDesc::hasOptionalDef() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='237'>/// Set if this instruction has an optional definition, e.g.
  /// ARM instructions which can set condition code if &apos;s&apos; bit is set.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='971' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1409' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3076' u='c' c='_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3086' u='c' c='_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9348' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='806' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='817' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='825' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='898' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='909' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='926' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='931' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
