Pattern Analysis and Regeneration                                     Apr 2015
                                                                     by koreal

# preconditions (modify carefully!)

pattern_set.cpp 78: 	pin Q ID of SDFF is 0
						pin QN ID of SDFF is 1
						pin SI ID of SDFF is 2
						pin D ID of SDFF is 0

verify.cpp				all ff name are capital

all wires and power grid nodes are translate by following rule:

small case only
erase every '\\'
change every '/' to '_'

