# Wed Sep 29 12:58:15 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: J:\LiberoSoC\SynplifyPro
OS: Windows 6.2

Hostname: LUS210

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 129MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 165MB peak: 165MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

Encoding state machine MemorySyncState[0:5] (in view: work.MemorySynchronizer(arch))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0000100 -> 000100
   0001000 -> 001000
   0010000 -> 010000
   0100000 -> 100000
Encoding state machine APBState[0:2] (in view: work.MemorySynchronizer(arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\timestamp.vhd":46:8:46:9|Found counter in view:work.MemorySynchronizer(arch) instance TimeStampGen.counter[31:0] 
@N: MF179 :|Found 32 by 32 bit equality operator ('==') un120_in_enable (in view: work.MemorySynchronizer(arch))
@N: MF179 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":400:28:400:60|Found 32 by 32 bit equality operator ('==') un112_in_enable (in view: work.MemorySynchronizer(arch))
Encoding state machine component_state[0:5] (in view: work.STAMP(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\stamp.vhd":203:8:203:9|Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] 
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\stamp.vhd":203:8:203:9|Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] 
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] 
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance count[31:0] 
@W: MO161 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[3] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[2] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[1] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[0] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 192MB peak: 192MB)

Auto Dissolve of spi (inst of view:work.spi_master(logic))

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 214MB peak: 214MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 227MB peak: 252MB)

@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_1.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_2.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_3.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_4.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_5.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_6.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 229MB peak: 252MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 235MB peak: 252MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 235MB peak: 252MB)


Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 235MB peak: 252MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 282MB peak: 282MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -5.76ns		5111 /      2752
   2		0h:00m:11s		    -5.76ns		5005 /      2752
   3		0h:00m:11s		    -5.30ns		5005 /      2752
   4		0h:00m:12s		    -5.30ns		5005 /      2752
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[1] (in view: work.sb(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[0] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[2] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[3] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[4] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[5] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[6] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[7] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[8] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[9] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[10] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[11] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[12] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[13] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[14] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[15] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[16] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[17] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[18] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[19] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[20] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[21] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[22] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":523:24:523:37|Replicating instance MemorySynchronizer_0.stamp1shadowreg159_0_a2 (in view: work.sb(rtl)) with 62 loads 3 times to improve timing.
Timing driven replication report
Added 23 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:14s		    -5.23ns		5064 /      2775


   6		0h:00m:14s		    -5.12ns		5063 /      2775
   7		0h:00m:14s		    -5.00ns		5063 /      2775
@N: FP130 |Promoting Net AND2_0_Y_arst on CLKINT  MemorySynchronizer_0.un120_in_enable_0_I_1_1633 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 286MB peak: 286MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 286MB peak: 288MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
63 gated/generated clock tree(s) driving 2900 clock pin(s) of sequential element(s)
0 instances converted, 2900 sequential instances remain driven by gated/generated clocks

============================================================================================= Gated/Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                           Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       sb_sb_0.CCC_0.CCC_INST                                    CCC                    2838       sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST        No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0002       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_33     CFG2                   1          MemorySynchronizer_0.un1_nreset_45_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_47     CFG2                   1          MemorySynchronizer_0.un1_nreset_25_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_32     CFG2                   1          MemorySynchronizer_0.un1_nreset_26_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_61     CFG2                   1          MemorySynchronizer_0.un1_nreset_1_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_36     CFG2                   1          MemorySynchronizer_0.un1_nreset_23_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_58     CFG2                   1          MemorySynchronizer_0.un1_nreset_28_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_37     CFG2                   1          MemorySynchronizer_0.un1_nreset_62_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_35     CFG2                   1          MemorySynchronizer_0.un1_nreset_7_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_34     CFG2                   1          MemorySynchronizer_0.un1_nreset_42_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_42     CFG2                   1          MemorySynchronizer_0.un1_nreset_20_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       MemorySynchronizer_0.k_1_1.N_178_i                        CFG2                   1          MemorySynchronizer_0.un1_nreset_40_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_40     CFG2                   1          MemorySynchronizer_0.un1_nreset_39_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_39     CFG2                   1          MemorySynchronizer_0.un1_nreset_38_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       MemorySynchronizer_0.un61_in_enable_1.N_215_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_27_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0016       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_60     CFG2                   1          MemorySynchronizer_0.un1_nreset_44_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0017       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_44     CFG2                   1          MemorySynchronizer_0.un1_nreset_6_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0018       MemorySynchronizer_0.un1_ResyncTimerValueReg_43           CFG2                   1          MemorySynchronizer_0.un1_nreset_60_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0019       MemorySynchronizer_0.un1_ResyncTimerValueReg_56           CFG2                   1          MemorySynchronizer_0.un1_nreset_41_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0020       MemorySynchronizer_0.un61_in_enable_1.N_165_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_58_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0021       MemorySynchronizer_0.k_1_1.N_168_i                        CFG2                   1          MemorySynchronizer_0.un1_nreset_57_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0022       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_53     CFG2                   1          MemorySynchronizer_0.un1_nreset_56_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0023       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_52     CFG2                   1          MemorySynchronizer_0.un1_nreset_55_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0024       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_51     CFG2                   1          MemorySynchronizer_0.un1_nreset_54_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0025       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_50     CFG2                   1          MemorySynchronizer_0.un1_nreset_53_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0026       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_49     CFG2                   1          MemorySynchronizer_0.un1_nreset_52_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0027       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_45     CFG2                   1          MemorySynchronizer_0.un1_nreset_51_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0028       MemorySynchronizer_0.k_1_1.N_2384_i                       CFG2                   1          MemorySynchronizer_0.un1_nreset_4_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0029       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_59     CFG2                   1          MemorySynchronizer_0.un1_nreset_24_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0030       MemorySynchronizer_0.un1_ResetTimerValueReg_34            CFG2                   1          MemorySynchronizer_0.un1_nreset_8_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0031       MemorySynchronizer_0.k_1_1.un1_ResyncTimerValueReg_57     CFG2                   1          MemorySynchronizer_0.un1_nreset_59_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0032       MemorySynchronizer_0.un61_in_enable_1.N_194_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_2_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0033       MemorySynchronizer_0.un61_in_enable_1.N_175_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_3_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0034       MemorySynchronizer_0.k_1_1.un1_ResetTimerValueReg_33      CFG2                   1          MemorySynchronizer_0.un1_nreset_21_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0035       MemorySynchronizer_0.ResetTimerValueReg_RNIMJ83[16]       CFG2                   1          MemorySynchronizer_0.un1_nreset_47_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0036       MemorySynchronizer_0.k_1_1.un1_ResetTimerValueReg_41      CFG2                   1          MemorySynchronizer_0.un1_nreset_19_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0037       MemorySynchronizer_0.ResetTimerValueReg_RNIOL83[18]       CFG2                   1          MemorySynchronizer_0.un1_nreset_18_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0038       MemorySynchronizer_0.ResetTimerValueReg_RNIPM83[19]       CFG2                   1          MemorySynchronizer_0.un1_nreset_17_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0039       MemorySynchronizer_0.un1_ResetTimerValueReg_38            CFG2                   1          MemorySynchronizer_0.un1_nreset_16_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0040       MemorySynchronizer_0.un1_ResetTimerValueReg_37            CFG2                   1          MemorySynchronizer_0.un1_nreset_15_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0041       MemorySynchronizer_0.un61_in_enable_1.N_2388_i            CFG2                   1          MemorySynchronizer_0.un1_nreset_14_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0042       MemorySynchronizer_0.un1_ResetTimerValueReg_35            CFG2                   1          MemorySynchronizer_0.un1_nreset_13_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0043       MemorySynchronizer_0.ResetTimerValueReg_RNILJ93[24]       CFG2                   1          MemorySynchronizer_0.un1_nreset_12_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0044       MemorySynchronizer_0.un1_ResetTimerValueReg_59            CFG2                   1          MemorySynchronizer_0.un1_nreset_32_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0045       MemorySynchronizer_0.un1_ResetTimerValueReg_46            CFG2                   1          MemorySynchronizer_0.un1_nreset_31_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0046       MemorySynchronizer_0.k_1_1.un1_ResetTimerValueReg_61      CFG2                   1          MemorySynchronizer_0.un1_nreset_30_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0047       MemorySynchronizer_0.ResetTimerValueReg_RNIPN93[28]       CFG2                   1          MemorySynchronizer_0.un1_nreset_22_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0048       MemorySynchronizer_0.un1_ResetTimerValueReg_47            CFG2                   1          MemorySynchronizer_0.un1_nreset_10_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0049       MemorySynchronizer_0.un1_ResetTimerValueReg_52            CFG2                   1          MemorySynchronizer_0.un1_nreset_37_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0050       MemorySynchronizer_0.un61_in_enable_1.N_181_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_36_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0051       MemorySynchronizer_0.un61_in_enable_1.N_184_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_35_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0052       MemorySynchronizer_0.un61_in_enable_1.N_187_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_34_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0053       MemorySynchronizer_0.un1_ResetTimerValueReg_60            CFG2                   1          MemorySynchronizer_0.un1_nreset_33_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0054       MemorySynchronizer_0.k_1_1.un1_ResetTimerValueReg_32      CFG2                   1          MemorySynchronizer_0.un1_nreset_50_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0055       MemorySynchronizer_0.un1_ResetTimerValueReg_58            CFG2                   1          MemorySynchronizer_0.un1_nreset_49_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0056       MemorySynchronizer_0.un1_ResetTimerValueReg_56            CFG2                   1          MemorySynchronizer_0.un1_nreset_48_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0057       MemorySynchronizer_0.un61_in_enable_1.N_196_i             CFG2                   1          MemorySynchronizer_0.un1_nreset_61_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0058       MemorySynchronizer_0.un1_ResetTimerValueReg_43            CFG2                   1          MemorySynchronizer_0.un1_nreset_46_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0059       MemorySynchronizer_0.un1_ResetTimerValueReg_55            CFG2                   1          MemorySynchronizer_0.un1_nreset_43_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0060       MemorySynchronizer_0.un1_ResetTimerValueReg_54            CFG2                   1          MemorySynchronizer_0.un1_nreset_5_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0061       MemorySynchronizer_0.k_1_1.un1_ResetTimerValueReg_53      CFG2                   1          MemorySynchronizer_0.un1_nreset_9_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0062       MemorySynchronizer_0.un1_ResetTimerValueReg_31            CFG2                   1          MemorySynchronizer_0.un1_nreset_11_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0063       MemorySynchronizer_0.un1_ResetTimerValueReg_57            CFG2                   1          MemorySynchronizer_0.un1_nreset_29_rs     No gated clock conversion method for cell cell:ACG4.SLE    
===================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 237MB peak: 288MB)

Writing Analyst data base C:\Users\jl\source\repos\hermess\hermess-MicroController\synthesis\synwork\sb_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 280MB peak: 288MB)

Writing Verilog Simulation files
@N: BW110 :|Renaming port spi_master_5 due to collision with Verilog/ System Verilog reserved word 
    config[31:3] --> config_Z[31:3]
@N: BW110 :|Renaming port spi_master_5_0 due to collision with Verilog/ System Verilog reserved word 
    config[31:3] --> config_Z[31:3]
@N: BW110 :|Renaming port spi_master_5_1 due to collision with Verilog/ System Verilog reserved word 
    config[31:3] --> config_Z[31:3]
@N: BW110 :|Renaming port spi_master_5_2 due to collision with Verilog/ System Verilog reserved word 
    config[31:3] --> config_Z[31:3]
@N: BW110 :|Renaming port spi_master_5_3 due to collision with Verilog/ System Verilog reserved word 
    config[31:3] --> config_Z[31:3]
@N: BW110 :|Renaming port spi_master_5_4 due to collision with Verilog/ System Verilog reserved word 
    config[31:3] --> config_Z[31:3]
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 281MB peak: 288MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 276MB peak: 288MB)

@W: MT246 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\component\work\sb_sb\ccc_0\sb_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net sb_sb_0.CCC_0.GL0_net.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Sep 29 12:58:34 2021
#


Top view:               sb
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\jl\source\repos\hermess\hermess-MicroController\designer\sb\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.397

                                            Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     74.6 MHz      10.000        13.397        -3.397     inferred     Inferred_clkgroup_0
System                                      100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   System                                   |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
System                                   sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -2.185  |  No paths    -      |  No paths    -      |  No paths    -    
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -3.397  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sb_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                                     Arrival           
Instance                                                Reference                                   Type        Pin               Net                                Time        Slack 
                                                        Clock                                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[8]     sb_sb_0_STAMP_PADDR[8]             3.983       -3.397
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[9]     sb_sb_0_STAMP_PADDR[9]             3.771       -2.874
MemorySynchronizer_0.waitingtimercounter[4]             sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                 waitingtimercounterrs[4]           0.108       -2.139
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]     sb_sb_0_STAMP_PADDR[5]             3.695       -2.095
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]     sb_sb_0_STAMP_PADDR[4]             3.594       -2.071
MemorySynchronizer_0.waitingtimercounter[8]             sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                 waitingtimercounterrs[8]           0.108       -2.071
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                 un1_ResyncTimerValueReg_60_set     0.108       -2.062
MemorySynchronizer_0.waitingtimercounter[5]             sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                 waitingtimercounterrs[5]           0.108       -2.045
MemorySynchronizer_0.waitingtimercounter[12]            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                 waitingtimercounterrs[12]          0.108       -2.032
MemorySynchronizer_0.N_165_i_set                        sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                 N_165_i_set                        0.108       -1.994
=======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                   Required           
Instance                                        Reference                                   Type     Pin     Net                           Time         Slack 
                                                Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.waitingtimercounter[0]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[0]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[1]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[1]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[2]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[2]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[3]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[3]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[4]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[4]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[5]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[5]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[6]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[6]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[7]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[7]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[8]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[8]     9.745        -3.397
MemorySynchronizer_0.waitingtimercounter[9]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       waitingtimercounter_10[9]     9.745        -3.397
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.397

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[0] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            404       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.058     -            10        
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        D                 In      -         7.934 f      -         
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        Y                 Out     0.288     8.222 f      -         
stamp1shadowreg160                                          Net         -                 -       1.299     -            33        
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        A                 In      -         9.521 f      -         
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        Y                 Out     0.087     9.608 f      -         
WaitingTimerValueReg_1_sqmuxa                               Net         -                 -       1.702     -            120       
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        A                 In      -         11.310 f     -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        Y                 Out     0.100     11.410 r     -         
waitingtimercounter_3_sqmuxa_0                              Net         -                 -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv[0]           CFG4        C                 In      -         12.690 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv[0]           CFG4        Y                 Out     0.203     12.893 r     -         
waitingtimercounter_10[0]                                   Net         -                 -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[0]                 SLE         D                 In      -         13.142 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 13.397 is 5.243(39.1%) logic and 8.155(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.397

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[3] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            404       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.058     -            10        
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        D                 In      -         7.934 f      -         
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        Y                 Out     0.288     8.222 f      -         
stamp1shadowreg160                                          Net         -                 -       1.299     -            33        
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        A                 In      -         9.521 f      -         
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        Y                 Out     0.087     9.608 f      -         
WaitingTimerValueReg_1_sqmuxa                               Net         -                 -       1.702     -            120       
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        A                 In      -         11.310 f     -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        Y                 Out     0.100     11.410 r     -         
waitingtimercounter_3_sqmuxa_0                              Net         -                 -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0[3]         CFG4        C                 In      -         12.690 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0[3]         CFG4        Y                 Out     0.203     12.893 r     -         
waitingtimercounter_10[3]                                   Net         -                 -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[3]                 SLE         D                 In      -         13.142 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 13.397 is 5.243(39.1%) logic and 8.155(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.397

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[4] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            404       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.058     -            10        
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        D                 In      -         7.934 f      -         
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        Y                 Out     0.288     8.222 f      -         
stamp1shadowreg160                                          Net         -                 -       1.299     -            33        
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        A                 In      -         9.521 f      -         
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        Y                 Out     0.087     9.608 f      -         
WaitingTimerValueReg_1_sqmuxa                               Net         -                 -       1.702     -            120       
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        A                 In      -         11.310 f     -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        Y                 Out     0.100     11.410 r     -         
waitingtimercounter_3_sqmuxa_0                              Net         -                 -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv[4]           CFG4        C                 In      -         12.690 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv[4]           CFG4        Y                 Out     0.203     12.893 r     -         
waitingtimercounter_10[4]                                   Net         -                 -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[4]                 SLE         D                 In      -         13.142 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 13.397 is 5.243(39.1%) logic and 8.155(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.397

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[5] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            404       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.058     -            10        
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        D                 In      -         7.934 f      -         
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        Y                 Out     0.288     8.222 f      -         
stamp1shadowreg160                                          Net         -                 -       1.299     -            33        
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        A                 In      -         9.521 f      -         
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        Y                 Out     0.087     9.608 f      -         
WaitingTimerValueReg_1_sqmuxa                               Net         -                 -       1.702     -            120       
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        A                 In      -         11.310 f     -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        Y                 Out     0.100     11.410 r     -         
waitingtimercounter_3_sqmuxa_0                              Net         -                 -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv[5]           CFG4        C                 In      -         12.690 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv[5]           CFG4        Y                 Out     0.203     12.893 r     -         
waitingtimercounter_10[5]                                   Net         -                 -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[5]                 SLE         D                 In      -         13.142 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 13.397 is 5.243(39.1%) logic and 8.155(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.397

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[1] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            404       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.058     -            10        
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        D                 In      -         7.934 f      -         
MemorySynchronizer_0.stamp1shadowreg160_0_a2                CFG4        Y                 Out     0.288     8.222 f      -         
stamp1shadowreg160                                          Net         -                 -       1.299     -            33        
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        A                 In      -         9.521 f      -         
MemorySynchronizer_0.WaitingTimerValueReg_1_sqmuxa_0_a2     CFG2        Y                 Out     0.087     9.608 f      -         
WaitingTimerValueReg_1_sqmuxa                               Net         -                 -       1.702     -            120       
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        A                 In      -         11.310 f     -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0         CFG2        Y                 Out     0.100     11.410 r     -         
waitingtimercounter_3_sqmuxa_0                              Net         -                 -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0[1]         CFG4        C                 In      -         12.690 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0[1]         CFG4        Y                 Out     0.203     12.893 r     -         
waitingtimercounter_10[1]                                   Net         -                 -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[1]                 SLE         D                 In      -         13.142 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 13.397 is 5.243(39.1%) logic and 8.155(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                            Arrival           
Instance                                  Reference     Type     Pin     Net                  Time        Slack 
                                          Clock                                                                 
----------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_44_rs     System        SLE      Q       un1_nreset_44_rs     0.108       -2.185
MemorySynchronizer_0.un1_nreset_58_rs     System        SLE      Q       un1_nreset_58_rs     0.108       -2.116
MemorySynchronizer_0.un1_nreset_6_rs      System        SLE      Q       un1_nreset_6_rs      0.108       -2.090
MemorySynchronizer_0.un1_nreset_54_rs     System        SLE      Q       un1_nreset_54_rs     0.108       -2.078
MemorySynchronizer_0.un1_nreset_57_rs     System        SLE      Q       un1_nreset_57_rs     0.108       -2.022
MemorySynchronizer_0.un1_nreset_60_rs     System        SLE      Q       un1_nreset_60_rs     0.108       -2.016
MemorySynchronizer_0.un1_nreset_3_rs      System        SLE      Q       un1_nreset_3_rs      0.108       -1.990
MemorySynchronizer_0.un1_nreset_53_rs     System        SLE      Q       un1_nreset_53_rs     0.108       -1.983
MemorySynchronizer_0.un1_nreset_41_rs     System        SLE      Q       un1_nreset_41_rs     0.108       -1.967
MemorySynchronizer_0.un1_nreset_59_rs     System        SLE      Q       un1_nreset_59_rs     0.087       -1.956
================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                              Required           
Instance                                     Reference     Type     Pin     Net                                    Time         Slack 
                                             Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.Stamp5ShadowReg1[0]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[1]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[2]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[3]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[4]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[5]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[6]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[7]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[8]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
MemorySynchronizer_0.Stamp5ShadowReg1[9]     System        SLE      EN      stamp1shadowreg153_0_a2_RNIGU0JLP2     9.662        -2.185
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.185

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_44_rs / Q
    Ending point:                            MemorySynchronizer_0.Stamp5ShadowReg1[0] / EN
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin      Pin               Arrival      No. of    
Name                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_44_rs                              SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_44_rs                                                   Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[4]                                             Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_a2_19                                            Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_a2_28                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                            Net      -        -       0.815     -            4         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                     Net      -        -       1.400     -            43        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     C        In      -         7.268 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     Y        Out     0.203     7.471 r      -         
un211_in_enable_i                                                  Net      -        -       1.390     -            42        
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     C        In      -         8.861 r      -         
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     Y        Out     0.203     9.064 r      -         
un1_in_enable_2_0_o2_1_RNIMV0R                                     Net      -        -       1.102     -            11        
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     D        In      -         10.166 r     -         
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     Y        Out     0.326     10.492 f     -         
stamp1shadowreg153_0_a2_RNIGU0JLP2                                 Net      -        -       1.355     -            32        
MemorySynchronizer_0.Stamp5ShadowReg1[0]                           SLE      EN       In      -         11.847 f     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 12.185 is 3.531(29.0%) logic and 8.653(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.185

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_44_rs / Q
    Ending point:                            MemorySynchronizer_0.Stamp5ShadowReg2[0] / EN
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin      Pin               Arrival      No. of    
Name                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_44_rs                              SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_44_rs                                                   Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[4]                                             Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_a2_19                                            Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_a2_28                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                            Net      -        -       0.815     -            4         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                     Net      -        -       1.400     -            43        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     C        In      -         7.268 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     Y        Out     0.203     7.471 r      -         
un211_in_enable_i                                                  Net      -        -       1.390     -            42        
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     C        In      -         8.861 r      -         
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     Y        Out     0.203     9.064 r      -         
un1_in_enable_2_0_o2_1_RNIMV0R                                     Net      -        -       1.102     -            11        
MemorySynchronizer_0.stamp1shadowreg154_0_a2_RNIH3BTLP2            CFG4     D        In      -         10.166 r     -         
MemorySynchronizer_0.stamp1shadowreg154_0_a2_RNIH3BTLP2            CFG4     Y        Out     0.326     10.492 f     -         
Stamp5ShadowReg2_0_sqmuxa_i                                        Net      -        -       1.355     -            32        
MemorySynchronizer_0.Stamp5ShadowReg2[0]                           SLE      EN       In      -         11.847 f     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 12.185 is 3.531(29.0%) logic and 8.653(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.185

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_44_rs / Q
    Ending point:                            MemorySynchronizer_0.Stamp5ShadowReg1[12] / EN
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin      Pin               Arrival      No. of    
Name                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_44_rs                              SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_44_rs                                                   Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[4]                                             Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_a2_19                                            Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_a2_28                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                            Net      -        -       0.815     -            4         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                     Net      -        -       1.400     -            43        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     C        In      -         7.268 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     Y        Out     0.203     7.471 r      -         
un211_in_enable_i                                                  Net      -        -       1.390     -            42        
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     C        In      -         8.861 r      -         
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     Y        Out     0.203     9.064 r      -         
un1_in_enable_2_0_o2_1_RNIMV0R                                     Net      -        -       1.102     -            11        
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     D        In      -         10.166 r     -         
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     Y        Out     0.326     10.492 f     -         
stamp1shadowreg153_0_a2_RNIGU0JLP2                                 Net      -        -       1.355     -            32        
MemorySynchronizer_0.Stamp5ShadowReg1[12]                          SLE      EN       In      -         11.847 f     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 12.185 is 3.531(29.0%) logic and 8.653(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.185

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_44_rs / Q
    Ending point:                            MemorySynchronizer_0.Stamp5ShadowReg1[11] / EN
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin      Pin               Arrival      No. of    
Name                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_44_rs                              SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_44_rs                                                   Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[4]                                             Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_a2_19                                            Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_a2_28                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                            Net      -        -       0.815     -            4         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                     Net      -        -       1.400     -            43        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     C        In      -         7.268 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     Y        Out     0.203     7.471 r      -         
un211_in_enable_i                                                  Net      -        -       1.390     -            42        
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     C        In      -         8.861 r      -         
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     Y        Out     0.203     9.064 r      -         
un1_in_enable_2_0_o2_1_RNIMV0R                                     Net      -        -       1.102     -            11        
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     D        In      -         10.166 r     -         
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     Y        Out     0.326     10.492 f     -         
stamp1shadowreg153_0_a2_RNIGU0JLP2                                 Net      -        -       1.355     -            32        
MemorySynchronizer_0.Stamp5ShadowReg1[11]                          SLE      EN       In      -         11.847 f     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 12.185 is 3.531(29.0%) logic and 8.653(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.185

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_44_rs / Q
    Ending point:                            MemorySynchronizer_0.Stamp5ShadowReg1[10] / EN
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin      Pin               Arrival      No. of    
Name                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_44_rs                              SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_44_rs                                                   Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_60_set_RNIEL5P        CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[4]                                             Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_19                       CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_a2_19                                            Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_28                       CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_a2_28                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEM9L61             ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6LOCD2             ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVFF2K3             ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIA6GPQ4             ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIGM3I16             ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI7RKM87             ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEB6RF8             ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIP8BFM9             ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHEFDTA             ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIC4UN4C             ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                      Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI4OCFBD             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR5I1IE             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIHDEUOF             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI6F1MVG             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3EU76I             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQVNCJ             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVO2IJK             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIVPTJQL             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR4FH1N             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIRTM18O             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIEPPJEP             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNID151LQ             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI36N0SR             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI3DPI2T             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIV4769U             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI94VRFV             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNI2AEAM01            ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNINV80T11            ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNISQO8331            ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIR994A41            ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                     Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_a2_27_RNIPD4QG51            ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                            Net      -        -       0.815     -            4         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI4AF1IP2[30]           ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                     Net      -        -       1.400     -            43        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     C        In      -         7.268 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_o2_d_0     CFG4     Y        Out     0.203     7.471 r      -         
un211_in_enable_i                                                  Net      -        -       1.390     -            42        
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     C        In      -         8.861 r      -         
MemorySynchronizer_0.k_1_1.un1_in_enable_2_0_o2_1_RNIMV0R          CFG3     Y        Out     0.203     9.064 r      -         
un1_in_enable_2_0_o2_1_RNIMV0R                                     Net      -        -       1.102     -            11        
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     D        In      -         10.166 r     -         
MemorySynchronizer_0.stamp1shadowreg153_0_a2_RNIGU0JLP2            CFG4     Y        Out     0.326     10.492 f     -         
stamp1shadowreg153_0_a2_RNIGU0JLP2                                 Net      -        -       1.355     -            32        
MemorySynchronizer_0.Stamp5ShadowReg1[10]                          SLE      EN       In      -         11.847 f     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 12.185 is 3.531(29.0%) logic and 8.653(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 276MB peak: 288MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 276MB peak: 288MB)

---------------------------------------
Resource Usage Report for sb 

Mapping to part: m2s010vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           101 uses
CFG2           579 uses
CFG3           1335 uses
CFG4           1682 uses

Carry cells:
ARI1            823 uses - used for arithmetic functions
ARI1            66 uses - used for Wide-Mux implementation
Total ARI1      889 uses


Sequential Cells: 
SLE            2899 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 73
I/O primitives: 72
INBUF          31 uses
OUTBUF         35 uses
TRIBUFF        6 uses


Global Clock Buffers: 2

Total LUTs:    4586

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2899 + 0 + 0 + 0 = 2899;
Total number of LUTs after P&R:  4586 + 0 + 0 + 0 = 4586;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 100MB peak: 288MB)

Process took 0h:00m:19s realtime, 0h:00m:19s cputime
# Wed Sep 29 12:58:34 2021

###########################################################]
