INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/my_adder_ip/my_adder_ip.srcs/sim_1/new/my_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_adder_tb
