INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/OneDrive/Desktop/my git/Glitch_free_clock_mux/glitch_free_clock_mux/glitch_free_clock_mux.srcs/sources_1/new/glitch_free_clock_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glitch_free_clock_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/OneDrive/Desktop/my git/Glitch_free_clock_mux/glitch_free_clock_mux/glitch_free_clock_mux.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
