// Seed: 414343770
module module_0;
  wire id_1;
  id_2 :
  assert property (@(negedge 1'b0 or posedge 1) 1'b0 | id_2)
  else;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wire id_2,
    input wire id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    output tri id_13,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16
);
  always @(id_10);
  wire id_18;
  real id_19;
  wire id_20;
  module_0();
endmodule
