--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/software/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr
telescope.pcf

Design file:              telescope.ncd
Physical constraint file: telescope.pcf
Device,package,speed:     xc5vlx50,ff676,-2 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ckAdcI1_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcI1_n<0>  |   -0.578(R)|    0.917(R)|i1/adcClk         |   0.000|
            |   -0.598(F)|    0.939(F)|i1/adcClk         |   0.000|
adcI1_n<1>  |   -0.572(R)|    0.902(R)|i1/adcClk         |   0.000|
            |   -0.592(F)|    0.924(F)|i1/adcClk         |   0.000|
adcI1_n<2>  |   -0.573(R)|    0.891(R)|i1/adcClk         |   0.000|
            |   -0.593(F)|    0.913(F)|i1/adcClk         |   0.000|
adcI1_n<3>  |   -0.645(R)|    1.134(R)|i1/adcClk         |   0.000|
            |   -0.665(F)|    1.156(F)|i1/adcClk         |   0.000|
adcI1_n<4>  |   -0.560(R)|    0.867(R)|i1/adcClk         |   0.000|
            |   -0.580(F)|    0.889(F)|i1/adcClk         |   0.000|
adcI1_n<5>  |   -0.646(R)|    1.154(R)|i1/adcClk         |   0.000|
            |   -0.666(F)|    1.176(F)|i1/adcClk         |   0.000|
adcI1_n<6>  |   -0.647(R)|    1.169(R)|i1/adcClk         |   0.000|
            |   -0.667(F)|    1.191(F)|i1/adcClk         |   0.000|
adcI1_p<0>  |   -0.578(R)|    0.917(R)|i1/adcClk         |   0.000|
            |   -0.598(F)|    0.939(F)|i1/adcClk         |   0.000|
adcI1_p<1>  |   -0.572(R)|    0.902(R)|i1/adcClk         |   0.000|
            |   -0.592(F)|    0.924(F)|i1/adcClk         |   0.000|
adcI1_p<2>  |   -0.573(R)|    0.891(R)|i1/adcClk         |   0.000|
            |   -0.593(F)|    0.913(F)|i1/adcClk         |   0.000|
adcI1_p<3>  |   -0.645(R)|    1.134(R)|i1/adcClk         |   0.000|
            |   -0.665(F)|    1.156(F)|i1/adcClk         |   0.000|
adcI1_p<4>  |   -0.560(R)|    0.867(R)|i1/adcClk         |   0.000|
            |   -0.580(F)|    0.889(F)|i1/adcClk         |   0.000|
adcI1_p<5>  |   -0.646(R)|    1.154(R)|i1/adcClk         |   0.000|
            |   -0.666(F)|    1.176(F)|i1/adcClk         |   0.000|
adcI1_p<6>  |   -0.647(R)|    1.169(R)|i1/adcClk         |   0.000|
            |   -0.667(F)|    1.191(F)|i1/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcI1_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcI1_n<0>  |   -0.578(R)|    0.917(R)|i1/adcClk         |   0.000|
            |   -0.598(F)|    0.939(F)|i1/adcClk         |   0.000|
adcI1_n<1>  |   -0.572(R)|    0.902(R)|i1/adcClk         |   0.000|
            |   -0.592(F)|    0.924(F)|i1/adcClk         |   0.000|
adcI1_n<2>  |   -0.573(R)|    0.891(R)|i1/adcClk         |   0.000|
            |   -0.593(F)|    0.913(F)|i1/adcClk         |   0.000|
adcI1_n<3>  |   -0.645(R)|    1.134(R)|i1/adcClk         |   0.000|
            |   -0.665(F)|    1.156(F)|i1/adcClk         |   0.000|
adcI1_n<4>  |   -0.560(R)|    0.867(R)|i1/adcClk         |   0.000|
            |   -0.580(F)|    0.889(F)|i1/adcClk         |   0.000|
adcI1_n<5>  |   -0.646(R)|    1.154(R)|i1/adcClk         |   0.000|
            |   -0.666(F)|    1.176(F)|i1/adcClk         |   0.000|
adcI1_n<6>  |   -0.647(R)|    1.169(R)|i1/adcClk         |   0.000|
            |   -0.667(F)|    1.191(F)|i1/adcClk         |   0.000|
adcI1_p<0>  |   -0.578(R)|    0.917(R)|i1/adcClk         |   0.000|
            |   -0.598(F)|    0.939(F)|i1/adcClk         |   0.000|
adcI1_p<1>  |   -0.572(R)|    0.902(R)|i1/adcClk         |   0.000|
            |   -0.592(F)|    0.924(F)|i1/adcClk         |   0.000|
adcI1_p<2>  |   -0.573(R)|    0.891(R)|i1/adcClk         |   0.000|
            |   -0.593(F)|    0.913(F)|i1/adcClk         |   0.000|
adcI1_p<3>  |   -0.645(R)|    1.134(R)|i1/adcClk         |   0.000|
            |   -0.665(F)|    1.156(F)|i1/adcClk         |   0.000|
adcI1_p<4>  |   -0.560(R)|    0.867(R)|i1/adcClk         |   0.000|
            |   -0.580(F)|    0.889(F)|i1/adcClk         |   0.000|
adcI1_p<5>  |   -0.646(R)|    1.154(R)|i1/adcClk         |   0.000|
            |   -0.666(F)|    1.176(F)|i1/adcClk         |   0.000|
adcI1_p<6>  |   -0.647(R)|    1.169(R)|i1/adcClk         |   0.000|
            |   -0.667(F)|    1.191(F)|i1/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcI2_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcI2_n<0>  |   -1.785(R)|    2.194(R)|i2/adcClk         |   0.000|
            |   -1.805(F)|    2.216(F)|i2/adcClk         |   0.000|
adcI2_n<1>  |   -1.793(R)|    2.186(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.208(F)|i2/adcClk         |   0.000|
adcI2_n<2>  |   -1.798(R)|    2.190(R)|i2/adcClk         |   0.000|
            |   -1.818(F)|    2.212(F)|i2/adcClk         |   0.000|
adcI2_n<3>  |   -1.799(R)|    2.245(R)|i2/adcClk         |   0.000|
            |   -1.819(F)|    2.267(F)|i2/adcClk         |   0.000|
adcI2_n<4>  |   -1.790(R)|    2.226(R)|i2/adcClk         |   0.000|
            |   -1.810(F)|    2.248(F)|i2/adcClk         |   0.000|
adcI2_n<5>  |   -1.773(R)|    2.198(R)|i2/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|i2/adcClk         |   0.000|
adcI2_n<6>  |   -1.793(R)|    2.252(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.274(F)|i2/adcClk         |   0.000|
adcI2_p<0>  |   -1.785(R)|    2.194(R)|i2/adcClk         |   0.000|
            |   -1.805(F)|    2.216(F)|i2/adcClk         |   0.000|
adcI2_p<1>  |   -1.793(R)|    2.186(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.208(F)|i2/adcClk         |   0.000|
adcI2_p<2>  |   -1.798(R)|    2.190(R)|i2/adcClk         |   0.000|
            |   -1.818(F)|    2.212(F)|i2/adcClk         |   0.000|
adcI2_p<3>  |   -1.799(R)|    2.245(R)|i2/adcClk         |   0.000|
            |   -1.819(F)|    2.267(F)|i2/adcClk         |   0.000|
adcI2_p<4>  |   -1.790(R)|    2.226(R)|i2/adcClk         |   0.000|
            |   -1.810(F)|    2.248(F)|i2/adcClk         |   0.000|
adcI2_p<5>  |   -1.773(R)|    2.198(R)|i2/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|i2/adcClk         |   0.000|
adcI2_p<6>  |   -1.793(R)|    2.252(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.274(F)|i2/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcI2_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcI2_n<0>  |   -1.785(R)|    2.194(R)|i2/adcClk         |   0.000|
            |   -1.805(F)|    2.216(F)|i2/adcClk         |   0.000|
adcI2_n<1>  |   -1.793(R)|    2.186(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.208(F)|i2/adcClk         |   0.000|
adcI2_n<2>  |   -1.798(R)|    2.190(R)|i2/adcClk         |   0.000|
            |   -1.818(F)|    2.212(F)|i2/adcClk         |   0.000|
adcI2_n<3>  |   -1.799(R)|    2.245(R)|i2/adcClk         |   0.000|
            |   -1.819(F)|    2.267(F)|i2/adcClk         |   0.000|
adcI2_n<4>  |   -1.790(R)|    2.226(R)|i2/adcClk         |   0.000|
            |   -1.810(F)|    2.248(F)|i2/adcClk         |   0.000|
adcI2_n<5>  |   -1.773(R)|    2.198(R)|i2/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|i2/adcClk         |   0.000|
adcI2_n<6>  |   -1.793(R)|    2.252(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.274(F)|i2/adcClk         |   0.000|
adcI2_p<0>  |   -1.785(R)|    2.194(R)|i2/adcClk         |   0.000|
            |   -1.805(F)|    2.216(F)|i2/adcClk         |   0.000|
adcI2_p<1>  |   -1.793(R)|    2.186(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.208(F)|i2/adcClk         |   0.000|
adcI2_p<2>  |   -1.798(R)|    2.190(R)|i2/adcClk         |   0.000|
            |   -1.818(F)|    2.212(F)|i2/adcClk         |   0.000|
adcI2_p<3>  |   -1.799(R)|    2.245(R)|i2/adcClk         |   0.000|
            |   -1.819(F)|    2.267(F)|i2/adcClk         |   0.000|
adcI2_p<4>  |   -1.790(R)|    2.226(R)|i2/adcClk         |   0.000|
            |   -1.810(F)|    2.248(F)|i2/adcClk         |   0.000|
adcI2_p<5>  |   -1.773(R)|    2.198(R)|i2/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|i2/adcClk         |   0.000|
adcI2_p<6>  |   -1.793(R)|    2.252(R)|i2/adcClk         |   0.000|
            |   -1.813(F)|    2.274(F)|i2/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQ2_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQ2_n<0>  |   -0.566(R)|    0.880(R)|q2/adcClk         |   0.000|
            |   -0.586(F)|    0.902(F)|q2/adcClk         |   0.000|
adcQ2_n<1>  |   -0.570(R)|    0.896(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.918(F)|q2/adcClk         |   0.000|
adcQ2_n<2>  |   -0.570(R)|    0.919(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.941(F)|q2/adcClk         |   0.000|
adcQ2_n<3>  |   -0.557(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.577(F)|    0.949(F)|q2/adcClk         |   0.000|
adcQ2_n<4>  |   -0.565(R)|    0.866(R)|q2/adcClk         |   0.000|
            |   -0.585(F)|    0.888(F)|q2/adcClk         |   0.000|
adcQ2_n<5>  |   -0.563(R)|    0.903(R)|q2/adcClk         |   0.000|
            |   -0.583(F)|    0.925(F)|q2/adcClk         |   0.000|
adcQ2_n<6>  |   -0.567(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.587(F)|    0.949(F)|q2/adcClk         |   0.000|
adcQ2_p<0>  |   -0.566(R)|    0.880(R)|q2/adcClk         |   0.000|
            |   -0.586(F)|    0.902(F)|q2/adcClk         |   0.000|
adcQ2_p<1>  |   -0.570(R)|    0.896(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.918(F)|q2/adcClk         |   0.000|
adcQ2_p<2>  |   -0.570(R)|    0.919(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.941(F)|q2/adcClk         |   0.000|
adcQ2_p<3>  |   -0.557(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.577(F)|    0.949(F)|q2/adcClk         |   0.000|
adcQ2_p<4>  |   -0.565(R)|    0.866(R)|q2/adcClk         |   0.000|
            |   -0.585(F)|    0.888(F)|q2/adcClk         |   0.000|
adcQ2_p<5>  |   -0.563(R)|    0.903(R)|q2/adcClk         |   0.000|
            |   -0.583(F)|    0.925(F)|q2/adcClk         |   0.000|
adcQ2_p<6>  |   -0.567(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.587(F)|    0.949(F)|q2/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQ2_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQ2_n<0>  |   -0.566(R)|    0.880(R)|q2/adcClk         |   0.000|
            |   -0.586(F)|    0.902(F)|q2/adcClk         |   0.000|
adcQ2_n<1>  |   -0.570(R)|    0.896(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.918(F)|q2/adcClk         |   0.000|
adcQ2_n<2>  |   -0.570(R)|    0.919(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.941(F)|q2/adcClk         |   0.000|
adcQ2_n<3>  |   -0.557(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.577(F)|    0.949(F)|q2/adcClk         |   0.000|
adcQ2_n<4>  |   -0.565(R)|    0.866(R)|q2/adcClk         |   0.000|
            |   -0.585(F)|    0.888(F)|q2/adcClk         |   0.000|
adcQ2_n<5>  |   -0.563(R)|    0.903(R)|q2/adcClk         |   0.000|
            |   -0.583(F)|    0.925(F)|q2/adcClk         |   0.000|
adcQ2_n<6>  |   -0.567(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.587(F)|    0.949(F)|q2/adcClk         |   0.000|
adcQ2_p<0>  |   -0.566(R)|    0.880(R)|q2/adcClk         |   0.000|
            |   -0.586(F)|    0.902(F)|q2/adcClk         |   0.000|
adcQ2_p<1>  |   -0.570(R)|    0.896(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.918(F)|q2/adcClk         |   0.000|
adcQ2_p<2>  |   -0.570(R)|    0.919(R)|q2/adcClk         |   0.000|
            |   -0.590(F)|    0.941(F)|q2/adcClk         |   0.000|
adcQ2_p<3>  |   -0.557(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.577(F)|    0.949(F)|q2/adcClk         |   0.000|
adcQ2_p<4>  |   -0.565(R)|    0.866(R)|q2/adcClk         |   0.000|
            |   -0.585(F)|    0.888(F)|q2/adcClk         |   0.000|
adcQ2_p<5>  |   -0.563(R)|    0.903(R)|q2/adcClk         |   0.000|
            |   -0.583(F)|    0.925(F)|q2/adcClk         |   0.000|
adcQ2_p<6>  |   -0.567(R)|    0.927(R)|q2/adcClk         |   0.000|
            |   -0.587(F)|    0.949(F)|q2/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQ3_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQ3_n<0>  |   -1.800(R)|    2.178(R)|q3/adcClk         |   0.000|
            |   -1.820(F)|    2.200(F)|q3/adcClk         |   0.000|
adcQ3_n<1>  |   -1.773(R)|    2.198(R)|q3/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|q3/adcClk         |   0.000|
adcQ3_n<2>  |   -1.789(R)|    2.199(R)|q3/adcClk         |   0.000|
            |   -1.809(F)|    2.221(F)|q3/adcClk         |   0.000|
adcQ3_n<3>  |   -1.798(R)|    2.192(R)|q3/adcClk         |   0.000|
            |   -1.818(F)|    2.214(F)|q3/adcClk         |   0.000|
adcQ3_n<4>  |   -1.795(R)|    2.229(R)|q3/adcClk         |   0.000|
            |   -1.815(F)|    2.251(F)|q3/adcClk         |   0.000|
adcQ3_n<5>  |   -1.782(R)|    2.163(R)|q3/adcClk         |   0.000|
            |   -1.802(F)|    2.185(F)|q3/adcClk         |   0.000|
adcQ3_n<6>  |   -1.814(R)|    2.256(R)|q3/adcClk         |   0.000|
            |   -1.834(F)|    2.278(F)|q3/adcClk         |   0.000|
adcQ3_p<0>  |   -1.800(R)|    2.178(R)|q3/adcClk         |   0.000|
            |   -1.820(F)|    2.200(F)|q3/adcClk         |   0.000|
adcQ3_p<1>  |   -1.773(R)|    2.198(R)|q3/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|q3/adcClk         |   0.000|
adcQ3_p<2>  |   -1.789(R)|    2.199(R)|q3/adcClk         |   0.000|
            |   -1.809(F)|    2.221(F)|q3/adcClk         |   0.000|
adcQ3_p<3>  |   -1.798(R)|    2.192(R)|q3/adcClk         |   0.000|
            |   -1.818(F)|    2.214(F)|q3/adcClk         |   0.000|
adcQ3_p<4>  |   -1.795(R)|    2.229(R)|q3/adcClk         |   0.000|
            |   -1.815(F)|    2.251(F)|q3/adcClk         |   0.000|
adcQ3_p<5>  |   -1.782(R)|    2.163(R)|q3/adcClk         |   0.000|
            |   -1.802(F)|    2.185(F)|q3/adcClk         |   0.000|
adcQ3_p<6>  |   -1.814(R)|    2.256(R)|q3/adcClk         |   0.000|
            |   -1.834(F)|    2.278(F)|q3/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQ3_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQ3_n<0>  |   -1.800(R)|    2.178(R)|q3/adcClk         |   0.000|
            |   -1.820(F)|    2.200(F)|q3/adcClk         |   0.000|
adcQ3_n<1>  |   -1.773(R)|    2.198(R)|q3/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|q3/adcClk         |   0.000|
adcQ3_n<2>  |   -1.789(R)|    2.199(R)|q3/adcClk         |   0.000|
            |   -1.809(F)|    2.221(F)|q3/adcClk         |   0.000|
adcQ3_n<3>  |   -1.798(R)|    2.192(R)|q3/adcClk         |   0.000|
            |   -1.818(F)|    2.214(F)|q3/adcClk         |   0.000|
adcQ3_n<4>  |   -1.795(R)|    2.229(R)|q3/adcClk         |   0.000|
            |   -1.815(F)|    2.251(F)|q3/adcClk         |   0.000|
adcQ3_n<5>  |   -1.782(R)|    2.163(R)|q3/adcClk         |   0.000|
            |   -1.802(F)|    2.185(F)|q3/adcClk         |   0.000|
adcQ3_n<6>  |   -1.814(R)|    2.256(R)|q3/adcClk         |   0.000|
            |   -1.834(F)|    2.278(F)|q3/adcClk         |   0.000|
adcQ3_p<0>  |   -1.800(R)|    2.178(R)|q3/adcClk         |   0.000|
            |   -1.820(F)|    2.200(F)|q3/adcClk         |   0.000|
adcQ3_p<1>  |   -1.773(R)|    2.198(R)|q3/adcClk         |   0.000|
            |   -1.793(F)|    2.220(F)|q3/adcClk         |   0.000|
adcQ3_p<2>  |   -1.789(R)|    2.199(R)|q3/adcClk         |   0.000|
            |   -1.809(F)|    2.221(F)|q3/adcClk         |   0.000|
adcQ3_p<3>  |   -1.798(R)|    2.192(R)|q3/adcClk         |   0.000|
            |   -1.818(F)|    2.214(F)|q3/adcClk         |   0.000|
adcQ3_p<4>  |   -1.795(R)|    2.229(R)|q3/adcClk         |   0.000|
            |   -1.815(F)|    2.251(F)|q3/adcClk         |   0.000|
adcQ3_p<5>  |   -1.782(R)|    2.163(R)|q3/adcClk         |   0.000|
            |   -1.802(F)|    2.185(F)|q3/adcClk         |   0.000|
adcQ3_p<6>  |   -1.814(R)|    2.256(R)|q3/adcClk         |   0.000|
            |   -1.834(F)|    2.278(F)|q3/adcClk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQH1_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQH1_n<0> |   -1.903(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.923(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_n<1> |   -1.813(R)|    2.221(R)|qh1/adcClk        |   0.000|
            |   -1.833(F)|    2.243(F)|qh1/adcClk        |   0.000|
adcQH1_n<2> |   -1.883(R)|    2.455(R)|qh1/adcClk        |   0.000|
            |   -1.903(F)|    2.477(F)|qh1/adcClk        |   0.000|
adcQH1_n<3> |   -1.881(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.901(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_n<4> |   -1.826(R)|    2.246(R)|qh1/adcClk        |   0.000|
            |   -1.846(F)|    2.268(F)|qh1/adcClk        |   0.000|
adcQH1_n<5> |   -1.907(R)|    2.491(R)|qh1/adcClk        |   0.000|
            |   -1.927(F)|    2.513(F)|qh1/adcClk        |   0.000|
adcQH1_n<6> |   -1.832(R)|    2.263(R)|qh1/adcClk        |   0.000|
            |   -1.852(F)|    2.285(F)|qh1/adcClk        |   0.000|
adcQH1_p<0> |   -1.903(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.923(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_p<1> |   -1.813(R)|    2.221(R)|qh1/adcClk        |   0.000|
            |   -1.833(F)|    2.243(F)|qh1/adcClk        |   0.000|
adcQH1_p<2> |   -1.883(R)|    2.455(R)|qh1/adcClk        |   0.000|
            |   -1.903(F)|    2.477(F)|qh1/adcClk        |   0.000|
adcQH1_p<3> |   -1.881(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.901(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_p<4> |   -1.826(R)|    2.246(R)|qh1/adcClk        |   0.000|
            |   -1.846(F)|    2.268(F)|qh1/adcClk        |   0.000|
adcQH1_p<5> |   -1.907(R)|    2.491(R)|qh1/adcClk        |   0.000|
            |   -1.927(F)|    2.513(F)|qh1/adcClk        |   0.000|
adcQH1_p<6> |   -1.832(R)|    2.263(R)|qh1/adcClk        |   0.000|
            |   -1.852(F)|    2.285(F)|qh1/adcClk        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQH1_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQH1_n<0> |   -1.903(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.923(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_n<1> |   -1.813(R)|    2.221(R)|qh1/adcClk        |   0.000|
            |   -1.833(F)|    2.243(F)|qh1/adcClk        |   0.000|
adcQH1_n<2> |   -1.883(R)|    2.455(R)|qh1/adcClk        |   0.000|
            |   -1.903(F)|    2.477(F)|qh1/adcClk        |   0.000|
adcQH1_n<3> |   -1.881(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.901(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_n<4> |   -1.826(R)|    2.246(R)|qh1/adcClk        |   0.000|
            |   -1.846(F)|    2.268(F)|qh1/adcClk        |   0.000|
adcQH1_n<5> |   -1.907(R)|    2.491(R)|qh1/adcClk        |   0.000|
            |   -1.927(F)|    2.513(F)|qh1/adcClk        |   0.000|
adcQH1_n<6> |   -1.832(R)|    2.263(R)|qh1/adcClk        |   0.000|
            |   -1.852(F)|    2.285(F)|qh1/adcClk        |   0.000|
adcQH1_p<0> |   -1.903(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.923(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_p<1> |   -1.813(R)|    2.221(R)|qh1/adcClk        |   0.000|
            |   -1.833(F)|    2.243(F)|qh1/adcClk        |   0.000|
adcQH1_p<2> |   -1.883(R)|    2.455(R)|qh1/adcClk        |   0.000|
            |   -1.903(F)|    2.477(F)|qh1/adcClk        |   0.000|
adcQH1_p<3> |   -1.881(R)|    2.507(R)|qh1/adcClk        |   0.000|
            |   -1.901(F)|    2.529(F)|qh1/adcClk        |   0.000|
adcQH1_p<4> |   -1.826(R)|    2.246(R)|qh1/adcClk        |   0.000|
            |   -1.846(F)|    2.268(F)|qh1/adcClk        |   0.000|
adcQH1_p<5> |   -1.907(R)|    2.491(R)|qh1/adcClk        |   0.000|
            |   -1.927(F)|    2.513(F)|qh1/adcClk        |   0.000|
adcQH1_p<6> |   -1.832(R)|    2.263(R)|qh1/adcClk        |   0.000|
            |   -1.852(F)|    2.285(F)|qh1/adcClk        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQL1_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQL1_n<0> |   -0.616(R)|    0.965(R)|ql1/adcClk        |   0.000|
            |   -0.636(F)|    0.987(F)|ql1/adcClk        |   0.000|
adcQL1_n<1> |   -0.590(R)|    0.883(R)|ql1/adcClk        |   0.000|
            |   -0.610(F)|    0.905(F)|ql1/adcClk        |   0.000|
adcQL1_n<2> |   -0.599(R)|    0.905(R)|ql1/adcClk        |   0.000|
            |   -0.619(F)|    0.927(F)|ql1/adcClk        |   0.000|
adcQL1_n<3> |   -0.586(R)|    0.919(R)|ql1/adcClk        |   0.000|
            |   -0.606(F)|    0.941(F)|ql1/adcClk        |   0.000|
adcQL1_n<4> |   -0.608(R)|    0.926(R)|ql1/adcClk        |   0.000|
            |   -0.628(F)|    0.948(F)|ql1/adcClk        |   0.000|
adcQL1_n<5> |   -0.638(R)|    0.993(R)|ql1/adcClk        |   0.000|
            |   -0.658(F)|    1.015(F)|ql1/adcClk        |   0.000|
adcQL1_n<6> |   -0.607(R)|    0.948(R)|ql1/adcClk        |   0.000|
            |   -0.627(F)|    0.970(F)|ql1/adcClk        |   0.000|
adcQL1_p<0> |   -0.616(R)|    0.965(R)|ql1/adcClk        |   0.000|
            |   -0.636(F)|    0.987(F)|ql1/adcClk        |   0.000|
adcQL1_p<1> |   -0.590(R)|    0.883(R)|ql1/adcClk        |   0.000|
            |   -0.610(F)|    0.905(F)|ql1/adcClk        |   0.000|
adcQL1_p<2> |   -0.599(R)|    0.905(R)|ql1/adcClk        |   0.000|
            |   -0.619(F)|    0.927(F)|ql1/adcClk        |   0.000|
adcQL1_p<3> |   -0.586(R)|    0.919(R)|ql1/adcClk        |   0.000|
            |   -0.606(F)|    0.941(F)|ql1/adcClk        |   0.000|
adcQL1_p<4> |   -0.608(R)|    0.926(R)|ql1/adcClk        |   0.000|
            |   -0.628(F)|    0.948(F)|ql1/adcClk        |   0.000|
adcQL1_p<5> |   -0.638(R)|    0.993(R)|ql1/adcClk        |   0.000|
            |   -0.658(F)|    1.015(F)|ql1/adcClk        |   0.000|
adcQL1_p<6> |   -0.607(R)|    0.948(R)|ql1/adcClk        |   0.000|
            |   -0.627(F)|    0.970(F)|ql1/adcClk        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ckAdcQL1_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcQL1_n<0> |   -0.616(R)|    0.965(R)|ql1/adcClk        |   0.000|
            |   -0.636(F)|    0.987(F)|ql1/adcClk        |   0.000|
adcQL1_n<1> |   -0.590(R)|    0.883(R)|ql1/adcClk        |   0.000|
            |   -0.610(F)|    0.905(F)|ql1/adcClk        |   0.000|
adcQL1_n<2> |   -0.599(R)|    0.905(R)|ql1/adcClk        |   0.000|
            |   -0.619(F)|    0.927(F)|ql1/adcClk        |   0.000|
adcQL1_n<3> |   -0.586(R)|    0.919(R)|ql1/adcClk        |   0.000|
            |   -0.606(F)|    0.941(F)|ql1/adcClk        |   0.000|
adcQL1_n<4> |   -0.608(R)|    0.926(R)|ql1/adcClk        |   0.000|
            |   -0.628(F)|    0.948(F)|ql1/adcClk        |   0.000|
adcQL1_n<5> |   -0.638(R)|    0.993(R)|ql1/adcClk        |   0.000|
            |   -0.658(F)|    1.015(F)|ql1/adcClk        |   0.000|
adcQL1_n<6> |   -0.607(R)|    0.948(R)|ql1/adcClk        |   0.000|
            |   -0.627(F)|    0.970(F)|ql1/adcClk        |   0.000|
adcQL1_p<0> |   -0.616(R)|    0.965(R)|ql1/adcClk        |   0.000|
            |   -0.636(F)|    0.987(F)|ql1/adcClk        |   0.000|
adcQL1_p<1> |   -0.590(R)|    0.883(R)|ql1/adcClk        |   0.000|
            |   -0.610(F)|    0.905(F)|ql1/adcClk        |   0.000|
adcQL1_p<2> |   -0.599(R)|    0.905(R)|ql1/adcClk        |   0.000|
            |   -0.619(F)|    0.927(F)|ql1/adcClk        |   0.000|
adcQL1_p<3> |   -0.586(R)|    0.919(R)|ql1/adcClk        |   0.000|
            |   -0.606(F)|    0.941(F)|ql1/adcClk        |   0.000|
adcQL1_p<4> |   -0.608(R)|    0.926(R)|ql1/adcClk        |   0.000|
            |   -0.628(F)|    0.948(F)|ql1/adcClk        |   0.000|
adcQL1_p<5> |   -0.638(R)|    0.993(R)|ql1/adcClk        |   0.000|
            |   -0.658(F)|    1.015(F)|ql1/adcClk        |   0.000|
adcQL1_p<6> |   -0.607(R)|    0.948(R)|ql1/adcClk        |   0.000|
            |   -0.627(F)|    0.970(F)|ql1/adcClk        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk25MHz_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
aVersB_0    |    2.093(R)|    1.015(R)|clk25MHz          |   0.000|
alignIn     |    0.961(R)|    2.151(R)|fLink/clk100MHz   |   0.000|
            |    1.032(R)|    0.913(R)|fLink/clk50MHz    |   0.000|
resetIn     |    1.634(R)|    1.103(R)|clk25MHz          |   0.000|
sdi_n       |   -0.622(R)|    2.209(R)|fLink/clk400MHz   |   0.000|
sdi_p       |   -0.622(R)|    2.209(R)|fLink/clk400MHz   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk25MHz_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
aVersB_0    |    2.093(R)|    1.015(R)|clk25MHz          |   0.000|
alignIn     |    0.961(R)|    2.151(R)|fLink/clk100MHz   |   0.000|
            |    1.032(R)|    0.913(R)|fLink/clk50MHz    |   0.000|
resetIn     |    1.634(R)|    1.103(R)|clk25MHz          |   0.000|
sdi_n       |   -0.622(R)|    2.209(R)|fLink/clk400MHz   |   0.000|
sdi_p       |   -0.622(R)|    2.209(R)|fLink/clk400MHz   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sysClk_n
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcI1Sdo    |   -0.140(R)|    1.876(R)|clk               |   0.000|
adcI2Sdo    |   -0.606(R)|    2.305(R)|clk               |   0.000|
adcQ2Sdo    |   -0.361(R)|    2.079(R)|clk               |   0.000|
adcQ3Sdo    |   -0.759(R)|    2.443(R)|clk               |   0.000|
adcQH1Sdo   |   -0.598(R)|    2.294(R)|clk               |   0.000|
adcQL1Sdo   |   -0.502(R)|    2.208(R)|clk               |   0.000|
blkBusyIn   |    1.101(R)|    2.418(R)|clk               |   0.000|
dataUsb<0>  |   -0.701(R)|    2.477(R)|clk               |   0.000|
dataUsb<1>  |   -0.492(R)|    2.287(R)|clk               |   0.000|
dataUsb<2>  |   -0.452(R)|    2.250(R)|clk               |   0.000|
dataUsb<3>  |   -0.555(R)|    2.343(R)|clk               |   0.000|
dataUsb<4>  |   -0.320(R)|    2.079(R)|clk               |   0.000|
dataUsb<5>  |   -0.226(R)|    1.994(R)|clk               |   0.000|
dataUsb<6>  |   -0.599(R)|    2.337(R)|clk               |   0.000|
dataUsb<7>  |   -0.617(R)|    2.354(R)|clk               |   0.000|
glt         |   -0.435(R)|    2.192(R)|clk               |   0.000|
ioFpga_4    |    1.495(R)|    1.946(R)|clk               |   0.000|
ioFpga_20   |   -0.810(R)|    2.537(R)|clk               |   0.000|
riserv_n<1> |    0.813(R)|    1.485(R)|clk               |   0.000|
riserv_n<2> |    1.058(R)|    0.989(R)|clk               |   0.000|
riserv_n<3> |    3.000(R)|   -0.070(R)|clk               |   0.000|
riserv_n<5> |    0.728(R)|    1.112(R)|clk               |   0.000|
riserv_p<1> |    0.813(R)|    1.485(R)|clk               |   0.000|
riserv_p<2> |    1.058(R)|    0.989(R)|clk               |   0.000|
riserv_p<3> |    3.000(R)|   -0.070(R)|clk               |   0.000|
riserv_p<5> |    0.728(R)|    1.112(R)|clk               |   0.000|
riserv_p<7> |   -0.887(R)|    2.598(R)|clk               |   0.000|
rxf_n       |   -0.320(R)|    2.193(R)|clk               |   0.000|
syncZer     |    0.831(R)|    2.251(R)|clk               |   0.000|
txe_n       |   -0.112(R)|    1.935(R)|clk               |   0.000|
ucSpiSs_n   |    8.260(R)|    1.752(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sysClk_p
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adcI1Sdo    |   -0.140(R)|    1.876(R)|clk               |   0.000|
adcI2Sdo    |   -0.606(R)|    2.305(R)|clk               |   0.000|
adcQ2Sdo    |   -0.361(R)|    2.079(R)|clk               |   0.000|
adcQ3Sdo    |   -0.759(R)|    2.443(R)|clk               |   0.000|
adcQH1Sdo   |   -0.598(R)|    2.294(R)|clk               |   0.000|
adcQL1Sdo   |   -0.502(R)|    2.208(R)|clk               |   0.000|
blkBusyIn   |    1.101(R)|    2.418(R)|clk               |   0.000|
dataUsb<0>  |   -0.701(R)|    2.477(R)|clk               |   0.000|
dataUsb<1>  |   -0.492(R)|    2.287(R)|clk               |   0.000|
dataUsb<2>  |   -0.452(R)|    2.250(R)|clk               |   0.000|
dataUsb<3>  |   -0.555(R)|    2.343(R)|clk               |   0.000|
dataUsb<4>  |   -0.320(R)|    2.079(R)|clk               |   0.000|
dataUsb<5>  |   -0.226(R)|    1.994(R)|clk               |   0.000|
dataUsb<6>  |   -0.599(R)|    2.337(R)|clk               |   0.000|
dataUsb<7>  |   -0.617(R)|    2.354(R)|clk               |   0.000|
glt         |   -0.435(R)|    2.192(R)|clk               |   0.000|
ioFpga_4    |    1.495(R)|    1.946(R)|clk               |   0.000|
ioFpga_20   |   -0.810(R)|    2.537(R)|clk               |   0.000|
riserv_n<1> |    0.813(R)|    1.485(R)|clk               |   0.000|
riserv_n<2> |    1.058(R)|    0.989(R)|clk               |   0.000|
riserv_n<3> |    3.000(R)|   -0.070(R)|clk               |   0.000|
riserv_n<5> |    0.728(R)|    1.112(R)|clk               |   0.000|
riserv_p<1> |    0.813(R)|    1.485(R)|clk               |   0.000|
riserv_p<2> |    1.058(R)|    0.989(R)|clk               |   0.000|
riserv_p<3> |    3.000(R)|   -0.070(R)|clk               |   0.000|
riserv_p<5> |    0.728(R)|    1.112(R)|clk               |   0.000|
riserv_p<7> |   -0.887(R)|    2.598(R)|clk               |   0.000|
rxf_n       |   -0.320(R)|    2.193(R)|clk               |   0.000|
syncZer     |    0.831(R)|    2.251(R)|clk               |   0.000|
txe_n       |   -0.112(R)|    1.935(R)|clk               |   0.000|
ucSpiSs_n   |    8.260(R)|    1.752(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ucSpiSck
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ucSpiSdo    |    0.412(F)|    1.844(F)|ucSpiSck_BUFGP    |   0.000|
ucSpiSs_n   |    1.553(F)|    0.309(F)|ucSpiSck_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock ckAdcQ2_n to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
galIO<0>    |   10.249(R)|q2/adcClk         |   0.000|
galIO<1>    |   11.057(R)|q2/adcClk         |   0.000|
galIO<2>    |   10.028(R)|q2/adcClk         |   0.000|
galIO<3>    |    9.848(R)|q2/adcClk         |   0.000|
galIO<4>    |   10.861(R)|q2/adcClk         |   0.000|
galIO<5>    |   10.128(R)|q2/adcClk         |   0.000|
galIO<6>    |   11.580(R)|q2/adcClk         |   0.000|
galIO<7>    |   10.940(R)|q2/adcClk         |   0.000|
galIO<8>    |   10.146(R)|q2/adcClk         |   0.000|
galIO<9>    |   10.085(R)|q2/adcClk         |   0.000|
galIO<10>   |   10.571(R)|q2/adcClk         |   0.000|
galIO<11>   |   10.166(R)|q2/adcClk         |   0.000|
galIO<12>   |    9.598(R)|q2/adcClk         |   0.000|
galIO<13>   |   10.275(R)|q2/adcClk         |   0.000|
------------+------------+------------------+--------+

Clock ckAdcQ2_p to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
galIO<0>    |   10.249(R)|q2/adcClk         |   0.000|
galIO<1>    |   11.057(R)|q2/adcClk         |   0.000|
galIO<2>    |   10.028(R)|q2/adcClk         |   0.000|
galIO<3>    |    9.848(R)|q2/adcClk         |   0.000|
galIO<4>    |   10.861(R)|q2/adcClk         |   0.000|
galIO<5>    |   10.128(R)|q2/adcClk         |   0.000|
galIO<6>    |   11.580(R)|q2/adcClk         |   0.000|
galIO<7>    |   10.940(R)|q2/adcClk         |   0.000|
galIO<8>    |   10.146(R)|q2/adcClk         |   0.000|
galIO<9>    |   10.085(R)|q2/adcClk         |   0.000|
galIO<10>   |   10.571(R)|q2/adcClk         |   0.000|
galIO<11>   |   10.166(R)|q2/adcClk         |   0.000|
galIO<12>   |    9.598(R)|q2/adcClk         |   0.000|
galIO<13>   |   10.275(R)|q2/adcClk         |   0.000|
------------+------------+------------------+--------+

Clock ckAdcQ3_n to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
galIO<0>    |   11.311(R)|q3/adcClk         |   0.000|
galIO<1>    |   10.728(R)|q3/adcClk         |   0.000|
galIO<2>    |   10.351(R)|q3/adcClk         |   0.000|
galIO<3>    |   10.980(R)|q3/adcClk         |   0.000|
galIO<4>    |   10.783(R)|q3/adcClk         |   0.000|
galIO<5>    |   10.057(R)|q3/adcClk         |   0.000|
galIO<6>    |   10.479(R)|q3/adcClk         |   0.000|
galIO<7>    |   10.423(R)|q3/adcClk         |   0.000|
galIO<8>    |   10.835(R)|q3/adcClk         |   0.000|
galIO<9>    |   10.351(R)|q3/adcClk         |   0.000|
galIO<10>   |   10.520(R)|q3/adcClk         |   0.000|
galIO<11>   |   10.292(R)|q3/adcClk         |   0.000|
galIO<12>   |   10.399(R)|q3/adcClk         |   0.000|
galIO<13>   |   11.033(R)|q3/adcClk         |   0.000|
------------+------------+------------------+--------+

Clock ckAdcQ3_p to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
galIO<0>    |   11.311(R)|q3/adcClk         |   0.000|
galIO<1>    |   10.728(R)|q3/adcClk         |   0.000|
galIO<2>    |   10.351(R)|q3/adcClk         |   0.000|
galIO<3>    |   10.980(R)|q3/adcClk         |   0.000|
galIO<4>    |   10.783(R)|q3/adcClk         |   0.000|
galIO<5>    |   10.057(R)|q3/adcClk         |   0.000|
galIO<6>    |   10.479(R)|q3/adcClk         |   0.000|
galIO<7>    |   10.423(R)|q3/adcClk         |   0.000|
galIO<8>    |   10.835(R)|q3/adcClk         |   0.000|
galIO<9>    |   10.351(R)|q3/adcClk         |   0.000|
galIO<10>   |   10.520(R)|q3/adcClk         |   0.000|
galIO<11>   |   10.292(R)|q3/adcClk         |   0.000|
galIO<12>   |   10.399(R)|q3/adcClk         |   0.000|
galIO<13>   |   11.033(R)|q3/adcClk         |   0.000|
------------+------------+------------------+--------+

Clock ckAdcQH1_n to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
galIO<0>    |   12.733(R)|qh1/adcClk        |   0.000|
galIO<1>    |   13.827(R)|qh1/adcClk        |   0.000|
galIO<2>    |   12.927(R)|qh1/adcClk        |   0.000|
galIO<3>    |   11.636(R)|qh1/adcClk        |   0.000|
galIO<4>    |   13.264(R)|qh1/adcClk        |   0.000|
galIO<5>    |   12.803(R)|qh1/adcClk        |   0.000|
galIO<6>    |   12.636(R)|qh1/adcClk        |   0.000|
galIO<7>    |   12.826(R)|qh1/adcClk        |   0.000|
galIO<8>    |   12.318(R)|qh1/adcClk        |   0.000|
galIO<9>    |   11.982(R)|qh1/adcClk        |   0.000|
galIO<10>   |   11.841(R)|qh1/adcClk        |   0.000|
galIO<11>   |   13.056(R)|qh1/adcClk        |   0.000|
galIO<12>   |   12.119(R)|qh1/adcClk        |   0.000|
galIO<13>   |   11.248(R)|qh1/adcClk        |   0.000|
------------+------------+------------------+--------+

Clock ckAdcQH1_p to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
galIO<0>    |   12.733(R)|qh1/adcClk        |   0.000|
galIO<1>    |   13.827(R)|qh1/adcClk        |   0.000|
galIO<2>    |   12.927(R)|qh1/adcClk        |   0.000|
galIO<3>    |   11.636(R)|qh1/adcClk        |   0.000|
galIO<4>    |   13.264(R)|qh1/adcClk        |   0.000|
galIO<5>    |   12.803(R)|qh1/adcClk        |   0.000|
galIO<6>    |   12.636(R)|qh1/adcClk        |   0.000|
galIO<7>    |   12.826(R)|qh1/adcClk        |   0.000|
galIO<8>    |   12.318(R)|qh1/adcClk        |   0.000|
galIO<9>    |   11.982(R)|qh1/adcClk        |   0.000|
galIO<10>   |   11.841(R)|qh1/adcClk        |   0.000|
galIO<11>   |   13.056(R)|qh1/adcClk        |   0.000|
galIO<12>   |   12.119(R)|qh1/adcClk        |   0.000|
galIO<13>   |   11.248(R)|qh1/adcClk        |   0.000|
------------+------------+------------------+--------+

Clock clk25MHz_n to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sdo_H_n     |    5.901(R)|fLink/clk400MHz   |   0.000|
sdo_H_p     |    5.901(R)|fLink/clk400MHz   |   0.000|
sdo_L_n     |    5.879(R)|fLink/clk400MHz   |   0.000|
sdo_L_p     |    5.879(R)|fLink/clk400MHz   |   0.000|
------------+------------+------------------+--------+

Clock clk25MHz_p to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sdo_H_n     |    5.901(R)|fLink/clk400MHz   |   0.000|
sdo_H_p     |    5.901(R)|fLink/clk400MHz   |   0.000|
sdo_L_n     |    5.879(R)|fLink/clk400MHz   |   0.000|
sdo_L_p     |    5.879(R)|fLink/clk400MHz   |   0.000|
------------+------------+------------------+--------+

Clock sysClk_n to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
adcI1Cs_n   |   11.725(R)|clk               |   0.000|
adcI1Rst_n  |    7.843(R)|clk               |   0.000|
adcI1Sclk   |   10.713(R)|clk               |   0.000|
adcI1Sdio   |   10.006(R)|clk               |   0.000|
adcI2Cs_n   |   10.833(R)|clk               |   0.000|
adcI2Rst_n  |    7.853(R)|clk               |   0.000|
adcI2Sclk   |   11.827(R)|clk               |   0.000|
adcI2Sdio   |   10.187(R)|clk               |   0.000|
adcQ2Cs_n   |   10.555(R)|clk               |   0.000|
adcQ2Sclk   |   10.515(R)|clk               |   0.000|
adcQ2Sdio   |   10.164(R)|clk               |   0.000|
adcQ3Cs_n   |   11.065(R)|clk               |   0.000|
adcQ3Sclk   |   10.863(R)|clk               |   0.000|
adcQ3Sdio   |   11.897(R)|clk               |   0.000|
adcQH1Cs_n  |   10.812(R)|clk               |   0.000|
adcQH1Sclk  |   11.839(R)|clk               |   0.000|
adcQH1Sdio  |   10.978(R)|clk               |   0.000|
adcQL1Cs_n  |   10.314(R)|clk               |   0.000|
adcQL1Rst_n |    8.088(R)|clk               |   0.000|
adcQL1Sclk  |   10.886(R)|clk               |   0.000|
adcQL1Sdio  |   10.365(R)|clk               |   0.000|
adjust1     |    9.952(R)|clk               |   0.000|
adjust2     |   10.628(R)|clk               |   0.000|
adjust3     |    9.960(R)|clk               |   0.000|
aux_0       |   14.609(R)|clk               |   0.000|
aux_1       |   10.012(R)|clk               |   0.000|
aux_2       |   11.812(R)|clk               |   0.000|
dacScl      |    8.085(R)|clk               |   0.000|
dacSda      |    9.893(R)|clk               |   0.000|
dataUsb<0>  |   10.599(R)|clk               |   0.000|
dataUsb<1>  |   10.753(R)|clk               |   0.000|
dataUsb<2>  |   10.377(R)|clk               |   0.000|
dataUsb<3>  |   11.050(R)|clk               |   0.000|
dataUsb<4>  |   11.181(R)|clk               |   0.000|
dataUsb<5>  |   10.222(R)|clk               |   0.000|
dataUsb<6>  |   10.983(R)|clk               |   0.000|
dataUsb<7>  |   10.224(R)|clk               |   0.000|
galIO<0>    |   12.101(R)|clk               |   0.000|
galIO<1>    |   12.776(R)|clk               |   0.000|
galIO<2>    |   12.403(R)|clk               |   0.000|
galIO<3>    |   12.157(R)|clk               |   0.000|
galIO<4>    |   12.844(R)|clk               |   0.000|
galIO<5>    |   12.501(R)|clk               |   0.000|
galIO<6>    |   12.594(R)|clk               |   0.000|
galIO<7>    |   14.023(R)|clk               |   0.000|
galIO<8>    |   11.895(R)|clk               |   0.000|
galIO<9>    |   12.742(R)|clk               |   0.000|
galIO<10>   |   12.768(R)|clk               |   0.000|
galIO<11>   |   12.042(R)|clk               |   0.000|
galIO<12>   |   11.221(R)|clk               |   0.000|
galIO<13>   |   11.634(R)|clk               |   0.000|
ioFpga_12   |    8.043(R)|clk               |   0.000|
ioFpga_14   |    8.016(R)|clk               |   0.000|
ioFpga_15   |    7.960(R)|clk               |   0.000|
ioFpga_17   |    7.937(R)|clk               |   0.000|
ioFpga_18   |    8.542(R)|clk               |   0.000|
ioFpga_21   |    8.038(R)|clk               |   0.000|
lWaitOut    |    7.732(R)|clk               |   0.000|
ledBleue    |    8.797(R)|clk               |   0.000|
ledJaune    |    9.794(R)|clk               |   0.000|
ledRouge    |    9.173(R)|clk               |   0.000|
ledVerte    |    9.836(R)|clk               |   0.000|
lt          |    7.968(R)|clk               |   0.000|
rdUsb_n     |   10.566(R)|clk               |   0.000|
riserv_n<0> |    8.027(R)|clk               |   0.000|
riserv_n<4> |    7.687(R)|clk               |   0.000|
riserv_n<6> |   11.806(R)|clk               |   0.000|
riserv_p<0> |    8.027(R)|clk               |   0.000|
riserv_p<4> |    7.687(R)|clk               |   0.000|
riserv_p<6> |   11.806(R)|clk               |   0.000|
riserv_p<7> |    8.535(R)|clk               |   0.000|
wrUsb       |   10.484(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock sysClk_p to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
adcI1Cs_n   |   11.725(R)|clk               |   0.000|
adcI1Rst_n  |    7.843(R)|clk               |   0.000|
adcI1Sclk   |   10.713(R)|clk               |   0.000|
adcI1Sdio   |   10.006(R)|clk               |   0.000|
adcI2Cs_n   |   10.833(R)|clk               |   0.000|
adcI2Rst_n  |    7.853(R)|clk               |   0.000|
adcI2Sclk   |   11.827(R)|clk               |   0.000|
adcI2Sdio   |   10.187(R)|clk               |   0.000|
adcQ2Cs_n   |   10.555(R)|clk               |   0.000|
adcQ2Sclk   |   10.515(R)|clk               |   0.000|
adcQ2Sdio   |   10.164(R)|clk               |   0.000|
adcQ3Cs_n   |   11.065(R)|clk               |   0.000|
adcQ3Sclk   |   10.863(R)|clk               |   0.000|
adcQ3Sdio   |   11.897(R)|clk               |   0.000|
adcQH1Cs_n  |   10.812(R)|clk               |   0.000|
adcQH1Sclk  |   11.839(R)|clk               |   0.000|
adcQH1Sdio  |   10.978(R)|clk               |   0.000|
adcQL1Cs_n  |   10.314(R)|clk               |   0.000|
adcQL1Rst_n |    8.088(R)|clk               |   0.000|
adcQL1Sclk  |   10.886(R)|clk               |   0.000|
adcQL1Sdio  |   10.365(R)|clk               |   0.000|
adjust1     |    9.952(R)|clk               |   0.000|
adjust2     |   10.628(R)|clk               |   0.000|
adjust3     |    9.960(R)|clk               |   0.000|
aux_0       |   14.609(R)|clk               |   0.000|
aux_1       |   10.012(R)|clk               |   0.000|
aux_2       |   11.812(R)|clk               |   0.000|
dacScl      |    8.085(R)|clk               |   0.000|
dacSda      |    9.893(R)|clk               |   0.000|
dataUsb<0>  |   10.599(R)|clk               |   0.000|
dataUsb<1>  |   10.753(R)|clk               |   0.000|
dataUsb<2>  |   10.377(R)|clk               |   0.000|
dataUsb<3>  |   11.050(R)|clk               |   0.000|
dataUsb<4>  |   11.181(R)|clk               |   0.000|
dataUsb<5>  |   10.222(R)|clk               |   0.000|
dataUsb<6>  |   10.983(R)|clk               |   0.000|
dataUsb<7>  |   10.224(R)|clk               |   0.000|
galIO<0>    |   12.101(R)|clk               |   0.000|
galIO<1>    |   12.776(R)|clk               |   0.000|
galIO<2>    |   12.403(R)|clk               |   0.000|
galIO<3>    |   12.157(R)|clk               |   0.000|
galIO<4>    |   12.844(R)|clk               |   0.000|
galIO<5>    |   12.501(R)|clk               |   0.000|
galIO<6>    |   12.594(R)|clk               |   0.000|
galIO<7>    |   14.023(R)|clk               |   0.000|
galIO<8>    |   11.895(R)|clk               |   0.000|
galIO<9>    |   12.742(R)|clk               |   0.000|
galIO<10>   |   12.768(R)|clk               |   0.000|
galIO<11>   |   12.042(R)|clk               |   0.000|
galIO<12>   |   11.221(R)|clk               |   0.000|
galIO<13>   |   11.634(R)|clk               |   0.000|
ioFpga_12   |    8.043(R)|clk               |   0.000|
ioFpga_14   |    8.016(R)|clk               |   0.000|
ioFpga_15   |    7.960(R)|clk               |   0.000|
ioFpga_17   |    7.937(R)|clk               |   0.000|
ioFpga_18   |    8.542(R)|clk               |   0.000|
ioFpga_21   |    8.038(R)|clk               |   0.000|
lWaitOut    |    7.732(R)|clk               |   0.000|
ledBleue    |    8.797(R)|clk               |   0.000|
ledJaune    |    9.794(R)|clk               |   0.000|
ledRouge    |    9.173(R)|clk               |   0.000|
ledVerte    |    9.836(R)|clk               |   0.000|
lt          |    7.968(R)|clk               |   0.000|
rdUsb_n     |   10.566(R)|clk               |   0.000|
riserv_n<0> |    8.027(R)|clk               |   0.000|
riserv_n<4> |    7.687(R)|clk               |   0.000|
riserv_n<6> |   11.806(R)|clk               |   0.000|
riserv_p<0> |    8.027(R)|clk               |   0.000|
riserv_p<4> |    7.687(R)|clk               |   0.000|
riserv_p<6> |   11.806(R)|clk               |   0.000|
riserv_p<7> |    8.535(R)|clk               |   0.000|
wrUsb       |   10.484(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock ucSpiSck to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ucSpiSdi    |    8.416(R)|ucSpiSck_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ckAdcI1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    4.045|         |         |         |
ckAdcI1_p      |    4.045|         |         |         |
clk25MHz_n     |    6.274|         |         |         |
clk25MHz_p     |    6.274|         |         |         |
sysClk_n       |    4.066|         |         |         |
sysClk_p       |    4.066|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    4.045|         |         |         |
ckAdcI1_p      |    4.045|         |         |         |
clk25MHz_n     |    6.274|         |         |         |
clk25MHz_p     |    6.274|         |         |         |
sysClk_n       |    4.066|         |         |         |
sysClk_p       |    4.066|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.596|         |         |         |
ckAdcI2_p      |    3.596|         |         |         |
clk25MHz_n     |    6.009|         |         |         |
clk25MHz_p     |    6.009|         |         |         |
sysClk_n       |    2.142|         |         |         |
sysClk_p       |    2.142|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.596|         |         |         |
ckAdcI2_p      |    3.596|         |         |         |
clk25MHz_n     |    6.009|         |         |         |
clk25MHz_p     |    6.009|         |         |         |
sysClk_n       |    2.142|         |         |         |
sysClk_p       |    2.142|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    3.886|         |    1.622|         |
ckAdcQ2_p      |    3.886|         |    1.622|         |
clk25MHz_n     |    6.270|         |         |         |
clk25MHz_p     |    6.270|         |         |         |
sysClk_n       |    5.389|         |         |         |
sysClk_p       |    5.389|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    3.886|         |    1.622|         |
ckAdcQ2_p      |    3.886|         |    1.622|         |
clk25MHz_n     |    6.270|         |         |         |
clk25MHz_p     |    6.270|         |         |         |
sysClk_n       |    5.389|         |         |         |
sysClk_p       |    5.389|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    3.885|         |    1.711|         |
ckAdcQ3_p      |    3.885|         |    1.711|         |
clk25MHz_n     |    6.305|         |         |         |
clk25MHz_p     |    6.305|         |         |         |
sysClk_n       |    5.996|         |         |         |
sysClk_p       |    5.996|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    3.885|         |    1.711|         |
ckAdcQ3_p      |    3.885|         |    1.711|         |
clk25MHz_n     |    6.305|         |         |         |
clk25MHz_p     |    6.305|         |         |         |
sysClk_n       |    5.996|         |         |         |
sysClk_p       |    5.996|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.191|         |    1.731|         |
ckAdcQH1_p     |    4.191|         |    1.731|         |
clk25MHz_n     |    3.473|         |         |         |
clk25MHz_p     |    3.473|         |         |         |
sysClk_n       |    5.860|         |         |         |
sysClk_p       |    5.860|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.191|         |    1.731|         |
ckAdcQH1_p     |    4.191|         |    1.731|         |
clk25MHz_n     |    3.473|         |         |         |
clk25MHz_p     |    3.473|         |         |         |
sysClk_n       |    5.860|         |         |         |
sysClk_p       |    5.860|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.521|         |         |         |
ckAdcQL1_p     |    3.521|         |         |         |
clk25MHz_n     |    6.029|         |         |         |
clk25MHz_p     |    6.029|         |         |         |
sysClk_n       |    4.821|         |         |         |
sysClk_p       |    4.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.521|         |         |         |
ckAdcQL1_p     |    3.521|         |         |         |
clk25MHz_n     |    6.029|         |         |         |
clk25MHz_p     |    6.029|         |         |         |
sysClk_n       |    4.821|         |         |         |
sysClk_p       |    4.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    4.186|         |         |         |
clk25MHz_p     |    4.186|         |         |         |
sysClk_n       |    3.748|         |         |         |
sysClk_p       |    3.748|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    4.186|         |         |         |
clk25MHz_p     |    4.186|         |         |         |
sysClk_n       |    3.748|         |         |         |
sysClk_p       |    3.748|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    1.707|    0.672|         |         |
ckAdcI1_p      |    1.707|    0.672|         |         |
ckAdcI2_n      |    3.174|    1.959|         |         |
ckAdcI2_p      |    3.174|    1.959|         |         |
ckAdcQ2_n      |    3.113|    0.680|         |         |
ckAdcQ2_p      |    3.113|    0.680|         |         |
ckAdcQ3_n      |    3.862|    1.933|         |         |
ckAdcQ3_p      |    3.862|    1.933|         |         |
ckAdcQH1_n     |    4.425|    2.484|         |         |
ckAdcQH1_p     |    4.425|    2.484|         |         |
ckAdcQL1_n     |    1.805|    0.639|         |         |
ckAdcQL1_p     |    1.805|    0.639|         |         |
clk25MHz_n     |    7.727|         |   -0.785|   -0.785|
clk25MHz_p     |    7.727|         |   -0.785|   -0.785|
sysClk_n       |    7.136|    3.108|         |         |
sysClk_p       |    7.136|    3.108|         |         |
ucSpiSck       |         |    1.793|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    1.707|    0.672|         |         |
ckAdcI1_p      |    1.707|    0.672|         |         |
ckAdcI2_n      |    3.174|    1.959|         |         |
ckAdcI2_p      |    3.174|    1.959|         |         |
ckAdcQ2_n      |    3.113|    0.680|         |         |
ckAdcQ2_p      |    3.113|    0.680|         |         |
ckAdcQ3_n      |    3.862|    1.933|         |         |
ckAdcQ3_p      |    3.862|    1.933|         |         |
ckAdcQH1_n     |    4.425|    2.484|         |         |
ckAdcQH1_p     |    4.425|    2.484|         |         |
ckAdcQL1_n     |    1.805|    0.639|         |         |
ckAdcQL1_p     |    1.805|    0.639|         |         |
clk25MHz_n     |    7.727|         |   -0.785|   -0.785|
clk25MHz_p     |    7.727|         |   -0.785|   -0.785|
sysClk_n       |    7.136|    3.108|         |         |
sysClk_p       |    7.136|    3.108|         |         |
ucSpiSck       |         |    1.793|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ucSpiSck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |         |         |    3.713|         |
clk25MHz_p     |         |         |    3.713|         |
sysClk_n       |    2.083|         |         |         |
sysClk_p       |    2.083|         |         |         |
ucSpiSck       |    1.442|    3.006|         |    4.190|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
adcI1_n<0>     |aux_0          |   10.064|
adcI1_n<1>     |aux_0          |   10.974|
adcI1_n<2>     |aux_0          |   10.160|
adcI1_n<3>     |aux_0          |   10.578|
adcI1_n<4>     |aux_0          |   10.149|
adcI1_n<5>     |aux_0          |   10.902|
adcI1_n<6>     |aux_0          |   10.751|
adcI1_n<7>     |aux_0          |   12.472|
adcI1_p<0>     |aux_0          |   10.064|
adcI1_p<1>     |aux_0          |   10.974|
adcI1_p<2>     |aux_0          |   10.160|
adcI1_p<3>     |aux_0          |   10.578|
adcI1_p<4>     |aux_0          |   10.149|
adcI1_p<5>     |aux_0          |   10.902|
adcI1_p<6>     |aux_0          |   10.751|
adcI1_p<7>     |aux_0          |   12.472|
adcI2_n<0>     |aux_0          |    8.346|
adcI2_n<1>     |aux_0          |    8.954|
adcI2_n<2>     |aux_0          |    8.732|
adcI2_n<3>     |aux_0          |    8.797|
adcI2_n<4>     |aux_0          |    8.460|
adcI2_n<5>     |aux_0          |    9.091|
adcI2_n<6>     |aux_0          |    8.656|
adcI2_n<7>     |aux_0          |   10.216|
adcI2_p<0>     |aux_0          |    8.346|
adcI2_p<1>     |aux_0          |    8.954|
adcI2_p<2>     |aux_0          |    8.732|
adcI2_p<3>     |aux_0          |    8.797|
adcI2_p<4>     |aux_0          |    8.460|
adcI2_p<5>     |aux_0          |    9.091|
adcI2_p<6>     |aux_0          |    8.656|
adcI2_p<7>     |aux_0          |   10.216|
adcQ2_n<0>     |aux_0          |    9.474|
adcQ2_n<1>     |aux_0          |    9.979|
adcQ2_n<2>     |aux_0          |    9.099|
adcQ2_n<3>     |aux_0          |   10.040|
adcQ2_n<4>     |aux_0          |    9.578|
adcQ2_n<5>     |aux_0          |    9.688|
adcQ2_n<6>     |aux_0          |    9.419|
adcQ2_n<7>     |aux_0          |   10.584|
adcQ2_p<0>     |aux_0          |    9.474|
adcQ2_p<1>     |aux_0          |    9.979|
adcQ2_p<2>     |aux_0          |    9.099|
adcQ2_p<3>     |aux_0          |   10.040|
adcQ2_p<4>     |aux_0          |    9.578|
adcQ2_p<5>     |aux_0          |    9.688|
adcQ2_p<6>     |aux_0          |    9.419|
adcQ2_p<7>     |aux_0          |   10.584|
adcQ3_n<0>     |aux_0          |    9.110|
adcQ3_n<1>     |aux_0          |    8.959|
adcQ3_n<2>     |aux_0          |    8.919|
adcQ3_n<3>     |aux_0          |    9.022|
adcQ3_n<4>     |aux_0          |    9.178|
adcQ3_n<5>     |aux_0          |    8.549|
adcQ3_n<6>     |aux_0          |    9.320|
adcQ3_n<7>     |aux_0          |   11.382|
adcQ3_p<0>     |aux_0          |    9.110|
adcQ3_p<1>     |aux_0          |    8.959|
adcQ3_p<2>     |aux_0          |    8.919|
adcQ3_p<3>     |aux_0          |    9.022|
adcQ3_p<4>     |aux_0          |    9.178|
adcQ3_p<5>     |aux_0          |    8.549|
adcQ3_p<6>     |aux_0          |    9.320|
adcQ3_p<7>     |aux_0          |   11.382|
adcQH1_n<0>    |aux_0          |    9.811|
adcQH1_n<1>    |aux_0          |    9.529|
adcQH1_n<2>    |aux_0          |    9.953|
adcQH1_n<3>    |aux_0          |    9.238|
adcQH1_n<4>    |aux_0          |    9.927|
adcQH1_n<5>    |aux_0          |    9.093|
adcQH1_n<6>    |aux_0          |   10.253|
adcQH1_n<7>    |aux_0          |    9.610|
adcQH1_p<0>    |aux_0          |    9.811|
adcQH1_p<1>    |aux_0          |    9.529|
adcQH1_p<2>    |aux_0          |    9.953|
adcQH1_p<3>    |aux_0          |    9.238|
adcQH1_p<4>    |aux_0          |    9.927|
adcQH1_p<5>    |aux_0          |    9.093|
adcQH1_p<6>    |aux_0          |   10.253|
adcQH1_p<7>    |aux_0          |    9.610|
adcQL1_n<0>    |aux_0          |    8.232|
adcQL1_n<1>    |aux_0          |    9.150|
adcQL1_n<2>    |aux_0          |    8.588|
adcQL1_n<3>    |aux_0          |    9.226|
adcQL1_n<4>    |aux_0          |    8.533|
adcQL1_n<5>    |aux_0          |    8.982|
adcQL1_n<6>    |aux_0          |    8.165|
adcQL1_n<7>    |aux_0          |   10.253|
adcQL1_p<0>    |aux_0          |    8.232|
adcQL1_p<1>    |aux_0          |    9.150|
adcQL1_p<2>    |aux_0          |    8.588|
adcQL1_p<3>    |aux_0          |    9.226|
adcQL1_p<4>    |aux_0          |    8.533|
adcQL1_p<5>    |aux_0          |    8.982|
adcQL1_p<6>    |aux_0          |    8.165|
adcQL1_p<7>    |aux_0          |   10.253|
alignIn        |alignOut       |    4.580|
ckAdcI1_n      |aux_0          |    9.986|
ckAdcI1_p      |aux_0          |    9.986|
ckAdcI2_n      |aux_0          |   10.709|
ckAdcI2_p      |aux_0          |   10.709|
ckAdcQ2_n      |aux_0          |    9.253|
ckAdcQ2_p      |aux_0          |    9.253|
ckAdcQ3_n      |aux_0          |   10.442|
ckAdcQ3_p      |aux_0          |   10.442|
ckAdcQH1_n     |aux_0          |   10.777|
ckAdcQH1_p     |aux_0          |   10.777|
ckAdcQL1_n     |aux_0          |    8.871|
ckAdcQL1_p     |aux_0          |    8.871|
sysClk_n       |galClk         |    4.709|
sysClk_p       |galClk         |    4.709|
ucSpiSs_n      |ucSpiSdi       |    6.319|
---------------+---------------+---------+


Analysis completed Mon Jun  8 10:47:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 666 MB



