synchronizing processors memorycontentgenerated interrupts implementations lockunlock method synchronizing processors multiprocessor system require uninterruptable memorypause type instructions interlock scheme called readinterlock require memorypause instructions developed dual dec pdp1 system realtime requirements readinterlock method require specialreadinterlock instruction repertoire processors special readinterlock cycle repertoire memory modules processor examines lock memory location readinterlock instruction interrupted lock set examining lock immediately sets set event sequence readinterlock cycle writing lock clears processor interrupted encountering set lock branching advantageous branch resulted effective interrupt cacm june 1973 hill interruptssupervisors monitors debugging parallel processing associative memories microprogramming 4.32 6.29 ca7363 jb january 23 1978 3:29 pm 1458 4 2497 1523 4 2497 163 4 2497 1698 4 2497 1747 4 2497 1748 4 2497 1854 4 2497 1877 4 2497 196 4 2497 2377 4 2497 2378 4 2497 2497 4 2497 2497 4 2497 2534 4 2497 2558 4 2497 2625 4 2497 2632 4 2497 284 4 2497 2941 4 2497 315 4 2497 3144 4 2497 1471 5 2497 2182 5 2497 2497 5 2497 2497 5 2497 2497 5 2497 cacm2497 