Info: Starting: Create testbench Qsys system
Info: E:/study/Labs/Verify/qlab59/qlab5_sys/testbench/qlab5_sys.ipx
Info: ip-generate --project-directory=E:/study/Labs/Verify/qlab59/ --output-directory=E:/study/Labs/Verify/qlab59/ --report-file=sopcinfo:E:/study/Labs/Verify/qlab59/qlab5_sys.sopcinfo --report-file=html:E:/study/Labs/Verify/qlab59/qlab5_sys.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/qlab59/qlab5_sys.qsys
Progress: Loading qlab59/qlab5_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qlab5_sys.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: qlab5_sys.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: qlab5_sys.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/12.1sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,01 seconds
Info: Reading index C:/altera/12.1sp1/ip/altera/altera_components.ipx
Info: C:/altera/12.1sp1/ip/altera/altera_components.ipx described 740 plugins, 0 paths, in 0,13 seconds
Progress: Loading component/sls_avalon_udsc_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\udsc\hardware\component\sls_avalon_udsc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20hc_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20hc\hardware\component\sls_avalon_usb20hc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20hr_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20hr\hardware\component\sls_avalon_usb20hr_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20sr_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20sr\hardware\component\sls_avalon_usb20sr_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_udsc_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20sr\udsc\hardware\component\sls_avalon_udsc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20sr_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20sr\usb20sr\hardware\component\sls_avalon_usb20sr_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Info: C:/altera/12.1sp1/ip/**/* matched 1206 files in 0,44 seconds
Info: C:/Users/maro4_000/.altera.quartus/ip/12.1sp1/**/* matched 0 files in 0,00 seconds
Info: E:/study/Labs/Verify/qlab59/qlab5_sys/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index E:/study/Labs/Verify/qlab59/qlab5_sys/testbench/qlab5_sys.ipx
Progress: Loading qlab59/qlab5_sys.qsys
Info: E:/study/Labs/Verify/qlab59/* matched 69 files in 0,01 seconds
Info: E:/study/Labs/Verify/qlab59/ip/**/* matched 0 files in 0,00 seconds
Info: E:/study/Labs/Verify/qlab59/*/* matched 159 files in 0,02 seconds
Info: E:/study/Labs/Verify/qlab59/qlab5_sys/testbench/qlab5_sys.ipx described 0 plugins, 3 paths, in 0,03 seconds
Info: E:/study/Labs/Verify/qlab59/qlab5_sys/testbench/* matched 1 files in 0,03 seconds
Info: E:/study/Labs/Verify/qlab59/qlab5_sys/testbench/*/* matched 0 files in 0,00 seconds
Info: Reading index C:/altera/12.1sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/12.1sp1/quartus/sopc_builder/builtin.ipx described 98 plugins, 0 paths, in 0,02 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/**/* matched 9 files in 0,02 seconds
Info: Reading index C:/altera/12.1sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/12.1sp1/quartus/common/librarian/factories/index.ipx described 150 plugins, 0 paths, in 0,03 seconds
Info: C:/altera/12.1sp1/quartus/common/librarian/factories/**/* matched 4 files in 0,03 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0,52 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,52 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Debug: Script: C:/altera/12.1sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: Running script C:/altera/12.1sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: sopc::set_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: qlab5_sys
Info: TB_Gen: System design is: qlab5_sys
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk_0_clk_in EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property clk_0_clk_in_reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property pio_0_external_connection EXPORT_OF
Info: get_instance_property pio_0 CLASS_NAME
Info: get_instance_assignment pio_0 testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : qlab5_sys_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : qlab5_sys_tb with clock and reset BFMs
Info: create_system qlab5_sys_tb QSYS
Info: add_instance qlab5_sys_inst qlab5_sys 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces qlab5_sys_inst
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in_reset CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst pio_0_external_connection CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk_0_clk_in
Info: TB_Gen: clock_sink found: clk_0_clk_in
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in CLASS_NAME
Info: add_instance qlab5_sys_inst_clk_0_clk_in_bfm altera_avalon_clock_source 
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value qlab5_sys_inst clk_0_clk_in clockRate
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_bfm CLOCK_UNIT 1
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in CLASS_NAME
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_bfm clk CLASS_NAME
Info: add_connection qlab5_sys_inst_clk_0_clk_in_bfm.clk qlab5_sys_inst.clk_0_clk_in
Info: send_message Info TB_Gen: reset_sink found: clk_0_clk_in_reset
Info: TB_Gen: reset_sink found: clk_0_clk_in_reset
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in_reset CLASS_NAME
Info: add_instance qlab5_sys_inst_clk_0_clk_in_reset_bfm altera_avalon_reset_source 
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_reset_bfm CLASS_NAME
Info: get_instance_interface_ports qlab5_sys_inst clk_0_clk_in_reset
Info: get_instance_interface_port_property qlab5_sys_inst clk_0_clk_in_reset reset_n ROLE
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_reset_bfm CLASS_NAME
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_reset_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm clk CLASS_NAME
Info: get_instance_interface_parameter_value qlab5_sys_inst clk_0_clk_in_reset associatedClock
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: qlab5_sys_inst_clk_0_clk_in_reset_bfm is not associated to any clock
Warning: TB_Gen: qlab5_sys_inst_clk_0_clk_in_reset_bfm is not associated to any clock
Info: send_message Warning TB_Gen: Connecting qlab5_sys_inst_clk_0_clk_in_reset_bfm to 'qlab5_sys_inst_clk_0_clk_in_bfm.clk'
Warning: TB_Gen: Connecting qlab5_sys_inst_clk_0_clk_in_reset_bfm to 'qlab5_sys_inst_clk_0_clk_in_bfm.clk'
Info: add_connection qlab5_sys_inst_clk_0_clk_in_bfm.clk qlab5_sys_inst_clk_0_clk_in_reset_bfm.clk
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in_reset CLASS_NAME
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_reset_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm clk CLASS_NAME
Info: add_connection qlab5_sys_inst_clk_0_clk_in_reset_bfm.reset qlab5_sys_inst.clk_0_clk_in_reset
Info: send_message Info TB_Gen: Saving testbench system : qlab5_sys_tb.qsys
Info: TB_Gen: Saving testbench system : qlab5_sys_tb.qsys
Info: save_system qlab5_sys_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: E:/study/Labs/Verify/qlab59/qlab5_sys/testbench/qlab5_sys_tb.qsys
Info: Done
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/study/Labs/Verify/qlab59/ --output-directory=E:/study/Labs/Verify/qlab59/qlab5_sys/ --report-file=bsf:E:/study/Labs/Verify/qlab59/qlab5_sys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/qlab59/qlab5_sys.qsys
Progress: Loading qlab59/qlab5_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qlab5_sys.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: qlab5_sys.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: qlab5_sys.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/study/Labs/Verify/qlab59/ --output-directory=E:/study/Labs/Verify/qlab59/qlab5_sys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:E:/study/Labs/Verify/qlab59/qlab5_sys.sopcinfo --report-file=html:E:/study/Labs/Verify/qlab59/qlab5_sys.html --report-file=qip:E:/study/Labs/Verify/qlab59/qlab5_sys/synthesis/qlab5_sys.qip --report-file=cmp:E:/study/Labs/Verify/qlab59/qlab5_sys.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/qlab59/qlab5_sys.qsys
Progress: Loading qlab59/qlab5_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qlab5_sys.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: qlab5_sys.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: qlab5_sys.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: qlab5_sys: Generating qlab5_sys "qlab5_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 8 modules, 21 connections
Info: merlin_domain_transform: After transform: 15 modules, 56 connections
Info: merlin_router_transform: After transform: 19 modules, 68 connections
Info: reset_adaptation_transform: After transform: 20 modules, 70 connections
Info: merlin_network_to_switch_transform: After transform: 27 modules, 84 connections
Info: merlin_interrupt_mapper_transform: After transform: 28 modules, 87 connections
Info: Starting classic module elaboration.
      1 [main] sh 15700 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0053_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0053_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0053_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 1500 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0053_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0053_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2020.03.07 02:45:25 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "qlab5_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Starting classic module elaboration.
      1 [main] sh 9408 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0054_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0054_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0054_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 10684 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0054_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0054_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2020.03.07 02:45:31 (*) Success: sopc_builder finished.
Info: pio_0: "qlab5_sys" instantiated altera_avalon_pio "pio_0"
Info: cpu_0: Starting RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qlab5_sys_cpu_0 --dir=C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0055_cpu_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/MARO4_~1/AppData/Local/Temp/alt8327_6309693096194376928.dir/0055_cpu_0_gen//qlab5_sys_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2020.03.07 02:45:32 (*) Starting Nios II generation
Info: cpu_0: # 2020.03.07 02:45:32 (*)   Checking for plaintext license.
Info: cpu_0: # 2020.03.07 02:45:33 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: cpu_0: # 2020.03.07 02:45:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2020.03.07 02:45:33 (*)   Plaintext license not found.
Info: cpu_0: # 2020.03.07 02:45:33 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_0: # 2020.03.07 02:45:33 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2020.03.07 02:45:33 (*)   Creating all objects for CPU
Info: cpu_0: # 2020.03.07 02:45:34 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2020.03.07 02:45:34 (*)   Creating plain-text RTL
Info: cpu_0: # 2020.03.07 02:45:34 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0: "qlab5_sys" instantiated altera_nios2_qsys "cpu_0"
Info: cpu_0_instruction_master_translator: "qlab5_sys" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: onchip_memory2_0_s1_translator: "qlab5_sys" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "qlab5_sys" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "qlab5_sys" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "qlab5_sys" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qlab5_sys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "qlab5_sys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "qlab5_sys" instantiated altera_merlin_router "id_router"
Info: id_router_001: "qlab5_sys" instantiated altera_merlin_router "id_router_001"
Info: rst_controller: "qlab5_sys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qlab5_sys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "qlab5_sys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "qlab5_sys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux_001: "qlab5_sys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/study/Labs/Verify/qlab59/qlab5_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "qlab5_sys" instantiated altera_irq_mapper "irq_mapper"
Info: qlab5_sys: Done qlab5_sys" with 19 modules, 35 files, 580322 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
