<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Apr  9 14:25:47 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="K_tile_in_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="K_tile_in_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="K_tile_in_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="K_tile_in_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="K_tile_in_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="K_tile_in_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="K_tile_in_tready" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="K_tile_in_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="K_tile_in_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="K_tile_in_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="K_tile_in_tvalid" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="K_tile_in_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="O_tile_out_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="O_tile_out_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="O_tile_out_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="O_tile_out_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="O_tile_out_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="O_tile_out_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="O_tile_out_tready" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="O_tile_out_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="O_tile_out_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="O_tile_out_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_tile_out_tvalid" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="O_tile_out_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="Q_tile_in_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="Q_tile_in_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="Q_tile_in_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="Q_tile_in_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="Q_tile_in_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="Q_tile_in_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Q_tile_in_tready" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="Q_tile_in_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="Q_tile_in_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="Q_tile_in_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Q_tile_in_tvalid" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="Q_tile_in_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="V_tile_in_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="V_tile_in_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="V_tile_in_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="V_tile_in_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="V_tile_in_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="V_tile_in_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="V_tile_in_tready" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="V_tile_in_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="V_tile_in_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="V_tile_in_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="V_tile_in_tvalid" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="V_tile_in_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_K_tile_in" NAME="K_tile_in" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="K_tile_in_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="K_tile_in_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="K_tile_in_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="K_tile_in_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="K_tile_in_tstrb"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="K_tile_in_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_O_tile_out" NAME="O_tile_out" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="O_tile_out_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="O_tile_out_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="O_tile_out_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="O_tile_out_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="O_tile_out_tstrb"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="O_tile_out_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_Q_tile_in" NAME="Q_tile_in" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="Q_tile_in_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="Q_tile_in_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="Q_tile_in_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="Q_tile_in_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="Q_tile_in_tstrb"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="Q_tile_in_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_V_tile_in" NAME="V_tile_in" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="V_tile_in_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="V_tile_in_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="V_tile_in_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="V_tile_in_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="V_tile_in_tstrb"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="V_tile_in_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2114032525" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="flashattn" VLNV="xilinx.com:hls:flashattn:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="II" VALUE="8213"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="8212"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="K_tile_in_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="K_tile_in_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="K_tile_in_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="K_tile_in_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="K_tile_in_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="K_tile_in_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="K_tile_in_TREADY" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="K_tile_in_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="K_tile_in_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="K_tile_in_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="K_tile_in_TVALID" SIGIS="undef" SIGNAME="hls_inst_K_tile_in_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="K_tile_in_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_tile_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="O_tile_out_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="O_tile_out_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="O_tile_out_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="O_tile_out_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="O_tile_out_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="O_tile_out_TREADY" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="O_tile_out_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="O_tile_out_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="O_tile_out_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_tile_out_TVALID" SIGIS="undef" SIGNAME="hls_inst_O_tile_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="O_tile_out_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Q_tile_in_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="Q_tile_in_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Q_tile_in_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="Q_tile_in_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Q_tile_in_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="Q_tile_in_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q_tile_in_TREADY" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="Q_tile_in_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Q_tile_in_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="Q_tile_in_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Q_tile_in_TVALID" SIGIS="undef" SIGNAME="hls_inst_Q_tile_in_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="Q_tile_in_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="V_tile_in_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="V_tile_in_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="V_tile_in_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="V_tile_in_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="V_tile_in_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="V_tile_in_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="V_tile_in_TREADY" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="V_tile_in_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="V_tile_in_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="V_tile_in_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="V_tile_in_TVALID" SIGIS="undef" SIGNAME="hls_inst_V_tile_in_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="V_tile_in_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_Q_tile_in" NAME="Q_tile_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="Q_tile_in_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="Q_tile_in_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="Q_tile_in_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="Q_tile_in_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="Q_tile_in_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="Q_tile_in_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_K_tile_in" NAME="K_tile_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="K_tile_in_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="K_tile_in_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="K_tile_in_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="K_tile_in_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="K_tile_in_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="K_tile_in_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_V_tile_in" NAME="V_tile_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="V_tile_in_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="V_tile_in_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="V_tile_in_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="V_tile_in_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="V_tile_in_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="V_tile_in_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_O_tile_out" NAME="O_tile_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="O_tile_out_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="O_tile_out_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="O_tile_out_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="O_tile_out_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="O_tile_out_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="O_tile_out_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
