

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_3_stage_2_38_1'
================================================================
* Date:           Mon Apr 22 04:54:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        1|    25161|  4.000 ns|  0.101 ms|    1|  25161|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_mars_kernel_0_1_node_3_stage_2_38_1_Pipeline_L3_fu_88  |mars_kernel_0_1_node_3_stage_2_38_1_Pipeline_L3  |    25160|    25160|  0.101 ms|  0.101 ms|  25160|  25160|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|     1029|     1315|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       41|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|     1059|     1358|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |grp_mars_kernel_0_1_node_3_stage_2_38_1_Pipeline_L3_fu_88  |mars_kernel_0_1_node_3_stage_2_38_1_Pipeline_L3  |        0|   0|  1029|  1293|    0|
    |mul_6s_22ns_27_1_1_U443                                    |mul_6s_22ns_27_1_1                               |        0|   1|     0|    22|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                      |                                                 |        0|   1|  1029|  1315|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  14|          3|    1|          3|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID  |   9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY   |   9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID   |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  41|          9|    4|          9|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   2|   0|    2|          0|
    |grp_mars_kernel_0_1_node_3_stage_2_38_1_Pipeline_L3_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln2166_reg_149                                                      |  27|   0|   27|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  30|   0|   30|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1|  return value|
|i                                                 |   in|    6|     ap_none|                                    i|        scalar|
|exec                                              |   in|    1|     ap_none|                                 exec|        scalar|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID   |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREADY   |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR    |  out|   64|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWID      |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN     |  out|   32|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST   |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK    |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE   |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS     |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION  |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WREADY    |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WDATA     |  out|  512|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WSTRB     |  out|   64|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WLAST     |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WID       |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WUSER     |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARVALID   |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREADY   |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARADDR    |  out|   64|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARID      |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLEN     |  out|   32|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARSIZE    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARBURST   |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLOCK    |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARCACHE   |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARPROT    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARQOS     |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREGION  |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARUSER    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RVALID    |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RREADY    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RDATA     |   in|  512|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RLAST     |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RID       |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RFIFONUM  |   in|    9|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RUSER     |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RRESP     |   in|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BVALID    |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BRESP     |   in|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BID       |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BUSER     |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|merlin_output                                     |   in|   64|     ap_none|                        merlin_output|        scalar|
|merlin_output_buf_0_0_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_1_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_2_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_3_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_4_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_5_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_6_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_7_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_8_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_9_address0                    |  out|   15|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce0                         |  out|    1|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_q0                          |   in|   32|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_10_address0                   |  out|   15|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce0                        |  out|    1|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_q0                         |   in|   32|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_11_address0                   |  out|   15|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce0                        |  out|    1|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_q0                         |   in|   32|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_12_address0                   |  out|   15|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce0                        |  out|    1|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_q0                         |   in|   32|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_13_address0                   |  out|   15|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce0                        |  out|    1|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_q0                         |   in|   32|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_14_address0                   |  out|   15|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce0                        |  out|    1|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_q0                         |   in|   32|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_15_address0                   |  out|   15|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce0                        |  out|    1|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_q0                         |   in|   32|   ap_memory|               merlin_output_buf_0_15|         array|
+--------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

